// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/29/2018 17:57:09"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Typhoon (
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N,
	LEDG,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_HS,
	VGA_VS,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	KEY,
	SW,
	BOARD_CLK);
inout 	reg [15:0] SRAM_DQ ;
output 	logic [19:0] SRAM_ADDR ;
output 	logic SRAM_UB_N ;
output 	logic SRAM_LB_N ;
output 	logic SRAM_CE_N ;
output 	logic SRAM_OE_N ;
output 	logic SRAM_WE_N ;
output 	logic [7:0] LEDG ;
output 	logic [17:0] LEDR ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	logic VGA_CLK ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_HS ;
output 	logic VGA_VS ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
input 	logic [3:0] KEY ;
input 	logic [17:0] SW ;
input 	logic BOARD_CLK ;

// Design Ports Information
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// BOARD_CLK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Typhoon_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \KEY[0]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \BOARD_CLK~input_o ;
wire \BOARD_CLK~inputclkctrl_outclk ;
wire \streamingTileID~feeder_combout ;
wire \streamingTileID~q ;
wire \myTest|altpll_component|auto_generated|wire_pll1_fbout ;
wire \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \VGAtiming|Add0~0_combout ;
wire \VGAtiming|Add0~1 ;
wire \VGAtiming|Add0~2_combout ;
wire \VGAtiming|Add0~3 ;
wire \VGAtiming|Add0~4_combout ;
wire \VGAtiming|Add0~5 ;
wire \VGAtiming|Add0~6_combout ;
wire \VGAtiming|h_counter_in[5]~1_combout ;
wire \VGAtiming|Add0~7 ;
wire \VGAtiming|Add0~8_combout ;
wire \VGAtiming|Add0~9 ;
wire \VGAtiming|Add0~10_combout ;
wire \VGAtiming|Add0~11 ;
wire \VGAtiming|Add0~12_combout ;
wire \VGAtiming|Add0~13 ;
wire \VGAtiming|Add0~14_combout ;
wire \VGAtiming|Equal0~1_combout ;
wire \VGAtiming|Equal0~0_combout ;
wire \VGAtiming|h_counter_in[8]~2_combout ;
wire \VGAtiming|Add0~15 ;
wire \VGAtiming|Add0~16_combout ;
wire \VGAtiming|h_counter_in[9]~0_combout ;
wire \VGAtiming|Add0~17 ;
wire \VGAtiming|Add0~18_combout ;
wire \VGAtiming|Equal0~2_combout ;
wire \VGAtiming|v_counter_in[5]~5_combout ;
wire \VGAtiming|Add1~0_combout ;
wire \VGAtiming|v_counter_in[6]~6_combout ;
wire \VGAtiming|Add1~11 ;
wire \VGAtiming|Add1~12_combout ;
wire \VGAtiming|v_counter_in[7]~7_combout ;
wire \VGAtiming|Add1~13 ;
wire \VGAtiming|Add1~14_combout ;
wire \VGAtiming|v_counter_in[8]~8_combout ;
wire \VGAtiming|Add1~15 ;
wire \VGAtiming|Add1~16_combout ;
wire \VGAtiming|Equal1~0_combout ;
wire \VGAtiming|v_counter_in[9]~0_combout ;
wire \VGAtiming|Add1~17 ;
wire \VGAtiming|Add1~18_combout ;
wire \VGAtiming|Equal1~2_combout ;
wire \VGAtiming|Equal1~1_combout ;
wire \VGAtiming|v_counter[0]~0_combout ;
wire \VGAtiming|v_counter[0]~1_combout ;
wire \VGAtiming|Add1~1 ;
wire \VGAtiming|Add1~2_combout ;
wire \VGAtiming|v_counter_in[1]~2_combout ;
wire \VGAtiming|Add1~3 ;
wire \VGAtiming|Add1~4_combout ;
wire \VGAtiming|v_counter_in[2]~4_combout ;
wire \VGAtiming|Add1~5 ;
wire \VGAtiming|Add1~6_combout ;
wire \VGAtiming|v_counter_in[3]~1_combout ;
wire \VGAtiming|Add1~7 ;
wire \VGAtiming|Add1~8_combout ;
wire \VGAtiming|v_counter_in[4]~3_combout ;
wire \VGAtiming|Add1~9 ;
wire \VGAtiming|Add1~10_combout ;
wire \VGAtiming|LessThan5~1_combout ;
wire \VGAtiming|LessThan5~0_combout ;
wire \VGAtiming|LessThan5~2_combout ;
wire \VGAtiming|always1~0_combout ;
wire \VGAtiming|always1~1_combout ;
wire \VGAtiming|VGA_BLANK_N~q ;
wire \SRAM|nextState.feedingVGA~0_combout ;
wire \SRAM|state.feedingVGA~feeder_combout ;
wire \SRAM|state.feedingVGA~q ;
wire \SRAM|tilePointerY[0]~8_combout ;
wire \~GND~combout ;
wire \SRAM|idle~q ;
wire \SRAM|Add5~0_combout ;
wire \SRAM|nextTilePointerX~0_combout ;
wire \SRAM|Add5~1 ;
wire \SRAM|Add5~2_combout ;
wire \SRAM|nextTilePointerX~1_combout ;
wire \SRAM|Add5~3 ;
wire \SRAM|Add5~4_combout ;
wire \SRAM|nextTilePointerX~2_combout ;
wire \SRAM|Add5~5 ;
wire \SRAM|Add5~6_combout ;
wire \SRAM|nextTilePointerX~3_combout ;
wire \SRAM|Equal1~0_combout ;
wire \SRAM|Add5~7 ;
wire \SRAM|Add5~8_combout ;
wire \SRAM|nextTilePointerX~4_combout ;
wire \SRAM|Add5~9 ;
wire \SRAM|Add5~10_combout ;
wire \SRAM|nextTilePointerX~5_combout ;
wire \SRAM|Add5~11 ;
wire \SRAM|Add5~12_combout ;
wire \SRAM|nextTilePointerX~7_combout ;
wire \SRAM|Add5~13 ;
wire \SRAM|Add5~14_combout ;
wire \SRAM|nextTilePointerX~8_combout ;
wire \SRAM|Equal1~1_combout ;
wire \SRAM|Equal1~2_combout ;
wire \SRAM|nextTilePointerX~6_combout ;
wire \SRAM|tilePointerY[0]~10_combout ;
wire \SRAM|tilePointerY[0]~9 ;
wire \SRAM|tilePointerY[1]~11_combout ;
wire \SRAM|tilePointerY[1]~12 ;
wire \SRAM|tilePointerY[2]~13_combout ;
wire \SRAM|always1~0_combout ;
wire \SRAM|tilePointerY[2]~14 ;
wire \SRAM|tilePointerY[3]~15_combout ;
wire \SRAM|tilePointerY[3]~16 ;
wire \SRAM|tilePointerY[4]~17_combout ;
wire \SRAM|tilePointerY[4]~18 ;
wire \SRAM|tilePointerY[5]~19_combout ;
wire \SRAM|tilePointerY[5]~20 ;
wire \SRAM|tilePointerY[6]~21_combout ;
wire \SRAM|tilePointerY[6]~22 ;
wire \SRAM|tilePointerY[7]~23_combout ;
wire \SRAM|always1~1_combout ;
wire \SRAM|always1~2_combout ;
wire \SRAM|nextDoneStreaming~0_combout ;
wire \SRAM|doneStreaming~q ;
wire \lastDoneStreaming~q ;
wire \rasteryOffset[3]~7_combout ;
wire \rasteryOffset[3]~feeder_combout ;
wire \rasteryOffset[4]~11 ;
wire \rasteryOffset[5]~12_combout ;
wire \rasterxOffset[3]~7_combout ;
wire \rasterxOffset[3]~8 ;
wire \rasterxOffset[4]~9_combout ;
wire \rasterxOffset[4]~10 ;
wire \rasterxOffset[5]~11_combout ;
wire \rasterxOffset[5]~12 ;
wire \rasterxOffset[6]~13_combout ;
wire \rasterxOffset[6]~14 ;
wire \rasterxOffset[7]~15_combout ;
wire \rasterxOffset[7]~16 ;
wire \rasterxOffset[8]~17_combout ;
wire \rasterxOffset[8]~18 ;
wire \rasterxOffset[9]~19_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~10_combout ;
wire \Add0~8_combout ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \Add0~2_combout ;
wire \Add0~0_combout ;
wire \Add1~1_cout ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~10_combout ;
wire \Add1~8_combout ;
wire \LessThan0~1_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~6_combout ;
wire \Add1~2_combout ;
wire \Add1~4_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \rasteryOffset[3]~9_combout ;
wire \rasteryOffset[5]~13 ;
wire \rasteryOffset[6]~14_combout ;
wire \rasteryOffset[6]~15 ;
wire \rasteryOffset[7]~16_combout ;
wire \rasteryOffset[7]~17 ;
wire \rasteryOffset[8]~18_combout ;
wire \rasteryOffset[8]~19 ;
wire \rasteryOffset[9]~20_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add2~8_combout ;
wire \always1~1_combout ;
wire \always1~2_combout ;
wire \rasteryOffset[3]~8 ;
wire \rasteryOffset[4]~10_combout ;
wire \Add2~0_combout ;
wire \Add2~2_combout ;
wire \Add2~6_combout ;
wire \Add2~4_combout ;
wire \always1~0_combout ;
wire \nextState.endState~0_combout ;
wire \state.endState~q ;
wire \state.initState~q ;
wire \rasterTrigger~0_combout ;
wire \rasterTrigger~q ;
wire \tiledRasterizer|shader|Add6~0_combout ;
wire \tiledRasterizer|shader|nextX[3]~1_combout ;
wire \tiledRasterizer|shader|nextX[3]~2_combout ;
wire \tiledRasterizer|shader|x_temp[0]~0_combout ;
wire \tiledRasterizer|shader|nextX[0]~11_combout ;
wire \tiledRasterizer|shader|x_temp[0]~1 ;
wire \tiledRasterizer|shader|x_temp[1]~2_combout ;
wire \tiledRasterizer|shader|nextX[1]~12_combout ;
wire \tiledRasterizer|shader|x_temp[1]~3 ;
wire \tiledRasterizer|shader|x_temp[2]~4_combout ;
wire \tiledRasterizer|shader|nextX[2]~0_combout ;
wire \tiledRasterizer|shader|x_temp[2]~5 ;
wire \tiledRasterizer|shader|x_temp[3]~6_combout ;
wire \tiledRasterizer|shader|Add6~1 ;
wire \tiledRasterizer|shader|Add6~2_combout ;
wire \tiledRasterizer|shader|nextX[4]~3_combout ;
wire \tiledRasterizer|shader|nextX[4]~4_combout ;
wire \tiledRasterizer|shader|x_temp[3]~7 ;
wire \tiledRasterizer|shader|x_temp[4]~8_combout ;
wire \tiledRasterizer|shader|Add6~3 ;
wire \tiledRasterizer|shader|Add6~4_combout ;
wire \tiledRasterizer|shader|nextX[5]~5_combout ;
wire \tiledRasterizer|shader|nextX[5]~6_combout ;
wire \tiledRasterizer|shader|x_temp[4]~9 ;
wire \tiledRasterizer|shader|x_temp[5]~10_combout ;
wire \tiledRasterizer|shader|Add6~5 ;
wire \tiledRasterizer|shader|Add6~6_combout ;
wire \tiledRasterizer|shader|nextX[6]~7_combout ;
wire \tiledRasterizer|shader|x_temp[5]~11 ;
wire \tiledRasterizer|shader|x_temp[6]~12_combout ;
wire \tiledRasterizer|shader|Add6~7 ;
wire \tiledRasterizer|shader|Add6~8_combout ;
wire \tiledRasterizer|shader|nextX[7]~8_combout ;
wire \tiledRasterizer|shader|x_temp[6]~13 ;
wire \tiledRasterizer|shader|x_temp[7]~14_combout ;
wire \tiledRasterizer|shader|Add6~9 ;
wire \tiledRasterizer|shader|Add6~10_combout ;
wire \tiledRasterizer|shader|nextX[8]~9_combout ;
wire \tiledRasterizer|shader|x_temp[7]~15 ;
wire \tiledRasterizer|shader|x_temp[8]~16_combout ;
wire \tiledRasterizer|shader|LessThan6~0_combout ;
wire \tiledRasterizer|shader|LessThan6~1_combout ;
wire \tiledRasterizer|shader|Add6~11 ;
wire \tiledRasterizer|shader|Add6~12_combout ;
wire \tiledRasterizer|shader|nextX[9]~10_combout ;
wire \tiledRasterizer|shader|x_temp[8]~17 ;
wire \tiledRasterizer|shader|x_temp[9]~18_combout ;
wire \tiledRasterizer|shader|LessThan6~2_combout ;
wire \tiledRasterizer|Selector0~0_combout ;
wire \tiledRasterizer|state.init~q ;
wire \tiledRasterizer|Selector1~0_combout ;
wire \tiledRasterizer|state.rasterizing~q ;
wire \tiledRasterizer|startShadersRasterizing~q ;
wire \tiledRasterizer|shader|Selector0~0_combout ;
wire \tiledRasterizer|shader|state.start~q ;
wire \tiledRasterizer|shader|Selector1~0_combout ;
wire \tiledRasterizer|shader|Selector1~1_combout ;
wire \tiledRasterizer|shader|state.chooseNextPixel~q ;
wire \tiledRasterizer|shader|nextY[3]~1_combout ;
wire \tiledRasterizer|shader|Add5~0_combout ;
wire \tiledRasterizer|shader|nextY[0]~8_combout ;
wire \tiledRasterizer|shader|Add5~1 ;
wire \tiledRasterizer|shader|Add5~2_combout ;
wire \tiledRasterizer|shader|nextY[1]~9_combout ;
wire \tiledRasterizer|shader|Add5~3 ;
wire \tiledRasterizer|shader|Add5~4_combout ;
wire \tiledRasterizer|shader|nextY[2]~0_combout ;
wire \tiledRasterizer|shader|Add5~5 ;
wire \tiledRasterizer|shader|Add5~6_combout ;
wire \tiledRasterizer|shader|nextY[4]~2_combout ;
wire \tiledRasterizer|shader|Add5~7 ;
wire \tiledRasterizer|shader|Add5~8_combout ;
wire \tiledRasterizer|shader|x[5]~0_combout ;
wire \tiledRasterizer|shader|nextY[5]~3_combout ;
wire \tiledRasterizer|shader|Add5~9 ;
wire \tiledRasterizer|shader|Add5~10_combout ;
wire \tiledRasterizer|shader|nextY[6]~4_combout ;
wire \tiledRasterizer|shader|Add5~11 ;
wire \tiledRasterizer|shader|Add5~12_combout ;
wire \tiledRasterizer|shader|x[5]~1_combout ;
wire \tiledRasterizer|shader|nextY[8]~6_combout ;
wire \tiledRasterizer|shader|Add5~13 ;
wire \tiledRasterizer|shader|Add5~14_combout ;
wire \tiledRasterizer|shader|nextY[7]~5_combout ;
wire \tiledRasterizer|shader|Add5~15 ;
wire \tiledRasterizer|shader|Add5~16_combout ;
wire \tiledRasterizer|shader|nextY[9]~7_combout ;
wire \tiledRasterizer|shader|Add5~17 ;
wire \tiledRasterizer|shader|Add5~18_combout ;
wire \tiledRasterizer|shader|x[5]~2_combout ;
wire \tiledRasterizer|shader|nextState.done~0_combout ;
wire \tiledRasterizer|shader|state.done~q ;
wire \tiledRasterizer|shader|doneRasterizing~q ;
wire \tiledRasterizer|Selector2~0_combout ;
wire \tiledRasterizer|state.done~feeder_combout ;
wire \tiledRasterizer|state.done~q ;
wire \tiledRasterizer|doneRasterizing~q ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \state.rasterTile~q ;
wire \nextState.moveTile~0_combout ;
wire \state.moveTile~q ;
wire \WideOr0~0_combout ;
wire \rasterTileID~q ;
wire \nextStreamingTileID~0_combout ;
wire \SW[0]~input_o ;
wire \tiledRasterizer|shader|Add3~0_combout ;
wire \tiledRasterizer|shader|Add2~1 ;
wire \tiledRasterizer|shader|Add2~3 ;
wire \tiledRasterizer|shader|Add2~5 ;
wire \tiledRasterizer|shader|Add2~7 ;
wire \tiledRasterizer|shader|Add2~9 ;
wire \tiledRasterizer|shader|Add2~11 ;
wire \tiledRasterizer|shader|Add2~12_combout ;
wire \tiledRasterizer|shader|Add2~10_combout ;
wire \tiledRasterizer|shader|Add2~8_combout ;
wire \tiledRasterizer|shader|Decoder0~1_combout ;
wire \tiledRasterizer|shader|Add2~0_combout ;
wire \tiledRasterizer|shader|Add2~6_combout ;
wire \tiledRasterizer|shader|Add2~2_combout ;
wire \tiledRasterizer|shader|Add2~4_combout ;
wire \tiledRasterizer|shader|Decoder0~0_combout ;
wire \tiledRasterizer|shader|Add3~1 ;
wire \tiledRasterizer|shader|Add3~3 ;
wire \tiledRasterizer|shader|Add3~5 ;
wire \tiledRasterizer|shader|Add3~7 ;
wire \tiledRasterizer|shader|Add3~8_combout ;
wire \tiledRasterizer|shader|Add3~2_combout ;
wire \tiledRasterizer|shader|Add3~4_combout ;
wire \tiledRasterizer|shader|Add3~6_combout ;
wire \tiledRasterizer|shader|Decoder0~2_combout ;
wire \tiledRasterizer|shader|Add3~9 ;
wire \tiledRasterizer|shader|Add3~11 ;
wire \tiledRasterizer|shader|Add3~12_combout ;
wire \tiledRasterizer|shader|Add3~10_combout ;
wire \tiledRasterizer|shader|Decoder0~3_combout ;
wire \tiledRasterizer|shader|Decoder0~4_combout ;
wire \tiledRasterizer|shader|Decoder0~6_combout ;
wire \tiledRasterizer|shader|LessThan0~1_cout ;
wire \tiledRasterizer|shader|LessThan0~3_cout ;
wire \tiledRasterizer|shader|LessThan0~5_cout ;
wire \tiledRasterizer|shader|LessThan0~7_cout ;
wire \tiledRasterizer|shader|LessThan0~9_cout ;
wire \tiledRasterizer|shader|LessThan0~11_cout ;
wire \tiledRasterizer|shader|LessThan0~12_combout ;
wire \tiledRasterizer|shader|Add0~1 ;
wire \tiledRasterizer|shader|Add0~3 ;
wire \tiledRasterizer|shader|Add0~5 ;
wire \tiledRasterizer|shader|Add0~7 ;
wire \tiledRasterizer|shader|Add0~9 ;
wire \tiledRasterizer|shader|Add0~10_combout ;
wire \tiledRasterizer|shader|Add0~8_combout ;
wire \tiledRasterizer|shader|Add0~6_combout ;
wire \tiledRasterizer|shader|Add0~4_combout ;
wire \tiledRasterizer|shader|Add0~2_combout ;
wire \tiledRasterizer|shader|Add0~0_combout ;
wire \tiledRasterizer|shader|LessThan1~1_cout ;
wire \tiledRasterizer|shader|LessThan1~3_cout ;
wire \tiledRasterizer|shader|LessThan1~5_cout ;
wire \tiledRasterizer|shader|LessThan1~7_cout ;
wire \tiledRasterizer|shader|LessThan1~9_cout ;
wire \tiledRasterizer|shader|LessThan1~11_cout ;
wire \tiledRasterizer|shader|LessThan1~12_combout ;
wire \tiledRasterizer|shader|Add1~1 ;
wire \tiledRasterizer|shader|Add1~3 ;
wire \tiledRasterizer|shader|Add1~5 ;
wire \tiledRasterizer|shader|Add1~7 ;
wire \tiledRasterizer|shader|Add1~9 ;
wire \tiledRasterizer|shader|Add1~10_combout ;
wire \tiledRasterizer|shader|Add1~8_combout ;
wire \tiledRasterizer|shader|Add1~6_combout ;
wire \tiledRasterizer|shader|Add1~4_combout ;
wire \tiledRasterizer|shader|Add1~2_combout ;
wire \tiledRasterizer|shader|Add1~0_combout ;
wire \tiledRasterizer|shader|LessThan3~1_cout ;
wire \tiledRasterizer|shader|LessThan3~3_cout ;
wire \tiledRasterizer|shader|LessThan3~5_cout ;
wire \tiledRasterizer|shader|LessThan3~7_cout ;
wire \tiledRasterizer|shader|LessThan3~9_cout ;
wire \tiledRasterizer|shader|LessThan3~11_cout ;
wire \tiledRasterizer|shader|LessThan3~12_combout ;
wire \tiledRasterizer|shader|LessThan2~1_cout ;
wire \tiledRasterizer|shader|LessThan2~3_cout ;
wire \tiledRasterizer|shader|LessThan2~5_cout ;
wire \tiledRasterizer|shader|LessThan2~7_cout ;
wire \tiledRasterizer|shader|LessThan2~9_cout ;
wire \tiledRasterizer|shader|LessThan2~11_cout ;
wire \tiledRasterizer|shader|LessThan2~12_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][0]~q ;
wire \SRAM|DataToSRAM~52_combout ;
wire \SRAM|DataToSRAM~53_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][0]~q ;
wire \SRAM|DataToSRAM~56_combout ;
wire \SRAM|DataToSRAM~57_combout ;
wire \tiledRasterizer|shader|Decoder0~5_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][0]~q ;
wire \SRAM|DataToSRAM~54_combout ;
wire \SRAM|DataToSRAM~55_combout ;
wire \SRAM|DataToSRAM~58_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][0]~q ;
wire \SRAM|DataToSRAM~59_combout ;
wire \SRAM|DataToSRAM~60_combout ;
wire \SRAM|DataToSRAM~61_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][0]~q ;
wire \SRAM|DataToSRAM~64_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][0]~q ;
wire \SRAM|DataToSRAM~65_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][0]~q ;
wire \SRAM|DataToSRAM~66_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][0]~q ;
wire \SRAM|DataToSRAM~67_combout ;
wire \SRAM|DataToSRAM~68_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][0]~q ;
wire \SRAM|DataToSRAM~62_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][0]~q ;
wire \SRAM|DataToSRAM~63_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][0]~q ;
wire \SRAM|DataToSRAM~69_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][0]~q ;
wire \SRAM|DataToSRAM~70_combout ;
wire \SRAM|DataToSRAM~71_combout ;
wire \SRAM|DataToSRAM~72_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][0]~q ;
wire \SRAM|DataToSRAM~77_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][0]~q ;
wire \SRAM|DataToSRAM~78_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][0]~q ;
wire \SRAM|DataToSRAM~75_combout ;
wire \SRAM|DataToSRAM~76_combout ;
wire \SRAM|DataToSRAM~79_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][0]~q ;
wire \SRAM|DataToSRAM~73_combout ;
wire \SRAM|DataToSRAM~74_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][0]~q ;
wire \SRAM|DataToSRAM~80_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][0]~q ;
wire \SRAM|DataToSRAM~81_combout ;
wire \SRAM|DataToSRAM~82_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][0]~q ;
wire \SRAM|DataToSRAM~42_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][0]~q ;
wire \SRAM|DataToSRAM~43_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][0]~q ;
wire \SRAM|DataToSRAM~44_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][0]~q ;
wire \SRAM|DataToSRAM~45_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][0]~q ;
wire \SRAM|DataToSRAM~46_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][0]~q ;
wire \SRAM|DataToSRAM~47_combout ;
wire \SRAM|DataToSRAM~48_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][0]~q ;
wire \SRAM|DataToSRAM~49_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][0]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][0]~q ;
wire \SRAM|DataToSRAM~50_combout ;
wire \SRAM|DataToSRAM~51_combout ;
wire \SRAM|DataToSRAM~83_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][0]~q ;
wire \SRAM|DataToSRAM~24_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][0]~q ;
wire \SRAM|DataToSRAM~25_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][0]~q ;
wire \SRAM|DataToSRAM~22_combout ;
wire \SRAM|DataToSRAM~23_combout ;
wire \SRAM|DataToSRAM~26_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][0]~q ;
wire \SRAM|DataToSRAM~20_combout ;
wire \SRAM|DataToSRAM~21_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][0]~q ;
wire \SRAM|DataToSRAM~27_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][0]~q ;
wire \SRAM|DataToSRAM~28_combout ;
wire \SRAM|DataToSRAM~29_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][0]~q ;
wire \SRAM|DataToSRAM~10_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][0]~q ;
wire \SRAM|DataToSRAM~11_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][0]~q ;
wire \SRAM|DataToSRAM~17_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][0]~q ;
wire \SRAM|DataToSRAM~18_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][0]~q ;
wire \SRAM|DataToSRAM~12_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][0]~q ;
wire \SRAM|DataToSRAM~13_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][0]~q ;
wire \SRAM|DataToSRAM~14_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][0]~q ;
wire \SRAM|DataToSRAM~15_combout ;
wire \SRAM|DataToSRAM~16_combout ;
wire \SRAM|DataToSRAM~19_combout ;
wire \SRAM|DataToSRAM~30_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][0]~q ;
wire \SRAM|DataToSRAM~31_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][0]~q ;
wire \SRAM|DataToSRAM~32_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][0]~q ;
wire \SRAM|DataToSRAM~35_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][0]~q ;
wire \SRAM|DataToSRAM~36_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][0]~q ;
wire \SRAM|DataToSRAM~33_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][0]~q ;
wire \SRAM|DataToSRAM~34_combout ;
wire \SRAM|DataToSRAM~37_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][0]~q ;
wire \SRAM|DataToSRAM~38_combout ;
wire \SRAM|DataToSRAM~39_combout ;
wire \SRAM|DataToSRAM~40_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][0]~q ;
wire \SRAM|DataToSRAM~0_combout ;
wire \SRAM|DataToSRAM~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][0]~q ;
wire \SRAM|DataToSRAM~2_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][0]~q ;
wire \SRAM|DataToSRAM~3_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][0]~q ;
wire \SRAM|DataToSRAM~4_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][0]~q ;
wire \SRAM|DataToSRAM~5_combout ;
wire \SRAM|DataToSRAM~6_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][0]~q ;
wire \SRAM|DataToSRAM~7_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][0]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][0]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][0]~q ;
wire \SRAM|DataToSRAM~8_combout ;
wire \SRAM|DataToSRAM~9_combout ;
wire \SRAM|DataToSRAM~41_combout ;
wire \SRAM|DataToSRAM~84_combout ;
wire \SRAM|always0~1_combout ;
wire \SRAM|SRAM_WE_N~0_combout ;
wire \SRAM|SRAM_WE_N~q ;
wire \SW[1]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][1]~q ;
wire \SRAM|DataToSRAM~147_combout ;
wire \SRAM|DataToSRAM~148_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][1]~q ;
wire \SRAM|DataToSRAM~151_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][1]~q ;
wire \SRAM|DataToSRAM~152_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][1]~q ;
wire \SRAM|DataToSRAM~149_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][1]~q ;
wire \SRAM|DataToSRAM~150_combout ;
wire \SRAM|DataToSRAM~153_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][1]~q ;
wire \SRAM|DataToSRAM~154_combout ;
wire \SRAM|DataToSRAM~155_combout ;
wire \SRAM|DataToSRAM~156_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][1]~q ;
wire \SRAM|DataToSRAM~139_combout ;
wire \SRAM|DataToSRAM~140_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][1]~q ;
wire \SRAM|DataToSRAM~141_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][1]~q ;
wire \SRAM|DataToSRAM~142_combout ;
wire \SRAM|DataToSRAM~143_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][1]~q ;
wire \SRAM|DataToSRAM~144_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][1]~q ;
wire \SRAM|DataToSRAM~145_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][1]~q ;
wire \SRAM|DataToSRAM~137_combout ;
wire \SRAM|DataToSRAM~138_combout ;
wire \SRAM|DataToSRAM~146_combout ;
wire \SRAM|DataToSRAM~157_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][1]~q ;
wire \SRAM|DataToSRAM~158_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][1]~q ;
wire \SRAM|DataToSRAM~159_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][1]~q ;
wire \SRAM|DataToSRAM~165_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][1]~q ;
wire \SRAM|DataToSRAM~166_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][1]~q ;
wire \SRAM|DataToSRAM~162_combout ;
wire \SRAM|DataToSRAM~163_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][1]~q ;
wire \SRAM|DataToSRAM~160_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][1]~q ;
wire \SRAM|DataToSRAM~161_combout ;
wire \SRAM|DataToSRAM~164_combout ;
wire \SRAM|DataToSRAM~167_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][1]~q ;
wire \SRAM|DataToSRAM~127_combout ;
wire \SRAM|DataToSRAM~128_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][1]~q ;
wire \SRAM|DataToSRAM~131_combout ;
wire \SRAM|DataToSRAM~132_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][1]~q ;
wire \SRAM|DataToSRAM~129_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][1]~q ;
wire \SRAM|DataToSRAM~130_combout ;
wire \SRAM|DataToSRAM~133_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][1]~q ;
wire \SRAM|DataToSRAM~134_combout ;
wire \SRAM|DataToSRAM~135_combout ;
wire \SRAM|DataToSRAM~136_combout ;
wire \SRAM|DataToSRAM~168_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][1]~q ;
wire \SRAM|DataToSRAM~116_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][1]~q ;
wire \SRAM|DataToSRAM~117_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][1]~q ;
wire \SRAM|DataToSRAM~123_combout ;
wire \SRAM|DataToSRAM~124_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][1]~q ;
wire \SRAM|DataToSRAM~120_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][1]~q ;
wire \SRAM|DataToSRAM~121_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][1]~q ;
wire \SRAM|DataToSRAM~118_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][1]~q ;
wire \SRAM|DataToSRAM~119_combout ;
wire \SRAM|DataToSRAM~122_combout ;
wire \SRAM|DataToSRAM~125_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][1]~q ;
wire \SRAM|DataToSRAM~92_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][1]~q ;
wire \SRAM|DataToSRAM~93_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][1]~q ;
wire \SRAM|DataToSRAM~85_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][1]~q ;
wire \SRAM|DataToSRAM~86_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][1]~q ;
wire \SRAM|DataToSRAM~89_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][1]~q ;
wire \SRAM|DataToSRAM~90_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][1]~q ;
wire \SRAM|DataToSRAM~87_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][1]~q ;
wire \SRAM|DataToSRAM~88_combout ;
wire \SRAM|DataToSRAM~91_combout ;
wire \SRAM|DataToSRAM~94_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][1]~q ;
wire \SRAM|DataToSRAM~109_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][1]~q ;
wire \SRAM|DataToSRAM~110_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][1]~q ;
wire \SRAM|DataToSRAM~107_combout ;
wire \SRAM|DataToSRAM~108_combout ;
wire \SRAM|DataToSRAM~111_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][1]~q ;
wire \SRAM|DataToSRAM~105_combout ;
wire \SRAM|DataToSRAM~106_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][1]~q ;
wire \SRAM|DataToSRAM~112_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][1]~q ;
wire \SRAM|DataToSRAM~113_combout ;
wire \SRAM|DataToSRAM~114_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][1]~q ;
wire \SRAM|DataToSRAM~102_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][1]~q ;
wire \SRAM|DataToSRAM~103_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][1]~q ;
wire \SRAM|DataToSRAM~99_combout ;
wire \SRAM|DataToSRAM~100_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][1]~q ;
wire \SRAM|DataToSRAM~97_combout ;
wire \SRAM|DataToSRAM~98_combout ;
wire \SRAM|DataToSRAM~101_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][1]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][1]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][1]~q ;
wire \SRAM|DataToSRAM~95_combout ;
wire \SRAM|DataToSRAM~96_combout ;
wire \SRAM|DataToSRAM~104_combout ;
wire \SRAM|DataToSRAM~115_combout ;
wire \SRAM|DataToSRAM~126_combout ;
wire \SRAM|DataToSRAM~169_combout ;
wire \SW[2]~input_o ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][2]~q ;
wire \SRAM|DataToSRAM~174_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][2]~q ;
wire \SRAM|DataToSRAM~175_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][2]~q ;
wire \SRAM|DataToSRAM~172_combout ;
wire \SRAM|DataToSRAM~173_combout ;
wire \SRAM|DataToSRAM~176_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][2]~q ;
wire \SRAM|DataToSRAM~177_combout ;
wire \SRAM|DataToSRAM~178_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][2]~q ;
wire \SRAM|DataToSRAM~170_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][2]~q ;
wire \SRAM|DataToSRAM~171_combout ;
wire \SRAM|DataToSRAM~179_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][2]~q ;
wire \SRAM|DataToSRAM~201_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][2]~q ;
wire \SRAM|DataToSRAM~202_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][2]~q ;
wire \SRAM|DataToSRAM~203_combout ;
wire \SRAM|DataToSRAM~204_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][2]~q ;
wire \SRAM|DataToSRAM~205_combout ;
wire \SRAM|DataToSRAM~206_combout ;
wire \SRAM|DataToSRAM~207_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][2]~q ;
wire \SRAM|DataToSRAM~208_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][2]~q ;
wire \SRAM|DataToSRAM~209_combout ;
wire \SRAM|DataToSRAM~210_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][2]~q ;
wire \SRAM|DataToSRAM~190_combout ;
wire \SRAM|DataToSRAM~191_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][2]~q ;
wire \SRAM|DataToSRAM~197_combout ;
wire \SRAM|DataToSRAM~198_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][2]~q ;
wire \SRAM|DataToSRAM~192_combout ;
wire \SRAM|DataToSRAM~193_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][2]~q ;
wire \SRAM|DataToSRAM~194_combout ;
wire \SRAM|DataToSRAM~195_combout ;
wire \SRAM|DataToSRAM~196_combout ;
wire \SRAM|DataToSRAM~199_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][2]~q ;
wire \SRAM|DataToSRAM~187_combout ;
wire \SRAM|DataToSRAM~188_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][2]~q ;
wire \SRAM|DataToSRAM~182_combout ;
wire \SRAM|DataToSRAM~183_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][2]~q ;
wire \SRAM|DataToSRAM~184_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][2]~q ;
wire \SRAM|DataToSRAM~185_combout ;
wire \SRAM|DataToSRAM~186_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][2]~q ;
wire \SRAM|DataToSRAM~180_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][2]~q ;
wire \SRAM|DataToSRAM~181_combout ;
wire \SRAM|DataToSRAM~189_combout ;
wire \SRAM|DataToSRAM~200_combout ;
wire \SRAM|DataToSRAM~211_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][2]~q ;
wire \SRAM|DataToSRAM~212_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][2]~q ;
wire \SRAM|DataToSRAM~213_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][2]~q ;
wire \SRAM|DataToSRAM~219_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][2]~q ;
wire \SRAM|DataToSRAM~220_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][2]~q ;
wire \SRAM|DataToSRAM~214_combout ;
wire \SRAM|DataToSRAM~215_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][2]~q ;
wire \SRAM|DataToSRAM~216_combout ;
wire \SRAM|DataToSRAM~217_combout ;
wire \SRAM|DataToSRAM~218_combout ;
wire \SRAM|DataToSRAM~221_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][2]~q ;
wire \SRAM|DataToSRAM~245_combout ;
wire \SRAM|DataToSRAM~246_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][2]~q ;
wire \SRAM|DataToSRAM~247_combout ;
wire \SRAM|DataToSRAM~248_combout ;
wire \SRAM|DataToSRAM~249_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][2]~q ;
wire \SRAM|DataToSRAM~250_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][2]~q ;
wire \SRAM|DataToSRAM~251_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][2]~q ;
wire \SRAM|DataToSRAM~243_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][2]~q ;
wire \SRAM|DataToSRAM~244_combout ;
wire \SRAM|DataToSRAM~252_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][2]~q ;
wire \SRAM|DataToSRAM~229_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][2]~q ;
wire \SRAM|DataToSRAM~230_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][2]~q ;
wire \SRAM|DataToSRAM~222_combout ;
wire \SRAM|DataToSRAM~223_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][2]~q ;
wire \SRAM|DataToSRAM~226_combout ;
wire \SRAM|DataToSRAM~227_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][2]~q ;
wire \SRAM|DataToSRAM~224_combout ;
wire \SRAM|DataToSRAM~225_combout ;
wire \SRAM|DataToSRAM~228_combout ;
wire \SRAM|DataToSRAM~231_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][2]~q ;
wire \SRAM|DataToSRAM~239_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][2]~q ;
wire \SRAM|DataToSRAM~240_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][2]~q ;
wire \SRAM|DataToSRAM~236_combout ;
wire \SRAM|DataToSRAM~237_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][2]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][2]~q ;
wire \SRAM|DataToSRAM~234_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][2]~q ;
wire \SRAM|DataToSRAM~235_combout ;
wire \SRAM|DataToSRAM~238_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][2]~q ;
wire \SRAM|DataToSRAM~232_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][2]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][2]~q ;
wire \SRAM|DataToSRAM~233_combout ;
wire \SRAM|DataToSRAM~241_combout ;
wire \SRAM|DataToSRAM~242_combout ;
wire \SRAM|DataToSRAM~253_combout ;
wire \SRAM|DataToSRAM~254_combout ;
wire \SW[3]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][3]~q ;
wire \SRAM|DataToSRAM~304_combout ;
wire \SRAM|DataToSRAM~305_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][3]~q ;
wire \SRAM|DataToSRAM~301_combout ;
wire \SRAM|DataToSRAM~302_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][3]~q ;
wire \SRAM|DataToSRAM~299_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][3]~q ;
wire \SRAM|DataToSRAM~300_combout ;
wire \SRAM|DataToSRAM~303_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][3]~q ;
wire \SRAM|DataToSRAM~297_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][3]~q ;
wire \SRAM|DataToSRAM~298_combout ;
wire \SRAM|DataToSRAM~306_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][3]~q ;
wire \SRAM|DataToSRAM~307_combout ;
wire \SRAM|DataToSRAM~308_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][3]~q ;
wire \SRAM|DataToSRAM~309_combout ;
wire \SRAM|DataToSRAM~310_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][3]~q ;
wire \SRAM|DataToSRAM~311_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][3]~q ;
wire \SRAM|DataToSRAM~312_combout ;
wire \SRAM|DataToSRAM~313_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][3]~q ;
wire \SRAM|DataToSRAM~314_combout ;
wire \SRAM|DataToSRAM~315_combout ;
wire \SRAM|DataToSRAM~316_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][3]~q ;
wire \SRAM|DataToSRAM~321_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][3]~q ;
wire \SRAM|DataToSRAM~322_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][3]~q ;
wire \SRAM|DataToSRAM~319_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][3]~q ;
wire \SRAM|DataToSRAM~320_combout ;
wire \SRAM|DataToSRAM~323_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][3]~q ;
wire \SRAM|DataToSRAM~324_combout ;
wire \SRAM|DataToSRAM~325_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][3]~q ;
wire \SRAM|DataToSRAM~317_combout ;
wire \SRAM|DataToSRAM~318_combout ;
wire \SRAM|DataToSRAM~326_combout ;
wire \SRAM|DataToSRAM~327_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][3]~q ;
wire \SRAM|DataToSRAM~332_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][3]~q ;
wire \SRAM|DataToSRAM~333_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][3]~q ;
wire \SRAM|DataToSRAM~330_combout ;
wire \SRAM|DataToSRAM~331_combout ;
wire \SRAM|DataToSRAM~334_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][3]~q ;
wire \SRAM|DataToSRAM~328_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][3]~q ;
wire \SRAM|DataToSRAM~329_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][3]~q ;
wire \SRAM|DataToSRAM~335_combout ;
wire \SRAM|DataToSRAM~336_combout ;
wire \SRAM|DataToSRAM~337_combout ;
wire \SRAM|DataToSRAM~338_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][3]~q ;
wire \SRAM|DataToSRAM~290_combout ;
wire \SRAM|DataToSRAM~291_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][3]~q ;
wire \SRAM|DataToSRAM~288_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][3]~q ;
wire \SRAM|DataToSRAM~289_combout ;
wire \SRAM|DataToSRAM~292_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][3]~q ;
wire \SRAM|DataToSRAM~286_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][3]~q ;
wire \SRAM|DataToSRAM~287_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][3]~q ;
wire \SRAM|DataToSRAM~293_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][3]~q ;
wire \SRAM|DataToSRAM~294_combout ;
wire \SRAM|DataToSRAM~295_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][3]~q ;
wire \SRAM|DataToSRAM~282_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][3]~q ;
wire \SRAM|DataToSRAM~283_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][3]~q ;
wire \SRAM|DataToSRAM~277_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][3]~q ;
wire \SRAM|DataToSRAM~278_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][3]~q ;
wire \SRAM|DataToSRAM~279_combout ;
wire \SRAM|DataToSRAM~280_combout ;
wire \SRAM|DataToSRAM~281_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][3]~q ;
wire \SRAM|DataToSRAM~275_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][3]~q ;
wire \SRAM|DataToSRAM~276_combout ;
wire \SRAM|DataToSRAM~284_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][3]~q ;
wire \SRAM|DataToSRAM~265_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][3]~q ;
wire \SRAM|DataToSRAM~266_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][3]~q ;
wire \SRAM|DataToSRAM~272_combout ;
wire \SRAM|DataToSRAM~273_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][3]~q ;
wire \SRAM|DataToSRAM~269_combout ;
wire \SRAM|DataToSRAM~270_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][3]~q ;
wire \SRAM|DataToSRAM~267_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][3]~q ;
wire \SRAM|DataToSRAM~268_combout ;
wire \SRAM|DataToSRAM~271_combout ;
wire \SRAM|DataToSRAM~274_combout ;
wire \SRAM|DataToSRAM~285_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][3]~q ;
wire \SRAM|DataToSRAM~262_combout ;
wire \SRAM|DataToSRAM~263_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][3]~q ;
wire \SRAM|DataToSRAM~255_combout ;
wire \SRAM|DataToSRAM~256_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][3]~q ;
wire \SRAM|DataToSRAM~257_combout ;
wire \SRAM|DataToSRAM~258_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][3]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][3]~q ;
wire \SRAM|DataToSRAM~259_combout ;
wire \SRAM|DataToSRAM~260_combout ;
wire \SRAM|DataToSRAM~261_combout ;
wire \SRAM|DataToSRAM~264_combout ;
wire \SRAM|DataToSRAM~296_combout ;
wire \SRAM|DataToSRAM~339_combout ;
wire \SW[4]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][4]~q ;
wire \SRAM|DataToSRAM~392_combout ;
wire \SRAM|DataToSRAM~393_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][4]~q ;
wire \SRAM|DataToSRAM~399_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][4]~q ;
wire \SRAM|DataToSRAM~400_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][4]~q ;
wire \SRAM|DataToSRAM~394_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][4]~q ;
wire \SRAM|DataToSRAM~395_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][4]~q ;
wire \SRAM|DataToSRAM~396_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][4]~q ;
wire \SRAM|DataToSRAM~397_combout ;
wire \SRAM|DataToSRAM~398_combout ;
wire \SRAM|DataToSRAM~401_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][4]~q ;
wire \SRAM|DataToSRAM~406_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][4]~q ;
wire \SRAM|DataToSRAM~407_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][4]~q ;
wire \SRAM|DataToSRAM~404_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][4]~q ;
wire \SRAM|DataToSRAM~405_combout ;
wire \SRAM|DataToSRAM~408_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][4]~q ;
wire \SRAM|DataToSRAM~402_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][4]~q ;
wire \SRAM|DataToSRAM~403_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][4]~q ;
wire \SRAM|DataToSRAM~409_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][4]~q ;
wire \SRAM|DataToSRAM~410_combout ;
wire \SRAM|DataToSRAM~411_combout ;
wire \SRAM|DataToSRAM~412_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][4]~q ;
wire \SRAM|DataToSRAM~417_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][4]~q ;
wire \SRAM|DataToSRAM~418_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][4]~q ;
wire \SRAM|DataToSRAM~415_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][4]~q ;
wire \SRAM|DataToSRAM~416_combout ;
wire \SRAM|DataToSRAM~419_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][4]~q ;
wire \SRAM|DataToSRAM~420_combout ;
wire \SRAM|DataToSRAM~421_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][4]~q ;
wire \SRAM|DataToSRAM~413_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][4]~q ;
wire \SRAM|DataToSRAM~414_combout ;
wire \SRAM|DataToSRAM~422_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][4]~q ;
wire \SRAM|DataToSRAM~389_combout ;
wire \SRAM|DataToSRAM~390_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][4]~q ;
wire \SRAM|DataToSRAM~386_combout ;
wire \SRAM|DataToSRAM~387_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][4]~q ;
wire \SRAM|DataToSRAM~384_combout ;
wire \SRAM|DataToSRAM~385_combout ;
wire \SRAM|DataToSRAM~388_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][4]~q ;
wire \SRAM|DataToSRAM~382_combout ;
wire \SRAM|DataToSRAM~383_combout ;
wire \SRAM|DataToSRAM~391_combout ;
wire \SRAM|DataToSRAM~423_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][4]~q ;
wire \SRAM|DataToSRAM~371_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][4]~q ;
wire \SRAM|DataToSRAM~372_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][4]~q ;
wire \SRAM|DataToSRAM~373_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][4]~q ;
wire \SRAM|DataToSRAM~374_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][4]~q ;
wire \SRAM|DataToSRAM~375_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][4]~q ;
wire \SRAM|DataToSRAM~376_combout ;
wire \SRAM|DataToSRAM~377_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][4]~q ;
wire \SRAM|DataToSRAM~378_combout ;
wire \SRAM|DataToSRAM~379_combout ;
wire \SRAM|DataToSRAM~380_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][4]~q ;
wire \SRAM|DataToSRAM~340_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][4]~q ;
wire \SRAM|DataToSRAM~341_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][4]~q ;
wire \SRAM|DataToSRAM~347_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][4]~q ;
wire \SRAM|DataToSRAM~348_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][4]~q ;
wire \SRAM|DataToSRAM~342_combout ;
wire \SRAM|DataToSRAM~343_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][4]~q ;
wire \SRAM|DataToSRAM~344_combout ;
wire \SRAM|DataToSRAM~345_combout ;
wire \SRAM|DataToSRAM~346_combout ;
wire \SRAM|DataToSRAM~349_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][4]~q ;
wire \SRAM|DataToSRAM~357_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][4]~q ;
wire \SRAM|DataToSRAM~358_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][4]~q ;
wire \SRAM|DataToSRAM~350_combout ;
wire \SRAM|DataToSRAM~351_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][4]~q ;
wire \SRAM|DataToSRAM~354_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][4]~q ;
wire \SRAM|DataToSRAM~355_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][4]~q ;
wire \SRAM|DataToSRAM~352_combout ;
wire \SRAM|DataToSRAM~353_combout ;
wire \SRAM|DataToSRAM~356_combout ;
wire \SRAM|DataToSRAM~359_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][4]~q ;
wire \SRAM|DataToSRAM~367_combout ;
wire \SRAM|DataToSRAM~368_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][4]~q ;
wire \SRAM|DataToSRAM~364_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][4]~q ;
wire \SRAM|DataToSRAM~365_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][4]~q ;
wire \SRAM|DataToSRAM~362_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][4]~q ;
wire \SRAM|DataToSRAM~363_combout ;
wire \SRAM|DataToSRAM~366_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][4]~q ;
wire \SRAM|DataToSRAM~360_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][4]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][4]~q ;
wire \SRAM|DataToSRAM~361_combout ;
wire \SRAM|DataToSRAM~369_combout ;
wire \SRAM|DataToSRAM~370_combout ;
wire \SRAM|DataToSRAM~381_combout ;
wire \SRAM|DataToSRAM~424_combout ;
wire \SW[5]~input_o ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][5]~q ;
wire \SRAM|DataToSRAM~447_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][5]~q ;
wire \SRAM|DataToSRAM~448_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][5]~q ;
wire \SRAM|DataToSRAM~449_combout ;
wire \SRAM|DataToSRAM~450_combout ;
wire \SRAM|DataToSRAM~451_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][5]~q ;
wire \SRAM|DataToSRAM~445_combout ;
wire \SRAM|DataToSRAM~446_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][5]~q ;
wire \SRAM|DataToSRAM~452_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][5]~q ;
wire \SRAM|DataToSRAM~453_combout ;
wire \SRAM|DataToSRAM~454_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][5]~q ;
wire \SRAM|DataToSRAM~435_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][5]~q ;
wire \SRAM|DataToSRAM~436_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][5]~q ;
wire \SRAM|DataToSRAM~442_combout ;
wire \SRAM|DataToSRAM~443_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][5]~q ;
wire \SRAM|DataToSRAM~437_combout ;
wire \SRAM|DataToSRAM~438_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][5]~q ;
wire \SRAM|DataToSRAM~439_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][5]~q ;
wire \SRAM|DataToSRAM~440_combout ;
wire \SRAM|DataToSRAM~441_combout ;
wire \SRAM|DataToSRAM~444_combout ;
wire \SRAM|DataToSRAM~455_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][5]~q ;
wire \SRAM|DataToSRAM~425_combout ;
wire \SRAM|DataToSRAM~426_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][5]~q ;
wire \SRAM|DataToSRAM~429_combout ;
wire \SRAM|DataToSRAM~430_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][5]~q ;
wire \SRAM|DataToSRAM~427_combout ;
wire \SRAM|DataToSRAM~428_combout ;
wire \SRAM|DataToSRAM~431_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][5]~q ;
wire \SRAM|DataToSRAM~432_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][5]~q ;
wire \SRAM|DataToSRAM~433_combout ;
wire \SRAM|DataToSRAM~434_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][5]~q ;
wire \SRAM|DataToSRAM~460_combout ;
wire \SRAM|DataToSRAM~461_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][5]~q ;
wire \SRAM|DataToSRAM~458_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][5]~q ;
wire \SRAM|DataToSRAM~459_combout ;
wire \SRAM|DataToSRAM~462_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][5]~q ;
wire \SRAM|DataToSRAM~463_combout ;
wire \SRAM|DataToSRAM~464_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][5]~q ;
wire \SRAM|DataToSRAM~456_combout ;
wire \SRAM|DataToSRAM~457_combout ;
wire \SRAM|DataToSRAM~465_combout ;
wire \SRAM|DataToSRAM~466_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][5]~q ;
wire \SRAM|DataToSRAM~467_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][5]~q ;
wire \SRAM|DataToSRAM~468_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][5]~q ;
wire \SRAM|DataToSRAM~469_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][5]~q ;
wire \SRAM|DataToSRAM~470_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][5]~q ;
wire \SRAM|DataToSRAM~471_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][5]~q ;
wire \SRAM|DataToSRAM~472_combout ;
wire \SRAM|DataToSRAM~473_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][5]~q ;
wire \SRAM|DataToSRAM~474_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][5]~q ;
wire \SRAM|DataToSRAM~475_combout ;
wire \SRAM|DataToSRAM~476_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][5]~q ;
wire \SRAM|DataToSRAM~489_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][5]~q ;
wire \SRAM|DataToSRAM~490_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][5]~q ;
wire \SRAM|DataToSRAM~491_combout ;
wire \SRAM|DataToSRAM~492_combout ;
wire \SRAM|DataToSRAM~493_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][5]~q ;
wire \SRAM|DataToSRAM~487_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][5]~q ;
wire \SRAM|DataToSRAM~488_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][5]~q ;
wire \SRAM|DataToSRAM~494_combout ;
wire \SRAM|DataToSRAM~495_combout ;
wire \SRAM|DataToSRAM~496_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][5]~q ;
wire \SRAM|DataToSRAM~477_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][5]~q ;
wire \SRAM|DataToSRAM~478_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][5]~q ;
wire \SRAM|DataToSRAM~479_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][5]~q ;
wire \SRAM|DataToSRAM~480_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][5]~q ;
wire \SRAM|DataToSRAM~481_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][5]~q ;
wire \SRAM|DataToSRAM~482_combout ;
wire \SRAM|DataToSRAM~483_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][5]~q ;
wire \SRAM|DataToSRAM~484_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][5]~q ;
wire \SRAM|DataToSRAM~485_combout ;
wire \SRAM|DataToSRAM~486_combout ;
wire \SRAM|DataToSRAM~497_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][5]~q ;
wire \SRAM|DataToSRAM~498_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][5]~q ;
wire \SRAM|DataToSRAM~499_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][5]~q ;
wire \SRAM|DataToSRAM~502_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][5]~q ;
wire \SRAM|DataToSRAM~503_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][5]~q ;
wire \SRAM|DataToSRAM~500_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][5]~q ;
wire \SRAM|DataToSRAM~501_combout ;
wire \SRAM|DataToSRAM~504_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][5]~q ;
wire \SRAM|DataToSRAM~505_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][5]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][5]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][5]~q ;
wire \SRAM|DataToSRAM~506_combout ;
wire \SRAM|DataToSRAM~507_combout ;
wire \SRAM|DataToSRAM~508_combout ;
wire \SRAM|DataToSRAM~509_combout ;
wire \SW[6]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][6]~q ;
wire \SRAM|DataToSRAM~579_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][6]~q ;
wire \SRAM|DataToSRAM~580_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][6]~q ;
wire \SRAM|DataToSRAM~572_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][6]~q ;
wire \SRAM|DataToSRAM~573_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][6]~q ;
wire \SRAM|DataToSRAM~576_combout ;
wire \SRAM|DataToSRAM~577_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][6]~q ;
wire \SRAM|DataToSRAM~574_combout ;
wire \SRAM|DataToSRAM~575_combout ;
wire \SRAM|DataToSRAM~578_combout ;
wire \SRAM|DataToSRAM~581_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][6]~q ;
wire \SRAM|DataToSRAM~569_combout ;
wire \SRAM|DataToSRAM~570_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][6]~q ;
wire \SRAM|DataToSRAM~562_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][6]~q ;
wire \SRAM|DataToSRAM~563_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][6]~q ;
wire \SRAM|DataToSRAM~564_combout ;
wire \SRAM|DataToSRAM~565_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][6]~q ;
wire \SRAM|DataToSRAM~566_combout ;
wire \SRAM|DataToSRAM~567_combout ;
wire \SRAM|DataToSRAM~568_combout ;
wire \SRAM|DataToSRAM~571_combout ;
wire \SRAM|DataToSRAM~582_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][6]~q ;
wire \SRAM|DataToSRAM~552_combout ;
wire \SRAM|DataToSRAM~553_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][6]~q ;
wire \SRAM|DataToSRAM~556_combout ;
wire \SRAM|DataToSRAM~557_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][6]~q ;
wire \SRAM|DataToSRAM~554_combout ;
wire \SRAM|DataToSRAM~555_combout ;
wire \SRAM|DataToSRAM~558_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][6]~q ;
wire \SRAM|DataToSRAM~559_combout ;
wire \SRAM|DataToSRAM~560_combout ;
wire \SRAM|DataToSRAM~561_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][6]~q ;
wire \SRAM|DataToSRAM~590_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][6]~q ;
wire \SRAM|DataToSRAM~591_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][6]~q ;
wire \SRAM|DataToSRAM~587_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][6]~q ;
wire \SRAM|DataToSRAM~588_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][6]~q ;
wire \SRAM|DataToSRAM~585_combout ;
wire \SRAM|DataToSRAM~586_combout ;
wire \SRAM|DataToSRAM~589_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][6]~q ;
wire \SRAM|DataToSRAM~583_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][6]~q ;
wire \SRAM|DataToSRAM~584_combout ;
wire \SRAM|DataToSRAM~592_combout ;
wire \SRAM|DataToSRAM~593_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][6]~q ;
wire \SRAM|DataToSRAM~510_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][6]~q ;
wire \SRAM|DataToSRAM~511_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][6]~q ;
wire \SRAM|DataToSRAM~512_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][6]~q ;
wire \SRAM|DataToSRAM~513_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][6]~q ;
wire \SRAM|DataToSRAM~514_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][6]~q ;
wire \SRAM|DataToSRAM~515_combout ;
wire \SRAM|DataToSRAM~516_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][6]~q ;
wire \SRAM|DataToSRAM~517_combout ;
wire \SRAM|DataToSRAM~518_combout ;
wire \SRAM|DataToSRAM~519_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][6]~q ;
wire \SRAM|DataToSRAM~541_combout ;
wire \SRAM|DataToSRAM~542_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][6]~q ;
wire \SRAM|DataToSRAM~543_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][6]~q ;
wire \SRAM|DataToSRAM~544_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][6]~q ;
wire \SRAM|DataToSRAM~545_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][6]~q ;
wire \SRAM|DataToSRAM~546_combout ;
wire \SRAM|DataToSRAM~547_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][6]~q ;
wire \SRAM|DataToSRAM~548_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][6]~q ;
wire \SRAM|DataToSRAM~549_combout ;
wire \SRAM|DataToSRAM~550_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][6]~q ;
wire \SRAM|DataToSRAM~527_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][6]~q ;
wire \SRAM|DataToSRAM~528_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][6]~q ;
wire \SRAM|DataToSRAM~520_combout ;
wire \SRAM|DataToSRAM~521_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][6]~q ;
wire \SRAM|DataToSRAM~522_combout ;
wire \SRAM|DataToSRAM~523_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][6]~q ;
wire \SRAM|DataToSRAM~524_combout ;
wire \SRAM|DataToSRAM~525_combout ;
wire \SRAM|DataToSRAM~526_combout ;
wire \SRAM|DataToSRAM~529_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][6]~q ;
wire \SRAM|DataToSRAM~530_combout ;
wire \SRAM|DataToSRAM~531_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][6]~q ;
wire \SRAM|DataToSRAM~534_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][6]~q ;
wire \SRAM|DataToSRAM~535_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][6]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][6]~q ;
wire \SRAM|DataToSRAM~532_combout ;
wire \SRAM|DataToSRAM~533_combout ;
wire \SRAM|DataToSRAM~536_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][6]~q ;
wire \SRAM|DataToSRAM~537_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][6]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][6]~q ;
wire \SRAM|DataToSRAM~538_combout ;
wire \SRAM|DataToSRAM~539_combout ;
wire \SRAM|DataToSRAM~540_combout ;
wire \SRAM|DataToSRAM~551_combout ;
wire \SRAM|DataToSRAM~594_combout ;
wire \SW[7]~input_o ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][7]~q ;
wire \SRAM|DataToSRAM~602_combout ;
wire \SRAM|DataToSRAM~603_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][7]~q ;
wire \SRAM|DataToSRAM~595_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][7]~q ;
wire \SRAM|DataToSRAM~596_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][7]~q ;
wire \SRAM|DataToSRAM~599_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][7]~q ;
wire \SRAM|DataToSRAM~600_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][7]~q ;
wire \SRAM|DataToSRAM~597_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][7]~q ;
wire \SRAM|DataToSRAM~598_combout ;
wire \SRAM|DataToSRAM~601_combout ;
wire \SRAM|DataToSRAM~604_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][7]~q ;
wire \SRAM|DataToSRAM~605_combout ;
wire \SRAM|DataToSRAM~606_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][7]~q ;
wire \SRAM|DataToSRAM~612_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][7]~q ;
wire \SRAM|DataToSRAM~613_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][7]~q ;
wire \SRAM|DataToSRAM~607_combout ;
wire \SRAM|DataToSRAM~608_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][7]~q ;
wire \SRAM|DataToSRAM~609_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][7]~q ;
wire \SRAM|DataToSRAM~610_combout ;
wire \SRAM|DataToSRAM~611_combout ;
wire \SRAM|DataToSRAM~614_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][7]~q ;
wire \SRAM|DataToSRAM~615_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][7]~q ;
wire \SRAM|DataToSRAM~616_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][7]~q ;
wire \SRAM|DataToSRAM~619_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][7]~q ;
wire \SRAM|DataToSRAM~620_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][7]~q ;
wire \SRAM|DataToSRAM~617_combout ;
wire \SRAM|DataToSRAM~618_combout ;
wire \SRAM|DataToSRAM~621_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][7]~q ;
wire \SRAM|DataToSRAM~622_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][7]~q ;
wire \SRAM|DataToSRAM~623_combout ;
wire \SRAM|DataToSRAM~624_combout ;
wire \SRAM|DataToSRAM~625_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][7]~q ;
wire \SRAM|DataToSRAM~633_combout ;
wire \SRAM|DataToSRAM~634_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][7]~q ;
wire \SRAM|DataToSRAM~628_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][7]~q ;
wire \SRAM|DataToSRAM~629_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][7]~q ;
wire \SRAM|DataToSRAM~630_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][7]~q ;
wire \SRAM|DataToSRAM~631_combout ;
wire \SRAM|DataToSRAM~632_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][7]~q ;
wire \SRAM|DataToSRAM~626_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][7]~q ;
wire \SRAM|DataToSRAM~627_combout ;
wire \SRAM|DataToSRAM~635_combout ;
wire \SRAM|DataToSRAM~636_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][7]~q ;
wire \SRAM|DataToSRAM~637_combout ;
wire \SRAM|DataToSRAM~638_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][7]~q ;
wire \SRAM|DataToSRAM~641_combout ;
wire \SRAM|DataToSRAM~642_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][7]~q ;
wire \SRAM|DataToSRAM~639_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][7]~q ;
wire \SRAM|DataToSRAM~640_combout ;
wire \SRAM|DataToSRAM~643_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][7]~q ;
wire \SRAM|DataToSRAM~644_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][7]~q ;
wire \SRAM|DataToSRAM~645_combout ;
wire \SRAM|DataToSRAM~646_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][7]~q ;
wire \SRAM|DataToSRAM~659_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][7]~q ;
wire \SRAM|DataToSRAM~660_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][7]~q ;
wire \SRAM|DataToSRAM~661_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][7]~q ;
wire \SRAM|DataToSRAM~662_combout ;
wire \SRAM|DataToSRAM~663_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][7]~q ;
wire \SRAM|DataToSRAM~657_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][7]~q ;
wire \SRAM|DataToSRAM~658_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][7]~q ;
wire \SRAM|DataToSRAM~664_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][7]~q ;
wire \SRAM|DataToSRAM~665_combout ;
wire \SRAM|DataToSRAM~666_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][7]~q ;
wire \SRAM|DataToSRAM~654_combout ;
wire \SRAM|DataToSRAM~655_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][7]~q ;
wire \SRAM|DataToSRAM~647_combout ;
wire \SRAM|DataToSRAM~648_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][7]~q ;
wire \SRAM|DataToSRAM~649_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][7]~q ;
wire \SRAM|DataToSRAM~650_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][7]~q ;
wire \SRAM|DataToSRAM~651_combout ;
wire \SRAM|DataToSRAM~652_combout ;
wire \SRAM|DataToSRAM~653_combout ;
wire \SRAM|DataToSRAM~656_combout ;
wire \SRAM|DataToSRAM~667_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][7]~q ;
wire \SRAM|DataToSRAM~672_combout ;
wire \SRAM|DataToSRAM~673_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][7]~q ;
wire \SRAM|DataToSRAM~670_combout ;
wire \SRAM|DataToSRAM~671_combout ;
wire \SRAM|DataToSRAM~674_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][7]~q ;
wire \SRAM|DataToSRAM~675_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][7]~q ;
wire \SRAM|DataToSRAM~676_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][7]~q ;
wire \SRAM|DataToSRAM~668_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][7]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][7]~q ;
wire \SRAM|DataToSRAM~669_combout ;
wire \SRAM|DataToSRAM~677_combout ;
wire \SRAM|DataToSRAM~678_combout ;
wire \SRAM|DataToSRAM~679_combout ;
wire \SW[8]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][8]~q ;
wire \SRAM|DataToSRAM~739_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][8]~q ;
wire \SRAM|DataToSRAM~740_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][8]~q ;
wire \SRAM|DataToSRAM~734_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][8]~q ;
wire \SRAM|DataToSRAM~735_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][8]~q ;
wire \SRAM|DataToSRAM~736_combout ;
wire \SRAM|DataToSRAM~737_combout ;
wire \SRAM|DataToSRAM~738_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][8]~q ;
wire \SRAM|DataToSRAM~732_combout ;
wire \SRAM|DataToSRAM~733_combout ;
wire \SRAM|DataToSRAM~741_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][8]~q ;
wire \SRAM|DataToSRAM~742_combout ;
wire \SRAM|DataToSRAM~743_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][8]~q ;
wire \SRAM|DataToSRAM~749_combout ;
wire \SRAM|DataToSRAM~750_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][8]~q ;
wire \SRAM|DataToSRAM~744_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][8]~q ;
wire \SRAM|DataToSRAM~745_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][8]~q ;
wire \SRAM|DataToSRAM~746_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][8]~q ;
wire \SRAM|DataToSRAM~747_combout ;
wire \SRAM|DataToSRAM~748_combout ;
wire \SRAM|DataToSRAM~751_combout ;
wire \SRAM|DataToSRAM~752_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][8]~q ;
wire \SRAM|DataToSRAM~757_combout ;
wire \SRAM|DataToSRAM~758_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][8]~q ;
wire \SRAM|DataToSRAM~755_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][8]~q ;
wire \SRAM|DataToSRAM~756_combout ;
wire \SRAM|DataToSRAM~759_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][8]~q ;
wire \SRAM|DataToSRAM~753_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][8]~q ;
wire \SRAM|DataToSRAM~754_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][8]~q ;
wire \SRAM|DataToSRAM~760_combout ;
wire \SRAM|DataToSRAM~761_combout ;
wire \SRAM|DataToSRAM~762_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][8]~q ;
wire \SRAM|DataToSRAM~724_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][8]~q ;
wire \SRAM|DataToSRAM~725_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][8]~q ;
wire \SRAM|DataToSRAM~726_combout ;
wire \SRAM|DataToSRAM~727_combout ;
wire \SRAM|DataToSRAM~728_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][8]~q ;
wire \SRAM|DataToSRAM~729_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][8]~q ;
wire \SRAM|DataToSRAM~730_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][8]~q ;
wire \SRAM|DataToSRAM~722_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][8]~q ;
wire \SRAM|DataToSRAM~723_combout ;
wire \SRAM|DataToSRAM~731_combout ;
wire \SRAM|DataToSRAM~763_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][8]~q ;
wire \SRAM|DataToSRAM~718_combout ;
wire \SRAM|DataToSRAM~719_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][8]~q ;
wire \SRAM|DataToSRAM~713_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][8]~q ;
wire \SRAM|DataToSRAM~714_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][8]~q ;
wire \SRAM|DataToSRAM~715_combout ;
wire \SRAM|DataToSRAM~716_combout ;
wire \SRAM|DataToSRAM~717_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][8]~q ;
wire \SRAM|DataToSRAM~711_combout ;
wire \SRAM|DataToSRAM~712_combout ;
wire \SRAM|DataToSRAM~720_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][8]~q ;
wire \SRAM|DataToSRAM~687_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][8]~q ;
wire \SRAM|DataToSRAM~688_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][8]~q ;
wire \SRAM|DataToSRAM~684_combout ;
wire \SRAM|DataToSRAM~685_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][8]~q ;
wire \SRAM|DataToSRAM~682_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][8]~q ;
wire \SRAM|DataToSRAM~683_combout ;
wire \SRAM|DataToSRAM~686_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][8]~q ;
wire \SRAM|DataToSRAM~680_combout ;
wire \SRAM|DataToSRAM~681_combout ;
wire \SRAM|DataToSRAM~689_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][8]~q ;
wire \SRAM|DataToSRAM~707_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][8]~q ;
wire \SRAM|DataToSRAM~708_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][8]~q ;
wire \SRAM|DataToSRAM~700_combout ;
wire \SRAM|DataToSRAM~701_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][8]~q ;
wire \SRAM|DataToSRAM~702_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][8]~q ;
wire \SRAM|DataToSRAM~703_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][8]~q ;
wire \SRAM|DataToSRAM~704_combout ;
wire \SRAM|DataToSRAM~705_combout ;
wire \SRAM|DataToSRAM~706_combout ;
wire \SRAM|DataToSRAM~709_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][8]~q ;
wire \SRAM|DataToSRAM~697_combout ;
wire \SRAM|DataToSRAM~698_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][8]~q ;
wire \SRAM|DataToSRAM~690_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][8]~q ;
wire \SRAM|DataToSRAM~691_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][8]~q ;
wire \SRAM|DataToSRAM~694_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][8]~q ;
wire \SRAM|DataToSRAM~695_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][8]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][8]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][8]~q ;
wire \SRAM|DataToSRAM~692_combout ;
wire \SRAM|DataToSRAM~693_combout ;
wire \SRAM|DataToSRAM~696_combout ;
wire \SRAM|DataToSRAM~699_combout ;
wire \SRAM|DataToSRAM~710_combout ;
wire \SRAM|DataToSRAM~721_combout ;
wire \SRAM|DataToSRAM~764_combout ;
wire \SW[9]~input_o ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][9]~q ;
wire \SRAM|DataToSRAM~785_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][9]~q ;
wire \SRAM|DataToSRAM~786_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][9]~q ;
wire \SRAM|DataToSRAM~792_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][9]~q ;
wire \SRAM|DataToSRAM~793_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][9]~q ;
wire \SRAM|DataToSRAM~787_combout ;
wire \SRAM|DataToSRAM~788_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][9]~q ;
wire \SRAM|DataToSRAM~789_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][9]~q ;
wire \SRAM|DataToSRAM~790_combout ;
wire \SRAM|DataToSRAM~791_combout ;
wire \SRAM|DataToSRAM~794_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][9]~q ;
wire \SRAM|DataToSRAM~775_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][9]~q ;
wire \SRAM|DataToSRAM~776_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][9]~q ;
wire \SRAM|DataToSRAM~782_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][9]~q ;
wire \SRAM|DataToSRAM~783_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][9]~q ;
wire \SRAM|DataToSRAM~779_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][9]~q ;
wire \SRAM|DataToSRAM~780_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][9]~q ;
wire \SRAM|DataToSRAM~777_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][9]~q ;
wire \SRAM|DataToSRAM~778_combout ;
wire \SRAM|DataToSRAM~781_combout ;
wire \SRAM|DataToSRAM~784_combout ;
wire \SRAM|DataToSRAM~795_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][9]~q ;
wire \SRAM|DataToSRAM~769_combout ;
wire \SRAM|DataToSRAM~770_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][9]~q ;
wire \SRAM|DataToSRAM~767_combout ;
wire \SRAM|DataToSRAM~768_combout ;
wire \SRAM|DataToSRAM~771_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][9]~q ;
wire \SRAM|DataToSRAM~765_combout ;
wire \SRAM|DataToSRAM~766_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][9]~q ;
wire \SRAM|DataToSRAM~772_combout ;
wire \SRAM|DataToSRAM~773_combout ;
wire \SRAM|DataToSRAM~774_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][9]~q ;
wire \SRAM|DataToSRAM~803_combout ;
wire \SRAM|DataToSRAM~804_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][9]~q ;
wire \SRAM|DataToSRAM~796_combout ;
wire \SRAM|DataToSRAM~797_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][9]~q ;
wire \SRAM|DataToSRAM~800_combout ;
wire \SRAM|DataToSRAM~801_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][9]~q ;
wire \SRAM|DataToSRAM~798_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][9]~q ;
wire \SRAM|DataToSRAM~799_combout ;
wire \SRAM|DataToSRAM~802_combout ;
wire \SRAM|DataToSRAM~805_combout ;
wire \SRAM|DataToSRAM~806_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][9]~q ;
wire \SRAM|DataToSRAM~834_combout ;
wire \SRAM|DataToSRAM~835_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][9]~q ;
wire \SRAM|DataToSRAM~827_combout ;
wire \SRAM|DataToSRAM~828_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][9]~q ;
wire \SRAM|DataToSRAM~831_combout ;
wire \SRAM|DataToSRAM~832_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][9]~q ;
wire \SRAM|DataToSRAM~829_combout ;
wire \SRAM|DataToSRAM~830_combout ;
wire \SRAM|DataToSRAM~833_combout ;
wire \SRAM|DataToSRAM~836_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][9]~q ;
wire \SRAM|DataToSRAM~819_combout ;
wire \SRAM|DataToSRAM~820_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][9]~q ;
wire \SRAM|DataToSRAM~821_combout ;
wire \SRAM|DataToSRAM~822_combout ;
wire \SRAM|DataToSRAM~823_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][9]~q ;
wire \SRAM|DataToSRAM~824_combout ;
wire \SRAM|DataToSRAM~825_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][9]~q ;
wire \SRAM|DataToSRAM~817_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][9]~q ;
wire \SRAM|DataToSRAM~818_combout ;
wire \SRAM|DataToSRAM~826_combout ;
wire \SRAM|DataToSRAM~837_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][9]~q ;
wire \SRAM|DataToSRAM~838_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][9]~q ;
wire \SRAM|DataToSRAM~839_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][9]~q ;
wire \SRAM|DataToSRAM~842_combout ;
wire \SRAM|DataToSRAM~843_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][9]~q ;
wire \SRAM|DataToSRAM~840_combout ;
wire \SRAM|DataToSRAM~841_combout ;
wire \SRAM|DataToSRAM~844_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][9]~q ;
wire \SRAM|DataToSRAM~845_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][9]~q ;
wire \SRAM|DataToSRAM~846_combout ;
wire \SRAM|DataToSRAM~847_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][9]~q ;
wire \SRAM|DataToSRAM~807_combout ;
wire \SRAM|DataToSRAM~808_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][9]~q ;
wire \SRAM|DataToSRAM~809_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][9]~q ;
wire \SRAM|DataToSRAM~810_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][9]~q ;
wire \SRAM|DataToSRAM~811_combout ;
wire \SRAM|DataToSRAM~812_combout ;
wire \SRAM|DataToSRAM~813_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][9]~q ;
wire \SRAM|DataToSRAM~814_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][9]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][9]~q ;
wire \SRAM|DataToSRAM~815_combout ;
wire \SRAM|DataToSRAM~816_combout ;
wire \SRAM|DataToSRAM~848_combout ;
wire \SRAM|DataToSRAM~849_combout ;
wire \SW[10]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][10]~q ;
wire \SRAM|DataToSRAM~912_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][10]~q ;
wire \SRAM|DataToSRAM~913_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][10]~q ;
wire \SRAM|DataToSRAM~916_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][10]~q ;
wire \SRAM|DataToSRAM~917_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][10]~q ;
wire \SRAM|DataToSRAM~914_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][10]~q ;
wire \SRAM|DataToSRAM~915_combout ;
wire \SRAM|DataToSRAM~918_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][10]~q ;
wire \SRAM|DataToSRAM~919_combout ;
wire \SRAM|DataToSRAM~920_combout ;
wire \SRAM|DataToSRAM~921_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][10]~q ;
wire \SRAM|DataToSRAM~902_combout ;
wire \SRAM|DataToSRAM~903_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][10]~q ;
wire \SRAM|DataToSRAM~909_combout ;
wire \SRAM|DataToSRAM~910_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][10]~q ;
wire \SRAM|DataToSRAM~904_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][10]~q ;
wire \SRAM|DataToSRAM~905_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][10]~q ;
wire \SRAM|DataToSRAM~906_combout ;
wire \SRAM|DataToSRAM~907_combout ;
wire \SRAM|DataToSRAM~908_combout ;
wire \SRAM|DataToSRAM~911_combout ;
wire \SRAM|DataToSRAM~922_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][10]~q ;
wire \SRAM|DataToSRAM~930_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][10]~q ;
wire \SRAM|DataToSRAM~931_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][10]~q ;
wire \SRAM|DataToSRAM~923_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][10]~q ;
wire \SRAM|DataToSRAM~924_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][10]~q ;
wire \SRAM|DataToSRAM~925_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][10]~q ;
wire \SRAM|DataToSRAM~926_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][10]~q ;
wire \SRAM|DataToSRAM~927_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][10]~q ;
wire \SRAM|DataToSRAM~928_combout ;
wire \SRAM|DataToSRAM~929_combout ;
wire \SRAM|DataToSRAM~932_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][10]~q ;
wire \SRAM|DataToSRAM~894_combout ;
wire \SRAM|DataToSRAM~895_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][10]~q ;
wire \SRAM|DataToSRAM~896_combout ;
wire \SRAM|DataToSRAM~897_combout ;
wire \SRAM|DataToSRAM~898_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][10]~q ;
wire \SRAM|DataToSRAM~899_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][10]~q ;
wire \SRAM|DataToSRAM~900_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][10]~q ;
wire \SRAM|DataToSRAM~892_combout ;
wire \SRAM|DataToSRAM~893_combout ;
wire \SRAM|DataToSRAM~901_combout ;
wire \SRAM|DataToSRAM~933_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][10]~q ;
wire \SRAM|DataToSRAM~874_combout ;
wire \SRAM|DataToSRAM~875_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][10]~q ;
wire \SRAM|DataToSRAM~872_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][10]~q ;
wire \SRAM|DataToSRAM~873_combout ;
wire \SRAM|DataToSRAM~876_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][10]~q ;
wire \SRAM|DataToSRAM~870_combout ;
wire \SRAM|DataToSRAM~871_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][10]~q ;
wire \SRAM|DataToSRAM~877_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][10]~q ;
wire \SRAM|DataToSRAM~878_combout ;
wire \SRAM|DataToSRAM~879_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][10]~q ;
wire \SRAM|DataToSRAM~867_combout ;
wire \SRAM|DataToSRAM~868_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][10]~q ;
wire \SRAM|DataToSRAM~864_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][10]~q ;
wire \SRAM|DataToSRAM~865_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][10]~q ;
wire \SRAM|DataToSRAM~862_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][10]~q ;
wire \SRAM|DataToSRAM~863_combout ;
wire \SRAM|DataToSRAM~866_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][10]~q ;
wire \SRAM|DataToSRAM~860_combout ;
wire \SRAM|DataToSRAM~861_combout ;
wire \SRAM|DataToSRAM~869_combout ;
wire \SRAM|DataToSRAM~880_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][10]~q ;
wire \SRAM|DataToSRAM~888_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][10]~q ;
wire \SRAM|DataToSRAM~889_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][10]~q ;
wire \SRAM|DataToSRAM~881_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][10]~q ;
wire \SRAM|DataToSRAM~882_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][10]~q ;
wire \SRAM|DataToSRAM~883_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][10]~q ;
wire \SRAM|DataToSRAM~884_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][10]~q ;
wire \SRAM|DataToSRAM~885_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][10]~q ;
wire \SRAM|DataToSRAM~886_combout ;
wire \SRAM|DataToSRAM~887_combout ;
wire \SRAM|DataToSRAM~890_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][10]~q ;
wire \SRAM|DataToSRAM~852_combout ;
wire \SRAM|DataToSRAM~853_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][10]~q ;
wire \SRAM|DataToSRAM~854_combout ;
wire \SRAM|DataToSRAM~855_combout ;
wire \SRAM|DataToSRAM~856_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][10]~q ;
wire \SRAM|DataToSRAM~857_combout ;
wire \SRAM|DataToSRAM~858_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][10]~q ;
wire \SRAM|DataToSRAM~850_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][10]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][10]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][10]~q ;
wire \SRAM|DataToSRAM~851_combout ;
wire \SRAM|DataToSRAM~859_combout ;
wire \SRAM|DataToSRAM~891_combout ;
wire \SRAM|DataToSRAM~934_combout ;
wire \SW[11]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][11]~q ;
wire \SRAM|DataToSRAM~1015_combout ;
wire \SRAM|DataToSRAM~1016_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][11]~q ;
wire \SRAM|DataToSRAM~1012_combout ;
wire \SRAM|DataToSRAM~1013_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][11]~q ;
wire \SRAM|DataToSRAM~1010_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][11]~q ;
wire \SRAM|DataToSRAM~1011_combout ;
wire \SRAM|DataToSRAM~1014_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][11]~q ;
wire \SRAM|DataToSRAM~1008_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][11]~q ;
wire \SRAM|DataToSRAM~1009_combout ;
wire \SRAM|DataToSRAM~1017_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][11]~q ;
wire \SRAM|DataToSRAM~977_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][11]~q ;
wire \SRAM|DataToSRAM~978_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][11]~q ;
wire \SRAM|DataToSRAM~984_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][11]~q ;
wire \SRAM|DataToSRAM~985_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][11]~q ;
wire \SRAM|DataToSRAM~979_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][11]~q ;
wire \SRAM|DataToSRAM~980_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][11]~q ;
wire \SRAM|DataToSRAM~981_combout ;
wire \SRAM|DataToSRAM~982_combout ;
wire \SRAM|DataToSRAM~983_combout ;
wire \SRAM|DataToSRAM~986_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][11]~q ;
wire \SRAM|DataToSRAM~997_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][11]~q ;
wire \SRAM|DataToSRAM~998_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][11]~q ;
wire \SRAM|DataToSRAM~999_combout ;
wire \SRAM|DataToSRAM~1000_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][11]~q ;
wire \SRAM|DataToSRAM~1001_combout ;
wire \SRAM|DataToSRAM~1002_combout ;
wire \SRAM|DataToSRAM~1003_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][11]~q ;
wire \SRAM|DataToSRAM~1004_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][11]~q ;
wire \SRAM|DataToSRAM~1005_combout ;
wire \SRAM|DataToSRAM~1006_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][11]~q ;
wire \SRAM|DataToSRAM~994_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][11]~q ;
wire \SRAM|DataToSRAM~995_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][11]~q ;
wire \SRAM|DataToSRAM~987_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][11]~q ;
wire \SRAM|DataToSRAM~988_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][11]~q ;
wire \SRAM|DataToSRAM~991_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][11]~q ;
wire \SRAM|DataToSRAM~992_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][11]~q ;
wire \SRAM|DataToSRAM~989_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][11]~q ;
wire \SRAM|DataToSRAM~990_combout ;
wire \SRAM|DataToSRAM~993_combout ;
wire \SRAM|DataToSRAM~996_combout ;
wire \SRAM|DataToSRAM~1007_combout ;
wire \SRAM|DataToSRAM~1018_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][11]~q ;
wire \SRAM|DataToSRAM~937_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][11]~q ;
wire \SRAM|DataToSRAM~938_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][11]~q ;
wire \SRAM|DataToSRAM~939_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][11]~q ;
wire \SRAM|DataToSRAM~940_combout ;
wire \SRAM|DataToSRAM~941_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][11]~q ;
wire \SRAM|DataToSRAM~942_combout ;
wire \SRAM|DataToSRAM~943_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][11]~q ;
wire \SRAM|DataToSRAM~935_combout ;
wire \SRAM|DataToSRAM~936_combout ;
wire \SRAM|DataToSRAM~944_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][11]~q ;
wire \SRAM|DataToSRAM~966_combout ;
wire \SRAM|DataToSRAM~967_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][11]~q ;
wire \SRAM|DataToSRAM~973_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][11]~q ;
wire \SRAM|DataToSRAM~974_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][11]~q ;
wire \SRAM|DataToSRAM~968_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][11]~q ;
wire \SRAM|DataToSRAM~969_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][11]~q ;
wire \SRAM|DataToSRAM~970_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][11]~q ;
wire \SRAM|DataToSRAM~971_combout ;
wire \SRAM|DataToSRAM~972_combout ;
wire \SRAM|DataToSRAM~975_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][11]~q ;
wire \SRAM|DataToSRAM~945_combout ;
wire \SRAM|DataToSRAM~946_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][11]~q ;
wire \SRAM|DataToSRAM~947_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][11]~q ;
wire \SRAM|DataToSRAM~948_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][11]~q ;
wire \SRAM|DataToSRAM~949_combout ;
wire \SRAM|DataToSRAM~950_combout ;
wire \SRAM|DataToSRAM~951_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][11]~q ;
wire \SRAM|DataToSRAM~952_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][11]~q ;
wire \SRAM|DataToSRAM~953_combout ;
wire \SRAM|DataToSRAM~954_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][11]~q ;
wire \SRAM|DataToSRAM~955_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][11]~q ;
wire \SRAM|DataToSRAM~956_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][11]~q ;
wire \SRAM|DataToSRAM~957_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][11]~q ;
wire \SRAM|DataToSRAM~958_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][11]~q ;
wire \SRAM|DataToSRAM~959_combout ;
wire \SRAM|DataToSRAM~960_combout ;
wire \SRAM|DataToSRAM~961_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][11]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][11]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][11]~q ;
wire \SRAM|DataToSRAM~962_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][11]~q ;
wire \SRAM|DataToSRAM~963_combout ;
wire \SRAM|DataToSRAM~964_combout ;
wire \SRAM|DataToSRAM~965_combout ;
wire \SRAM|DataToSRAM~976_combout ;
wire \SRAM|DataToSRAM~1019_combout ;
wire \SW[12]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][12]~q ;
wire \SRAM|DataToSRAM~1066_combout ;
wire \SRAM|DataToSRAM~1067_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][12]~q ;
wire \SRAM|DataToSRAM~1064_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][12]~q ;
wire \SRAM|DataToSRAM~1065_combout ;
wire \SRAM|DataToSRAM~1068_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][12]~q ;
wire \SRAM|DataToSRAM~1062_combout ;
wire \SRAM|DataToSRAM~1063_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][12]~q ;
wire \SRAM|DataToSRAM~1069_combout ;
wire \SRAM|DataToSRAM~1070_combout ;
wire \SRAM|DataToSRAM~1071_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][12]~q ;
wire \SRAM|DataToSRAM~1100_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][12]~q ;
wire \SRAM|DataToSRAM~1101_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][12]~q ;
wire \SRAM|DataToSRAM~1093_combout ;
wire \SRAM|DataToSRAM~1094_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][12]~q ;
wire \SRAM|DataToSRAM~1097_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][12]~q ;
wire \SRAM|DataToSRAM~1098_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][12]~q ;
wire \SRAM|DataToSRAM~1095_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][12]~q ;
wire \SRAM|DataToSRAM~1096_combout ;
wire \SRAM|DataToSRAM~1099_combout ;
wire \SRAM|DataToSRAM~1102_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][12]~q ;
wire \SRAM|DataToSRAM~1086_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][12]~q ;
wire \SRAM|DataToSRAM~1087_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][12]~q ;
wire \SRAM|DataToSRAM~1084_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][12]~q ;
wire \SRAM|DataToSRAM~1085_combout ;
wire \SRAM|DataToSRAM~1088_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][12]~q ;
wire \SRAM|DataToSRAM~1089_combout ;
wire \SRAM|DataToSRAM~1090_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][12]~q ;
wire \SRAM|DataToSRAM~1082_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][12]~q ;
wire \SRAM|DataToSRAM~1083_combout ;
wire \SRAM|DataToSRAM~1091_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][12]~q ;
wire \SRAM|DataToSRAM~1074_combout ;
wire \SRAM|DataToSRAM~1075_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][12]~q ;
wire \SRAM|DataToSRAM~1076_combout ;
wire \SRAM|DataToSRAM~1077_combout ;
wire \SRAM|DataToSRAM~1078_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][12]~q ;
wire \SRAM|DataToSRAM~1072_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][12]~q ;
wire \SRAM|DataToSRAM~1073_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][12]~q ;
wire \SRAM|DataToSRAM~1079_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][12]~q ;
wire \SRAM|DataToSRAM~1080_combout ;
wire \SRAM|DataToSRAM~1081_combout ;
wire \SRAM|DataToSRAM~1092_combout ;
wire \SRAM|DataToSRAM~1103_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][12]~q ;
wire \SRAM|DataToSRAM~1051_combout ;
wire \SRAM|DataToSRAM~1052_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][12]~q ;
wire \SRAM|DataToSRAM~1058_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][12]~q ;
wire \SRAM|DataToSRAM~1059_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][12]~q ;
wire \SRAM|DataToSRAM~1053_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][12]~q ;
wire \SRAM|DataToSRAM~1054_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][12]~q ;
wire \SRAM|DataToSRAM~1055_combout ;
wire \SRAM|DataToSRAM~1056_combout ;
wire \SRAM|DataToSRAM~1057_combout ;
wire \SRAM|DataToSRAM~1060_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][12]~q ;
wire \SRAM|DataToSRAM~1030_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][12]~q ;
wire \SRAM|DataToSRAM~1031_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][12]~q ;
wire \SRAM|DataToSRAM~1037_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][12]~q ;
wire \SRAM|DataToSRAM~1038_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][12]~q ;
wire \SRAM|DataToSRAM~1034_combout ;
wire \SRAM|DataToSRAM~1035_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][12]~q ;
wire \SRAM|DataToSRAM~1032_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][12]~q ;
wire \SRAM|DataToSRAM~1033_combout ;
wire \SRAM|DataToSRAM~1036_combout ;
wire \SRAM|DataToSRAM~1039_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][12]~q ;
wire \SRAM|DataToSRAM~1047_combout ;
wire \SRAM|DataToSRAM~1048_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][12]~q ;
wire \SRAM|DataToSRAM~1040_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][12]~q ;
wire \SRAM|DataToSRAM~1041_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][12]~q ;
wire \SRAM|DataToSRAM~1042_combout ;
wire \SRAM|DataToSRAM~1043_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][12]~q ;
wire \SRAM|DataToSRAM~1044_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][12]~q ;
wire \SRAM|DataToSRAM~1045_combout ;
wire \SRAM|DataToSRAM~1046_combout ;
wire \SRAM|DataToSRAM~1049_combout ;
wire \SRAM|DataToSRAM~1050_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][12]~q ;
wire \SRAM|DataToSRAM~1024_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][12]~q ;
wire \SRAM|DataToSRAM~1025_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][12]~q ;
wire \SRAM|DataToSRAM~1022_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][12]~q ;
wire \SRAM|DataToSRAM~1023_combout ;
wire \SRAM|DataToSRAM~1026_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][12]~q ;
wire \SRAM|DataToSRAM~1020_combout ;
wire \SRAM|DataToSRAM~1021_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][12]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][12]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][12]~q ;
wire \SRAM|DataToSRAM~1027_combout ;
wire \SRAM|DataToSRAM~1028_combout ;
wire \SRAM|DataToSRAM~1029_combout ;
wire \SRAM|DataToSRAM~1061_combout ;
wire \SRAM|DataToSRAM~1104_combout ;
wire \SW[13]~input_o ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][13]~q ;
wire \SRAM|DataToSRAM~1105_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][13]~q ;
wire \SRAM|DataToSRAM~1106_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][13]~q ;
wire \SRAM|DataToSRAM~1112_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][13]~q ;
wire \SRAM|DataToSRAM~1113_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][13]~q ;
wire \SRAM|DataToSRAM~1109_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][13]~q ;
wire \SRAM|DataToSRAM~1110_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][13]~q ;
wire \SRAM|DataToSRAM~1107_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][13]~q ;
wire \SRAM|DataToSRAM~1108_combout ;
wire \SRAM|DataToSRAM~1111_combout ;
wire \SRAM|DataToSRAM~1114_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][13]~q ;
wire \SRAM|DataToSRAM~1136_combout ;
wire \SRAM|DataToSRAM~1137_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][13]~q ;
wire \SRAM|DataToSRAM~1140_combout ;
wire \SRAM|DataToSRAM~1141_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][13]~q ;
wire \SRAM|DataToSRAM~1138_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][13]~q ;
wire \SRAM|DataToSRAM~1139_combout ;
wire \SRAM|DataToSRAM~1142_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][13]~q ;
wire \SRAM|DataToSRAM~1143_combout ;
wire \SRAM|DataToSRAM~1144_combout ;
wire \SRAM|DataToSRAM~1145_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][13]~q ;
wire \SRAM|DataToSRAM~1122_combout ;
wire \SRAM|DataToSRAM~1123_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][13]~q ;
wire \SRAM|DataToSRAM~1119_combout ;
wire \SRAM|DataToSRAM~1120_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][13]~q ;
wire \SRAM|DataToSRAM~1117_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][13]~q ;
wire \SRAM|DataToSRAM~1118_combout ;
wire \SRAM|DataToSRAM~1121_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][13]~q ;
wire \SRAM|DataToSRAM~1115_combout ;
wire \SRAM|DataToSRAM~1116_combout ;
wire \SRAM|DataToSRAM~1124_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][13]~q ;
wire \SRAM|DataToSRAM~1125_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][13]~q ;
wire \SRAM|DataToSRAM~1126_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][13]~q ;
wire \SRAM|DataToSRAM~1132_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][13]~q ;
wire \SRAM|DataToSRAM~1133_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][13]~q ;
wire \SRAM|DataToSRAM~1127_combout ;
wire \SRAM|DataToSRAM~1128_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][13]~q ;
wire \SRAM|DataToSRAM~1129_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][13]~q ;
wire \SRAM|DataToSRAM~1130_combout ;
wire \SRAM|DataToSRAM~1131_combout ;
wire \SRAM|DataToSRAM~1134_combout ;
wire \SRAM|DataToSRAM~1135_combout ;
wire \SRAM|DataToSRAM~1146_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][13]~q ;
wire \SRAM|DataToSRAM~1149_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][13]~q ;
wire \SRAM|DataToSRAM~1150_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][13]~q ;
wire \SRAM|DataToSRAM~1151_combout ;
wire \SRAM|DataToSRAM~1152_combout ;
wire \SRAM|DataToSRAM~1153_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][13]~q ;
wire \SRAM|DataToSRAM~1147_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][13]~q ;
wire \SRAM|DataToSRAM~1148_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][13]~q ;
wire \SRAM|DataToSRAM~1154_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][13]~q ;
wire \SRAM|DataToSRAM~1155_combout ;
wire \SRAM|DataToSRAM~1156_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][13]~q ;
wire \SRAM|DataToSRAM~1185_combout ;
wire \SRAM|DataToSRAM~1186_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][13]~q ;
wire \SRAM|DataToSRAM~1180_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][13]~q ;
wire \SRAM|DataToSRAM~1181_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][13]~q ;
wire \SRAM|DataToSRAM~1182_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][13]~q ;
wire \SRAM|DataToSRAM~1183_combout ;
wire \SRAM|DataToSRAM~1184_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][13]~q ;
wire \SRAM|DataToSRAM~1178_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][13]~q ;
wire \SRAM|DataToSRAM~1179_combout ;
wire \SRAM|DataToSRAM~1187_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][13]~q ;
wire \SRAM|DataToSRAM~1164_combout ;
wire \SRAM|DataToSRAM~1165_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][13]~q ;
wire \SRAM|DataToSRAM~1159_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][13]~q ;
wire \SRAM|DataToSRAM~1160_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][13]~q ;
wire \SRAM|DataToSRAM~1161_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][13]~q ;
wire \SRAM|DataToSRAM~1162_combout ;
wire \SRAM|DataToSRAM~1163_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][13]~q ;
wire \SRAM|DataToSRAM~1157_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][13]~q ;
wire \SRAM|DataToSRAM~1158_combout ;
wire \SRAM|DataToSRAM~1166_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][13]~q ;
wire \SRAM|DataToSRAM~1174_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][13]~q ;
wire \SRAM|DataToSRAM~1175_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][13]~q ;
wire \SRAM|DataToSRAM~1167_combout ;
wire \SRAM|DataToSRAM~1168_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][13]~q ;
wire \SRAM|DataToSRAM~1171_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][13]~q ;
wire \SRAM|DataToSRAM~1172_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][13]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][13]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][13]~q ;
wire \SRAM|DataToSRAM~1169_combout ;
wire \SRAM|DataToSRAM~1170_combout ;
wire \SRAM|DataToSRAM~1173_combout ;
wire \SRAM|DataToSRAM~1176_combout ;
wire \SRAM|DataToSRAM~1177_combout ;
wire \SRAM|DataToSRAM~1188_combout ;
wire \SRAM|DataToSRAM~1189_combout ;
wire \SW[14]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][14]~q ;
wire \SRAM|DataToSRAM~1232_combout ;
wire \SRAM|DataToSRAM~1233_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][14]~q ;
wire \SRAM|DataToSRAM~1239_combout ;
wire \SRAM|DataToSRAM~1240_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][14]~q ;
wire \SRAM|DataToSRAM~1234_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][14]~q ;
wire \SRAM|DataToSRAM~1235_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][14]~q ;
wire \SRAM|DataToSRAM~1236_combout ;
wire \SRAM|DataToSRAM~1237_combout ;
wire \SRAM|DataToSRAM~1238_combout ;
wire \SRAM|DataToSRAM~1241_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][14]~q ;
wire \SRAM|DataToSRAM~1265_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][14]~q ;
wire \SRAM|DataToSRAM~1266_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][14]~q ;
wire \SRAM|DataToSRAM~1267_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][14]~q ;
wire \SRAM|DataToSRAM~1268_combout ;
wire \SRAM|DataToSRAM~1269_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][14]~q ;
wire \SRAM|DataToSRAM~1263_combout ;
wire \SRAM|DataToSRAM~1264_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][14]~q ;
wire \SRAM|DataToSRAM~1270_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][14]~q ;
wire \SRAM|DataToSRAM~1271_combout ;
wire \SRAM|DataToSRAM~1272_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][14]~q ;
wire \SRAM|DataToSRAM~1256_combout ;
wire \SRAM|DataToSRAM~1257_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][14]~q ;
wire \SRAM|DataToSRAM~1254_combout ;
wire \SRAM|DataToSRAM~1255_combout ;
wire \SRAM|DataToSRAM~1258_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][14]~q ;
wire \SRAM|DataToSRAM~1259_combout ;
wire \SRAM|DataToSRAM~1260_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][14]~q ;
wire \SRAM|DataToSRAM~1252_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][14]~q ;
wire \SRAM|DataToSRAM~1253_combout ;
wire \SRAM|DataToSRAM~1261_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][14]~q ;
wire \SRAM|DataToSRAM~1249_combout ;
wire \SRAM|DataToSRAM~1250_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][14]~q ;
wire \SRAM|DataToSRAM~1242_combout ;
wire \SRAM|DataToSRAM~1243_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][14]~q ;
wire \SRAM|DataToSRAM~1244_combout ;
wire \SRAM|DataToSRAM~1245_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][14]~q ;
wire \SRAM|DataToSRAM~1246_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][14]~q ;
wire \SRAM|DataToSRAM~1247_combout ;
wire \SRAM|DataToSRAM~1248_combout ;
wire \SRAM|DataToSRAM~1251_combout ;
wire \SRAM|DataToSRAM~1262_combout ;
wire \SRAM|DataToSRAM~1273_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][14]~q ;
wire \SRAM|DataToSRAM~1190_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][14]~q ;
wire \SRAM|DataToSRAM~1191_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][14]~q ;
wire \SRAM|DataToSRAM~1197_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][14]~q ;
wire \SRAM|DataToSRAM~1198_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][14]~q ;
wire \SRAM|DataToSRAM~1194_combout ;
wire \SRAM|DataToSRAM~1195_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][14]~q ;
wire \SRAM|DataToSRAM~1192_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][14]~q ;
wire \SRAM|DataToSRAM~1193_combout ;
wire \SRAM|DataToSRAM~1196_combout ;
wire \SRAM|DataToSRAM~1199_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][14]~q ;
wire \SRAM|DataToSRAM~1221_combout ;
wire \SRAM|DataToSRAM~1222_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][14]~q ;
wire \SRAM|DataToSRAM~1228_combout ;
wire \SRAM|DataToSRAM~1229_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][14]~q ;
wire \SRAM|DataToSRAM~1225_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][14]~q ;
wire \SRAM|DataToSRAM~1226_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][14]~q ;
wire \SRAM|DataToSRAM~1223_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][14]~q ;
wire \SRAM|DataToSRAM~1224_combout ;
wire \SRAM|DataToSRAM~1227_combout ;
wire \SRAM|DataToSRAM~1230_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][14]~q ;
wire \SRAM|DataToSRAM~1217_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][14]~q ;
wire \SRAM|DataToSRAM~1218_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][14]~q ;
wire \SRAM|DataToSRAM~1210_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][14]~q ;
wire \SRAM|DataToSRAM~1211_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][14]~q ;
wire \SRAM|DataToSRAM~1212_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][14]~q ;
wire \SRAM|DataToSRAM~1213_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][14]~q ;
wire \SRAM|DataToSRAM~1214_combout ;
wire \SRAM|DataToSRAM~1215_combout ;
wire \SRAM|DataToSRAM~1216_combout ;
wire \SRAM|DataToSRAM~1219_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][14]~q ;
wire \SRAM|DataToSRAM~1200_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][14]~q ;
wire \SRAM|DataToSRAM~1201_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][14]~q ;
wire \SRAM|DataToSRAM~1202_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][14]~q ;
wire \SRAM|DataToSRAM~1203_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][14]~q ;
wire \SRAM|DataToSRAM~1204_combout ;
wire \SRAM|DataToSRAM~1205_combout ;
wire \SRAM|DataToSRAM~1206_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][14]~q ;
wire \SRAM|DataToSRAM~1207_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][14]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][14]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][14]~q ;
wire \SRAM|DataToSRAM~1208_combout ;
wire \SRAM|DataToSRAM~1209_combout ;
wire \SRAM|DataToSRAM~1220_combout ;
wire \SRAM|DataToSRAM~1231_combout ;
wire \SRAM|DataToSRAM~1274_combout ;
wire \SW[15]~input_o ;
wire \tiledRasterizer|shader|cBufferTile0[4][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][5][15]~q ;
wire \SRAM|DataToSRAM~1324_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][5][15]~q ;
wire \SRAM|DataToSRAM~1325_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][4][15]~q ;
wire \SRAM|DataToSRAM~1321_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][4][15]~q ;
wire \SRAM|DataToSRAM~1322_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][5][15]~q ;
wire \SRAM|DataToSRAM~1319_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][5][15]~q ;
wire \SRAM|DataToSRAM~1320_combout ;
wire \SRAM|DataToSRAM~1323_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[6][4][15]~q ;
wire \SRAM|DataToSRAM~1317_combout ;
wire \SRAM|DataToSRAM~1318_combout ;
wire \SRAM|DataToSRAM~1326_combout ;
wire \tiledRasterizer|shader|cBufferTile0[7][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][6][15]~q ;
wire \SRAM|DataToSRAM~1355_combout ;
wire \SRAM|DataToSRAM~1356_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][6][15]~q ;
wire \SRAM|DataToSRAM~1348_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][7][15]~q ;
wire \SRAM|DataToSRAM~1349_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[5][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][6][15]~q ;
wire \SRAM|DataToSRAM~1350_combout ;
wire \SRAM|DataToSRAM~1351_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[4][6][15]~q ;
wire \SRAM|DataToSRAM~1352_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][7][15]~q ;
wire \SRAM|DataToSRAM~1353_combout ;
wire \SRAM|DataToSRAM~1354_combout ;
wire \SRAM|DataToSRAM~1357_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][1][15]~q ;
wire \SRAM|DataToSRAM~1344_combout ;
wire \SRAM|DataToSRAM~1345_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][0][15]~q ;
wire \SRAM|DataToSRAM~1341_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][0][15]~q ;
wire \SRAM|DataToSRAM~1342_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][0][15]~q ;
wire \SRAM|DataToSRAM~1339_combout ;
wire \SRAM|DataToSRAM~1340_combout ;
wire \SRAM|DataToSRAM~1343_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[3][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][1][15]~q ;
wire \SRAM|DataToSRAM~1337_combout ;
wire \SRAM|DataToSRAM~1338_combout ;
wire \SRAM|DataToSRAM~1346_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][3][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][3][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][3][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][3][15]~q ;
wire \SRAM|DataToSRAM~1334_combout ;
wire \SRAM|DataToSRAM~1335_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][3][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[0][3][15]~q ;
wire \SRAM|DataToSRAM~1327_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][3][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][3][15]~q ;
wire \SRAM|DataToSRAM~1328_combout ;
wire \tiledRasterizer|shader|cBufferTile0[5][2][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[7][2][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[6][2][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[4][2][15]~q ;
wire \SRAM|DataToSRAM~1329_combout ;
wire \SRAM|DataToSRAM~1330_combout ;
wire \tiledRasterizer|shader|cBufferTile0[0][2][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[1][2][15]~q ;
wire \SRAM|DataToSRAM~1331_combout ;
wire \tiledRasterizer|shader|cBufferTile0[3][2][15]~q ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile0[2][2][15]~q ;
wire \SRAM|DataToSRAM~1332_combout ;
wire \SRAM|DataToSRAM~1333_combout ;
wire \SRAM|DataToSRAM~1336_combout ;
wire \SRAM|DataToSRAM~1347_combout ;
wire \SRAM|DataToSRAM~1358_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][1][15]~q ;
wire \SRAM|DataToSRAM~1310_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][1][15]~q ;
wire \SRAM|DataToSRAM~1311_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][3][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][3][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][3][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][3][15]~q ;
wire \SRAM|DataToSRAM~1308_combout ;
wire \SRAM|DataToSRAM~1309_combout ;
wire \SRAM|DataToSRAM~1312_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][5][15]~q ;
wire \SRAM|DataToSRAM~1306_combout ;
wire \SRAM|DataToSRAM~1307_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][7][15]~q ;
wire \SRAM|DataToSRAM~1313_combout ;
wire \SRAM|DataToSRAM~1314_combout ;
wire \SRAM|DataToSRAM~1315_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][5][15]~q ;
wire \SRAM|DataToSRAM~1285_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][3][15]~q ;
wire \SRAM|DataToSRAM~1286_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][3][15]~q ;
wire \SRAM|DataToSRAM~1287_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][5][15]~q ;
wire \SRAM|DataToSRAM~1288_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][1][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][3][15]~q ;
wire \SRAM|DataToSRAM~1289_combout ;
wire \SRAM|DataToSRAM~1290_combout ;
wire \SRAM|DataToSRAM~1291_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][5][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][1][15]~q ;
wire \SRAM|DataToSRAM~1292_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][7][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][3][15]~q ;
wire \SRAM|DataToSRAM~1293_combout ;
wire \SRAM|DataToSRAM~1294_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][2][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[3][4][15]~q ;
wire \SRAM|DataToSRAM~1302_combout ;
wire \SRAM|DataToSRAM~1303_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][4][15]~q ;
wire \SRAM|DataToSRAM~1295_combout ;
wire \tiledRasterizer|shader|cBufferTile1[1][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[1][2][15]~q ;
wire \SRAM|DataToSRAM~1296_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[0][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[0][2][15]~q ;
wire \SRAM|DataToSRAM~1299_combout ;
wire \SRAM|DataToSRAM~1300_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][2][15]~q ;
wire \SRAM|DataToSRAM~1297_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[2][4][15]~q ;
wire \SRAM|DataToSRAM~1298_combout ;
wire \SRAM|DataToSRAM~1301_combout ;
wire \SRAM|DataToSRAM~1304_combout ;
wire \SRAM|DataToSRAM~1305_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][2][15]~q ;
wire \SRAM|DataToSRAM~1275_combout ;
wire \tiledRasterizer|shader|cBufferTile1[6][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[6][6][15]~q ;
wire \SRAM|DataToSRAM~1276_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][4][15]~q ;
wire \SRAM|DataToSRAM~1282_combout ;
wire \tiledRasterizer|shader|cBufferTile1[7][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[7][2][15]~q ;
wire \SRAM|DataToSRAM~1283_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][2][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][15]~feeder_combout ;
wire \tiledRasterizer|shader|cBufferTile1[5][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[5][0][15]~q ;
wire \SRAM|DataToSRAM~1277_combout ;
wire \SRAM|DataToSRAM~1278_combout ;
wire \tiledRasterizer|shader|cBufferTile1[4][4][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][6][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][0][15]~q ;
wire \tiledRasterizer|shader|cBufferTile1[4][2][15]~q ;
wire \SRAM|DataToSRAM~1279_combout ;
wire \SRAM|DataToSRAM~1280_combout ;
wire \SRAM|DataToSRAM~1281_combout ;
wire \SRAM|DataToSRAM~1284_combout ;
wire \SRAM|DataToSRAM~1316_combout ;
wire \SRAM|DataToSRAM~1359_combout ;
wire \SRAM|SRAM_ADDR~15_combout ;
wire \SRAM|SRAM_ADDR[0]~feeder_combout ;
wire \SRAM|SRAM_ADDR[8]~16_combout ;
wire \SRAM|SRAM_ADDR~17_combout ;
wire \SRAM|SRAM_ADDR[1]~feeder_combout ;
wire \SRAM|SRAM_ADDR~18_combout ;
wire \SRAM|SRAM_ADDR[2]~feeder_combout ;
wire \streamTileTrigger~feeder_combout ;
wire \streamTileTrigger~q ;
wire \SRAM|lastTrigger~q ;
wire \SRAM|tileOffsetX[3]~0_combout ;
wire \SRAM|Add0~0_combout ;
wire \SRAM|SRAM_ADDR~19_combout ;
wire \SRAM|SRAM_ADDR[3]~feeder_combout ;
wire \SRAM|Add0~1 ;
wire \SRAM|Add0~2_combout ;
wire \SRAM|SRAM_ADDR~20_combout ;
wire \SRAM|SRAM_ADDR[4]~feeder_combout ;
wire \SRAM|Add0~3 ;
wire \SRAM|Add0~4_combout ;
wire \SRAM|SRAM_ADDR[5]~21_combout ;
wire \SRAM|SRAM_ADDR[5]~feeder_combout ;
wire \SRAM|Add3~0_combout ;
wire \SRAM|Add0~5 ;
wire \SRAM|Add0~6_combout ;
wire \SRAM|SRAM_ADDR[5]~22 ;
wire \SRAM|SRAM_ADDR[6]~23_combout ;
wire \SRAM|SRAM_ADDR[6]~feeder_combout ;
wire \SRAM|Add3~1 ;
wire \SRAM|Add3~2_combout ;
wire \streamingxOffset[7]~feeder_combout ;
wire \SRAM|Add0~7 ;
wire \SRAM|Add0~8_combout ;
wire \SRAM|SRAM_ADDR[6]~24 ;
wire \SRAM|SRAM_ADDR[7]~25_combout ;
wire \SRAM|SRAM_ADDR[7]~feeder_combout ;
wire \SRAM|Add3~3 ;
wire \SRAM|Add3~4_combout ;
wire \streamingyOffset[3]~feeder_combout ;
wire \SRAM|Add1~0_combout ;
wire \SRAM|Mult0|mult_core|romout[0][8]~0_combout ;
wire \streamingxOffset[8]~feeder_combout ;
wire \SRAM|Add0~9 ;
wire \SRAM|Add0~10_combout ;
wire \SRAM|SRAM_ADDR[7]~26 ;
wire \SRAM|SRAM_ADDR[8]~27_combout ;
wire \SRAM|SRAM_ADDR[8]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][8]~0_combout ;
wire \SRAM|Add3~5 ;
wire \SRAM|Add3~6_combout ;
wire \SRAM|Mult0|mult_core|romout[0][9]~1_combout ;
wire \streamingyOffset[4]~feeder_combout ;
wire \SRAM|Add1~1 ;
wire \SRAM|Add1~2_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \streamingxOffset[9]~feeder_combout ;
wire \SRAM|Add0~11 ;
wire \SRAM|Add0~12_combout ;
wire \SRAM|SRAM_ADDR[8]~28 ;
wire \SRAM|SRAM_ADDR[9]~29_combout ;
wire \SRAM|SRAM_ADDR[9]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][9]~1_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|Add3~7 ;
wire \SRAM|Add3~8_combout ;
wire \SRAM|Mult0|mult_core|romout[0][10]~2_combout ;
wire \streamingyOffset[5]~feeder_combout ;
wire \SRAM|Add1~3 ;
wire \SRAM|Add1~4_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add0~13 ;
wire \SRAM|Add0~14_combout ;
wire \SRAM|SRAM_ADDR[9]~30 ;
wire \SRAM|SRAM_ADDR[10]~31_combout ;
wire \SRAM|SRAM_ADDR[10]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][10]~2_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add3~9 ;
wire \SRAM|Add3~10_combout ;
wire \SRAM|Mult0|mult_core|romout[0][11]~3_combout ;
wire \streamingyOffset[6]~feeder_combout ;
wire \SRAM|Add1~5 ;
wire \SRAM|Add1~6_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|SRAM_ADDR[10]~32 ;
wire \SRAM|SRAM_ADDR[11]~33_combout ;
wire \SRAM|SRAM_ADDR[11]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][11]~3_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|Add3~11 ;
wire \SRAM|Add3~12_combout ;
wire \SRAM|Add1~7 ;
wire \SRAM|Add1~8_combout ;
wire \SRAM|Mult0|mult_core|romout[1][8]~4_combout ;
wire \SRAM|Mult0|mult_core|romout[0][12]~5_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|SRAM_ADDR[11]~34 ;
wire \SRAM|SRAM_ADDR[12]~35_combout ;
wire \SRAM|SRAM_ADDR[12]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][12]~5_combout ;
wire \SRAM|Mult1|mult_core|romout[1][8]~4_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|Add3~13 ;
wire \SRAM|Add3~14_combout ;
wire \SRAM|Add1~9 ;
wire \SRAM|Add1~10_combout ;
wire \SRAM|Mult0|mult_core|romout[0][13]~7_combout ;
wire \SRAM|Mult0|mult_core|romout[1][9]~6_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|SRAM_ADDR[12]~36 ;
wire \SRAM|SRAM_ADDR[13]~37_combout ;
wire \SRAM|SRAM_ADDR[13]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[0][13]~7_combout ;
wire \SRAM|Mult1|mult_core|romout[1][9]~6_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \SRAM|Add3~15 ;
wire \SRAM|Add3~16_combout ;
wire \SRAM|Mult0|mult_core|romout[1][10]~8_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|Add1~11 ;
wire \SRAM|Add1~12_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|SRAM_ADDR[13]~38 ;
wire \SRAM|SRAM_ADDR[14]~39_combout ;
wire \SRAM|SRAM_ADDR[14]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][10]~8_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \SRAM|Add3~17 ;
wire \SRAM|Add3~18_combout ;
wire \SRAM|Mult0|mult_core|romout[1][11]~9_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Add1~13 ;
wire \SRAM|Add1~14_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|SRAM_ADDR[14]~40 ;
wire \SRAM|SRAM_ADDR[15]~41_combout ;
wire \SRAM|SRAM_ADDR[15]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][11]~9_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \SRAM|Add3~19 ;
wire \SRAM|Add3~20_combout ;
wire \SRAM|Mult0|mult_core|romout[1][12]~10_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|SRAM_ADDR[15]~42 ;
wire \SRAM|SRAM_ADDR[16]~43_combout ;
wire \SRAM|SRAM_ADDR[16]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[1][12]~10_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \SRAM|Add3~21 ;
wire \SRAM|Add3~22_combout ;
wire \SRAM|Mult0|mult_core|romout[1][13]~11_combout ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \SRAM|Mult0|mult_core|romout[2][9]~12_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|SRAM_ADDR[16]~44 ;
wire \SRAM|SRAM_ADDR[17]~45_combout ;
wire \SRAM|SRAM_ADDR[17]~feeder_combout ;
wire \SRAM|Mult1|mult_core|romout[2][9]~12_combout ;
wire \SRAM|Mult1|mult_core|romout[1][13]~11_combout ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \SRAM|Add3~23 ;
wire \SRAM|Add3~24_combout ;
wire \SRAM|Mult0|mult_core|romout[2][10]~13_combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|SRAM_ADDR[17]~46 ;
wire \SRAM|SRAM_ADDR[18]~47_combout ;
wire \SRAM|SRAM_ADDR[18]~feeder_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \SRAM|Add3~25 ;
wire \SRAM|Add3~26_combout ;
wire \SRAM|Mult0|mult_core|romout[2][11]~combout ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|SRAM_ADDR[18]~48 ;
wire \SRAM|SRAM_ADDR[19]~49_combout ;
wire \SRAM|SRAM_ADDR[19]~feeder_combout ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ;
wire \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ;
wire \SRAM|Add3~27 ;
wire \SRAM|Add3~28_combout ;
wire \LEDR~3_combout ;
wire \LEDR~4_combout ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM|VGA_R[3]~feeder_combout ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM|VGA_R[4]~feeder_combout ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM|VGA_R[5]~feeder_combout ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM|VGA_R[6]~feeder_combout ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM|VGA_R[7]~feeder_combout ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM|VGA_G[3]~feeder_combout ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM|VGA_G[4]~feeder_combout ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM|VGA_G[7]~feeder_combout ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM|VGA_B[4]~feeder_combout ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM|VGA_B[5]~feeder_combout ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \SRAM|VGA_B[7]~feeder_combout ;
wire \VGAtiming|always1~2_combout ;
wire \VGAtiming|always1~3_combout ;
wire \VGAtiming|VGA_HS~q ;
wire \VGAtiming|always1~5_combout ;
wire \VGAtiming|always1~4_combout ;
wire \VGAtiming|always1~6_combout ;
wire \VGAtiming|VGA_VS~q ;
wire [19:0] \SRAM|SRAM_ADDR ;
wire [9:0] rasterxOffset;
wire [7:0] \SRAM|tilePointerY ;
wire [4:0] \myTest|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] rasteryOffset;
wire [7:0] \SRAM|VGA_B ;
wire [9:0] streamingyOffset;
wire [7:0] \SRAM|VGA_R ;
wire [9:0] \VGAtiming|h_counter ;
wire [9:0] streamingxOffset;
wire [7:0] \SRAM|VGA_G ;
wire [7:0] \SRAM|tilePointerX ;
wire [19:0] \SRAM|tileOffsetX ;
wire [9:0] \VGAtiming|v_counter ;
wire [19:0] \SRAM|tileOffsetY ;
wire [15:0] \SRAM|DataToSRAM ;
wire [9:0] \tiledRasterizer|shader|y ;
wire [9:0] \tiledRasterizer|shader|x ;

wire [4:0] \myTest|altpll_component|auto_generated|pll1_CLK_bus ;

assign \myTest|altpll_component|auto_generated|wire_pll1_clk [0] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [1] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [2] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [3] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \myTest|altpll_component|auto_generated|wire_pll1_clk [4] = \myTest|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(\SRAM|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(\SRAM|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(\SRAM|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(\SRAM|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(\SRAM|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(\SRAM|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(\SRAM|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(\SRAM|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(\SRAM|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(\SRAM|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(\SRAM|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(\SRAM|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(\SRAM|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(\SRAM|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(\SRAM|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(\SRAM|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(\SRAM|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(\SRAM|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(\SRAM|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(\SRAM|SRAM_ADDR [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\SRAM|SRAM_WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\LEDR~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\LEDR~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\state.initState~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\SRAM|VGA_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\SRAM|VGA_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\SRAM|VGA_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\SRAM|VGA_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\SRAM|VGA_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\SRAM|VGA_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\SRAM|VGA_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\SRAM|VGA_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\SRAM|VGA_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\SRAM|VGA_G [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\SRAM|VGA_G [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\SRAM|VGA_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\SRAM|VGA_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\SRAM|VGA_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\SRAM|VGA_B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\SRAM|VGA_B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGAtiming|VGA_BLANK_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGAtiming|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGAtiming|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\SRAM|DataToSRAM [0]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\SRAM|DataToSRAM [1]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\SRAM|DataToSRAM [2]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\SRAM|DataToSRAM [3]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\SRAM|DataToSRAM [4]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\SRAM|DataToSRAM [5]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\SRAM|DataToSRAM [6]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\SRAM|DataToSRAM [7]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(\SRAM|DataToSRAM [8]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(\SRAM|DataToSRAM [9]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(\SRAM|DataToSRAM [10]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(\SRAM|DataToSRAM [11]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(\SRAM|DataToSRAM [12]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(\SRAM|DataToSRAM [13]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(\SRAM|DataToSRAM [14]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(\SRAM|DataToSRAM [15]),
	.oe(!\SRAM|SRAM_WE_N~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \BOARD_CLK~input (
	.i(BOARD_CLK),
	.ibar(gnd),
	.o(\BOARD_CLK~input_o ));
// synopsys translate_off
defparam \BOARD_CLK~input .bus_hold = "false";
defparam \BOARD_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \BOARD_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\BOARD_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\BOARD_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \BOARD_CLK~inputclkctrl .clock_type = "global clock";
defparam \BOARD_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N26
cycloneive_lcell_comb \streamingTileID~feeder (
// Equation(s):
// \streamingTileID~feeder_combout  = \nextStreamingTileID~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\streamingTileID~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingTileID~feeder .lut_mask = 16'hF0F0;
defparam \streamingTileID~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N27
dffeas streamingTileID(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingTileID~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\streamingTileID~q ),
	.prn(vcc));
// synopsys translate_off
defparam streamingTileID.is_wysiwyg = "true";
defparam streamingTileID.power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \myTest|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\myTest|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\BOARD_CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\myTest|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\myTest|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \myTest|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \myTest|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \myTest|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \myTest|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \myTest|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \myTest|altpll_component|auto_generated|pll1 .compensate_clock = "clock1";
defparam \myTest|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \myTest|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \myTest|altpll_component|auto_generated|pll1 .m = 12;
defparam \myTest|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .n = 1;
defparam \myTest|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \myTest|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \myTest|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \myTest|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \myTest|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \myTest|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \myTest|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \myTest|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \myTest|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myTest|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X48_Y24_N13
dffeas \VGAtiming|h_counter[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[3] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneive_lcell_comb \VGAtiming|Add0~0 (
// Equation(s):
// \VGAtiming|Add0~0_combout  = \VGAtiming|h_counter [0] $ (VCC)
// \VGAtiming|Add0~1  = CARRY(\VGAtiming|h_counter [0])

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGAtiming|Add0~0_combout ),
	.cout(\VGAtiming|Add0~1 ));
// synopsys translate_off
defparam \VGAtiming|Add0~0 .lut_mask = 16'h33CC;
defparam \VGAtiming|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N7
dffeas \VGAtiming|h_counter[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[0] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneive_lcell_comb \VGAtiming|Add0~2 (
// Equation(s):
// \VGAtiming|Add0~2_combout  = (\VGAtiming|h_counter [1] & (!\VGAtiming|Add0~1 )) # (!\VGAtiming|h_counter [1] & ((\VGAtiming|Add0~1 ) # (GND)))
// \VGAtiming|Add0~3  = CARRY((!\VGAtiming|Add0~1 ) # (!\VGAtiming|h_counter [1]))

	.dataa(\VGAtiming|h_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~1 ),
	.combout(\VGAtiming|Add0~2_combout ),
	.cout(\VGAtiming|Add0~3 ));
// synopsys translate_off
defparam \VGAtiming|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y24_N9
dffeas \VGAtiming|h_counter[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[1] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneive_lcell_comb \VGAtiming|Add0~4 (
// Equation(s):
// \VGAtiming|Add0~4_combout  = (\VGAtiming|h_counter [2] & (\VGAtiming|Add0~3  $ (GND))) # (!\VGAtiming|h_counter [2] & (!\VGAtiming|Add0~3  & VCC))
// \VGAtiming|Add0~5  = CARRY((\VGAtiming|h_counter [2] & !\VGAtiming|Add0~3 ))

	.dataa(\VGAtiming|h_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~3 ),
	.combout(\VGAtiming|Add0~4_combout ),
	.cout(\VGAtiming|Add0~5 ));
// synopsys translate_off
defparam \VGAtiming|Add0~4 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y24_N11
dffeas \VGAtiming|h_counter[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[2] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneive_lcell_comb \VGAtiming|Add0~6 (
// Equation(s):
// \VGAtiming|Add0~6_combout  = (\VGAtiming|h_counter [3] & (!\VGAtiming|Add0~5 )) # (!\VGAtiming|h_counter [3] & ((\VGAtiming|Add0~5 ) # (GND)))
// \VGAtiming|Add0~7  = CARRY((!\VGAtiming|Add0~5 ) # (!\VGAtiming|h_counter [3]))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~5 ),
	.combout(\VGAtiming|Add0~6_combout ),
	.cout(\VGAtiming|Add0~7 ));
// synopsys translate_off
defparam \VGAtiming|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneive_lcell_comb \VGAtiming|h_counter_in[5]~1 (
// Equation(s):
// \VGAtiming|h_counter_in[5]~1_combout  = (!\VGAtiming|Equal0~2_combout  & \VGAtiming|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGAtiming|Equal0~2_combout ),
	.datad(\VGAtiming|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[5]~1 .lut_mask = 16'h0F00;
defparam \VGAtiming|h_counter_in[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N27
dffeas \VGAtiming|h_counter[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[5] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N14
cycloneive_lcell_comb \VGAtiming|Add0~8 (
// Equation(s):
// \VGAtiming|Add0~8_combout  = (\VGAtiming|h_counter [4] & (\VGAtiming|Add0~7  $ (GND))) # (!\VGAtiming|h_counter [4] & (!\VGAtiming|Add0~7  & VCC))
// \VGAtiming|Add0~9  = CARRY((\VGAtiming|h_counter [4] & !\VGAtiming|Add0~7 ))

	.dataa(\VGAtiming|h_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~7 ),
	.combout(\VGAtiming|Add0~8_combout ),
	.cout(\VGAtiming|Add0~9 ));
// synopsys translate_off
defparam \VGAtiming|Add0~8 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y24_N15
dffeas \VGAtiming|h_counter[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[4] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N16
cycloneive_lcell_comb \VGAtiming|Add0~10 (
// Equation(s):
// \VGAtiming|Add0~10_combout  = (\VGAtiming|h_counter [5] & (!\VGAtiming|Add0~9 )) # (!\VGAtiming|h_counter [5] & ((\VGAtiming|Add0~9 ) # (GND)))
// \VGAtiming|Add0~11  = CARRY((!\VGAtiming|Add0~9 ) # (!\VGAtiming|h_counter [5]))

	.dataa(\VGAtiming|h_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~9 ),
	.combout(\VGAtiming|Add0~10_combout ),
	.cout(\VGAtiming|Add0~11 ));
// synopsys translate_off
defparam \VGAtiming|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y24_N21
dffeas \VGAtiming|h_counter[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[7] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N18
cycloneive_lcell_comb \VGAtiming|Add0~12 (
// Equation(s):
// \VGAtiming|Add0~12_combout  = (\VGAtiming|h_counter [6] & (\VGAtiming|Add0~11  $ (GND))) # (!\VGAtiming|h_counter [6] & (!\VGAtiming|Add0~11  & VCC))
// \VGAtiming|Add0~13  = CARRY((\VGAtiming|h_counter [6] & !\VGAtiming|Add0~11 ))

	.dataa(\VGAtiming|h_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~11 ),
	.combout(\VGAtiming|Add0~12_combout ),
	.cout(\VGAtiming|Add0~13 ));
// synopsys translate_off
defparam \VGAtiming|Add0~12 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y24_N19
dffeas \VGAtiming|h_counter[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[6] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N20
cycloneive_lcell_comb \VGAtiming|Add0~14 (
// Equation(s):
// \VGAtiming|Add0~14_combout  = (\VGAtiming|h_counter [7] & (!\VGAtiming|Add0~13 )) # (!\VGAtiming|h_counter [7] & ((\VGAtiming|Add0~13 ) # (GND)))
// \VGAtiming|Add0~15  = CARRY((!\VGAtiming|Add0~13 ) # (!\VGAtiming|h_counter [7]))

	.dataa(\VGAtiming|h_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~13 ),
	.combout(\VGAtiming|Add0~14_combout ),
	.cout(\VGAtiming|Add0~15 ));
// synopsys translate_off
defparam \VGAtiming|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N4
cycloneive_lcell_comb \VGAtiming|Equal0~1 (
// Equation(s):
// \VGAtiming|Equal0~1_combout  = (!\VGAtiming|Add0~6_combout  & (\VGAtiming|Add0~10_combout  & (!\VGAtiming|Add0~4_combout  & !\VGAtiming|Add0~14_combout )))

	.dataa(\VGAtiming|Add0~6_combout ),
	.datab(\VGAtiming|Add0~10_combout ),
	.datac(\VGAtiming|Add0~4_combout ),
	.datad(\VGAtiming|Add0~14_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~1 .lut_mask = 16'h0004;
defparam \VGAtiming|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneive_lcell_comb \VGAtiming|Equal0~0 (
// Equation(s):
// \VGAtiming|Equal0~0_combout  = (!\VGAtiming|Add0~0_combout  & (!\VGAtiming|Add0~8_combout  & (!\VGAtiming|Add0~2_combout  & !\VGAtiming|Add0~12_combout )))

	.dataa(\VGAtiming|Add0~0_combout ),
	.datab(\VGAtiming|Add0~8_combout ),
	.datac(\VGAtiming|Add0~2_combout ),
	.datad(\VGAtiming|Add0~12_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~0 .lut_mask = 16'h0001;
defparam \VGAtiming|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneive_lcell_comb \VGAtiming|h_counter_in[8]~2 (
// Equation(s):
// \VGAtiming|h_counter_in[8]~2_combout  = (\VGAtiming|Add0~16_combout  & (((!\VGAtiming|Equal0~0_combout ) # (!\VGAtiming|Equal0~1_combout )) # (!\VGAtiming|Add0~18_combout )))

	.dataa(\VGAtiming|Add0~18_combout ),
	.datab(\VGAtiming|Equal0~1_combout ),
	.datac(\VGAtiming|Add0~16_combout ),
	.datad(\VGAtiming|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[8]~2 .lut_mask = 16'h70F0;
defparam \VGAtiming|h_counter_in[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N3
dffeas \VGAtiming|h_counter[8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[8] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N22
cycloneive_lcell_comb \VGAtiming|Add0~16 (
// Equation(s):
// \VGAtiming|Add0~16_combout  = (\VGAtiming|h_counter [8] & (\VGAtiming|Add0~15  $ (GND))) # (!\VGAtiming|h_counter [8] & (!\VGAtiming|Add0~15  & VCC))
// \VGAtiming|Add0~17  = CARRY((\VGAtiming|h_counter [8] & !\VGAtiming|Add0~15 ))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add0~15 ),
	.combout(\VGAtiming|Add0~16_combout ),
	.cout(\VGAtiming|Add0~17 ));
// synopsys translate_off
defparam \VGAtiming|Add0~16 .lut_mask = 16'hC30C;
defparam \VGAtiming|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N28
cycloneive_lcell_comb \VGAtiming|h_counter_in[9]~0 (
// Equation(s):
// \VGAtiming|h_counter_in[9]~0_combout  = (\VGAtiming|Add0~18_combout  & (((!\VGAtiming|Equal0~0_combout ) # (!\VGAtiming|Add0~16_combout )) # (!\VGAtiming|Equal0~1_combout )))

	.dataa(\VGAtiming|Equal0~1_combout ),
	.datab(\VGAtiming|Add0~18_combout ),
	.datac(\VGAtiming|Add0~16_combout ),
	.datad(\VGAtiming|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|h_counter_in[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|h_counter_in[9]~0 .lut_mask = 16'h4CCC;
defparam \VGAtiming|h_counter_in[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N29
dffeas \VGAtiming|h_counter[9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|h_counter_in[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|h_counter[9] .is_wysiwyg = "true";
defparam \VGAtiming|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneive_lcell_comb \VGAtiming|Add0~18 (
// Equation(s):
// \VGAtiming|Add0~18_combout  = \VGAtiming|Add0~17  $ (\VGAtiming|h_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGAtiming|h_counter [9]),
	.cin(\VGAtiming|Add0~17 ),
	.combout(\VGAtiming|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGAtiming|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneive_lcell_comb \VGAtiming|Equal0~2 (
// Equation(s):
// \VGAtiming|Equal0~2_combout  = (\VGAtiming|Add0~18_combout  & (\VGAtiming|Equal0~1_combout  & (\VGAtiming|Add0~16_combout  & \VGAtiming|Equal0~0_combout )))

	.dataa(\VGAtiming|Add0~18_combout ),
	.datab(\VGAtiming|Equal0~1_combout ),
	.datac(\VGAtiming|Add0~16_combout ),
	.datad(\VGAtiming|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal0~2 .lut_mask = 16'h8000;
defparam \VGAtiming|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \VGAtiming|v_counter_in[5]~5 (
// Equation(s):
// \VGAtiming|v_counter_in[5]~5_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~10_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [5])))

	.dataa(\VGAtiming|Add1~10_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [5]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[5]~5 .lut_mask = 16'hAAF0;
defparam \VGAtiming|v_counter_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \VGAtiming|v_counter[5] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[5] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneive_lcell_comb \VGAtiming|Add1~0 (
// Equation(s):
// \VGAtiming|Add1~0_combout  = \VGAtiming|v_counter [0] $ (VCC)
// \VGAtiming|Add1~1  = CARRY(\VGAtiming|v_counter [0])

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGAtiming|Add1~0_combout ),
	.cout(\VGAtiming|Add1~1 ));
// synopsys translate_off
defparam \VGAtiming|Add1~0 .lut_mask = 16'h33CC;
defparam \VGAtiming|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneive_lcell_comb \VGAtiming|v_counter_in[6]~6 (
// Equation(s):
// \VGAtiming|v_counter_in[6]~6_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~12_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [6])))

	.dataa(gnd),
	.datab(\VGAtiming|Add1~12_combout ),
	.datac(\VGAtiming|v_counter [6]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[6]~6 .lut_mask = 16'hCCF0;
defparam \VGAtiming|v_counter_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N11
dffeas \VGAtiming|v_counter[6] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[6] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneive_lcell_comb \VGAtiming|Add1~10 (
// Equation(s):
// \VGAtiming|Add1~10_combout  = (\VGAtiming|v_counter [5] & (!\VGAtiming|Add1~9 )) # (!\VGAtiming|v_counter [5] & ((\VGAtiming|Add1~9 ) # (GND)))
// \VGAtiming|Add1~11  = CARRY((!\VGAtiming|Add1~9 ) # (!\VGAtiming|v_counter [5]))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~9 ),
	.combout(\VGAtiming|Add1~10_combout ),
	.cout(\VGAtiming|Add1~11 ));
// synopsys translate_off
defparam \VGAtiming|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \VGAtiming|Add1~12 (
// Equation(s):
// \VGAtiming|Add1~12_combout  = (\VGAtiming|v_counter [6] & (\VGAtiming|Add1~11  $ (GND))) # (!\VGAtiming|v_counter [6] & (!\VGAtiming|Add1~11  & VCC))
// \VGAtiming|Add1~13  = CARRY((\VGAtiming|v_counter [6] & !\VGAtiming|Add1~11 ))

	.dataa(\VGAtiming|v_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~11 ),
	.combout(\VGAtiming|Add1~12_combout ),
	.cout(\VGAtiming|Add1~13 ));
// synopsys translate_off
defparam \VGAtiming|Add1~12 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneive_lcell_comb \VGAtiming|v_counter_in[7]~7 (
// Equation(s):
// \VGAtiming|v_counter_in[7]~7_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~14_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [7])))

	.dataa(\VGAtiming|Add1~14_combout ),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[7]~7 .lut_mask = 16'hAAF0;
defparam \VGAtiming|v_counter_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \VGAtiming|v_counter[7] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[7] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneive_lcell_comb \VGAtiming|Add1~14 (
// Equation(s):
// \VGAtiming|Add1~14_combout  = (\VGAtiming|v_counter [7] & (!\VGAtiming|Add1~13 )) # (!\VGAtiming|v_counter [7] & ((\VGAtiming|Add1~13 ) # (GND)))
// \VGAtiming|Add1~15  = CARRY((!\VGAtiming|Add1~13 ) # (!\VGAtiming|v_counter [7]))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~13 ),
	.combout(\VGAtiming|Add1~14_combout ),
	.cout(\VGAtiming|Add1~15 ));
// synopsys translate_off
defparam \VGAtiming|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneive_lcell_comb \VGAtiming|v_counter_in[8]~8 (
// Equation(s):
// \VGAtiming|v_counter_in[8]~8_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~16_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [8])))

	.dataa(gnd),
	.datab(\VGAtiming|Add1~16_combout ),
	.datac(\VGAtiming|v_counter [8]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[8]~8 .lut_mask = 16'hCCF0;
defparam \VGAtiming|v_counter_in[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \VGAtiming|v_counter[8] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[8] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \VGAtiming|Add1~16 (
// Equation(s):
// \VGAtiming|Add1~16_combout  = (\VGAtiming|v_counter [8] & (\VGAtiming|Add1~15  $ (GND))) # (!\VGAtiming|v_counter [8] & (!\VGAtiming|Add1~15  & VCC))
// \VGAtiming|Add1~17  = CARRY((\VGAtiming|v_counter [8] & !\VGAtiming|Add1~15 ))

	.dataa(\VGAtiming|v_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~15 ),
	.combout(\VGAtiming|Add1~16_combout ),
	.cout(\VGAtiming|Add1~17 ));
// synopsys translate_off
defparam \VGAtiming|Add1~16 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneive_lcell_comb \VGAtiming|Equal1~0 (
// Equation(s):
// \VGAtiming|Equal1~0_combout  = (!\VGAtiming|Add1~10_combout  & (!\VGAtiming|Add1~12_combout  & (!\VGAtiming|Add1~14_combout  & !\VGAtiming|Add1~16_combout )))

	.dataa(\VGAtiming|Add1~10_combout ),
	.datab(\VGAtiming|Add1~12_combout ),
	.datac(\VGAtiming|Add1~14_combout ),
	.datad(\VGAtiming|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~0 .lut_mask = 16'h0001;
defparam \VGAtiming|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
cycloneive_lcell_comb \VGAtiming|v_counter_in[9]~0 (
// Equation(s):
// \VGAtiming|v_counter_in[9]~0_combout  = (\VGAtiming|Add1~18_combout  & ((\VGAtiming|v_counter[0]~0_combout ) # ((\VGAtiming|v_counter [9] & !\VGAtiming|Equal0~2_combout )))) # (!\VGAtiming|Add1~18_combout  & (((\VGAtiming|v_counter [9] & 
// !\VGAtiming|Equal0~2_combout ))))

	.dataa(\VGAtiming|Add1~18_combout ),
	.datab(\VGAtiming|v_counter[0]~0_combout ),
	.datac(\VGAtiming|v_counter [9]),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[9]~0 .lut_mask = 16'h88F8;
defparam \VGAtiming|v_counter_in[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N15
dffeas \VGAtiming|v_counter[9] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[9] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneive_lcell_comb \VGAtiming|Add1~18 (
// Equation(s):
// \VGAtiming|Add1~18_combout  = \VGAtiming|v_counter [9] $ (\VGAtiming|Add1~17 )

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGAtiming|Add1~17 ),
	.combout(\VGAtiming|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Add1~18 .lut_mask = 16'h3C3C;
defparam \VGAtiming|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneive_lcell_comb \VGAtiming|Equal1~2 (
// Equation(s):
// \VGAtiming|Equal1~2_combout  = (\VGAtiming|Add1~18_combout  & !\VGAtiming|Add1~8_combout )

	.dataa(gnd),
	.datab(\VGAtiming|Add1~18_combout ),
	.datac(gnd),
	.datad(\VGAtiming|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~2 .lut_mask = 16'h00CC;
defparam \VGAtiming|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N22
cycloneive_lcell_comb \VGAtiming|Equal1~1 (
// Equation(s):
// \VGAtiming|Equal1~1_combout  = (!\VGAtiming|Add1~2_combout  & (\VGAtiming|Add1~6_combout  & (\VGAtiming|Add1~4_combout  & \VGAtiming|Add1~0_combout )))

	.dataa(\VGAtiming|Add1~2_combout ),
	.datab(\VGAtiming|Add1~6_combout ),
	.datac(\VGAtiming|Add1~4_combout ),
	.datad(\VGAtiming|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|Equal1~1 .lut_mask = 16'h4000;
defparam \VGAtiming|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneive_lcell_comb \VGAtiming|v_counter[0]~0 (
// Equation(s):
// \VGAtiming|v_counter[0]~0_combout  = (\VGAtiming|Equal0~2_combout  & (((!\VGAtiming|Equal1~1_combout ) # (!\VGAtiming|Equal1~2_combout )) # (!\VGAtiming|Equal1~0_combout )))

	.dataa(\VGAtiming|Equal1~0_combout ),
	.datab(\VGAtiming|Equal1~2_combout ),
	.datac(\VGAtiming|Equal0~2_combout ),
	.datad(\VGAtiming|Equal1~1_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter[0]~0 .lut_mask = 16'h70F0;
defparam \VGAtiming|v_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneive_lcell_comb \VGAtiming|v_counter[0]~1 (
// Equation(s):
// \VGAtiming|v_counter[0]~1_combout  = (\VGAtiming|Add1~0_combout  & ((\VGAtiming|v_counter[0]~0_combout ) # ((!\VGAtiming|Equal0~2_combout  & \VGAtiming|v_counter [0])))) # (!\VGAtiming|Add1~0_combout  & (!\VGAtiming|Equal0~2_combout  & 
// (\VGAtiming|v_counter [0])))

	.dataa(\VGAtiming|Add1~0_combout ),
	.datab(\VGAtiming|Equal0~2_combout ),
	.datac(\VGAtiming|v_counter [0]),
	.datad(\VGAtiming|v_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter[0]~1 .lut_mask = 16'hBA30;
defparam \VGAtiming|v_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N27
dffeas \VGAtiming|v_counter[0] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[0] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneive_lcell_comb \VGAtiming|Add1~2 (
// Equation(s):
// \VGAtiming|Add1~2_combout  = (\VGAtiming|v_counter [1] & (!\VGAtiming|Add1~1 )) # (!\VGAtiming|v_counter [1] & ((\VGAtiming|Add1~1 ) # (GND)))
// \VGAtiming|Add1~3  = CARRY((!\VGAtiming|Add1~1 ) # (!\VGAtiming|v_counter [1]))

	.dataa(\VGAtiming|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~1 ),
	.combout(\VGAtiming|Add1~2_combout ),
	.cout(\VGAtiming|Add1~3 ));
// synopsys translate_off
defparam \VGAtiming|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGAtiming|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneive_lcell_comb \VGAtiming|v_counter_in[1]~2 (
// Equation(s):
// \VGAtiming|v_counter_in[1]~2_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~2_combout )) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [1])))

	.dataa(\VGAtiming|Add1~2_combout ),
	.datab(\VGAtiming|Equal0~2_combout ),
	.datac(\VGAtiming|v_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[1]~2 .lut_mask = 16'hB8B8;
defparam \VGAtiming|v_counter_in[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \VGAtiming|v_counter[1] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[1] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneive_lcell_comb \VGAtiming|Add1~4 (
// Equation(s):
// \VGAtiming|Add1~4_combout  = (\VGAtiming|v_counter [2] & (\VGAtiming|Add1~3  $ (GND))) # (!\VGAtiming|v_counter [2] & (!\VGAtiming|Add1~3  & VCC))
// \VGAtiming|Add1~5  = CARRY((\VGAtiming|v_counter [2] & !\VGAtiming|Add1~3 ))

	.dataa(\VGAtiming|v_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~3 ),
	.combout(\VGAtiming|Add1~4_combout ),
	.cout(\VGAtiming|Add1~5 ));
// synopsys translate_off
defparam \VGAtiming|Add1~4 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneive_lcell_comb \VGAtiming|v_counter_in[2]~4 (
// Equation(s):
// \VGAtiming|v_counter_in[2]~4_combout  = (\VGAtiming|Add1~4_combout  & ((\VGAtiming|v_counter[0]~0_combout ) # ((!\VGAtiming|Equal0~2_combout  & \VGAtiming|v_counter [2])))) # (!\VGAtiming|Add1~4_combout  & (!\VGAtiming|Equal0~2_combout  & 
// (\VGAtiming|v_counter [2])))

	.dataa(\VGAtiming|Add1~4_combout ),
	.datab(\VGAtiming|Equal0~2_combout ),
	.datac(\VGAtiming|v_counter [2]),
	.datad(\VGAtiming|v_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[2]~4 .lut_mask = 16'hBA30;
defparam \VGAtiming|v_counter_in[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N31
dffeas \VGAtiming|v_counter[2] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[2] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \VGAtiming|Add1~6 (
// Equation(s):
// \VGAtiming|Add1~6_combout  = (\VGAtiming|v_counter [3] & (!\VGAtiming|Add1~5 )) # (!\VGAtiming|v_counter [3] & ((\VGAtiming|Add1~5 ) # (GND)))
// \VGAtiming|Add1~7  = CARRY((!\VGAtiming|Add1~5 ) # (!\VGAtiming|v_counter [3]))

	.dataa(gnd),
	.datab(\VGAtiming|v_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~5 ),
	.combout(\VGAtiming|Add1~6_combout ),
	.cout(\VGAtiming|Add1~7 ));
// synopsys translate_off
defparam \VGAtiming|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGAtiming|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneive_lcell_comb \VGAtiming|v_counter_in[3]~1 (
// Equation(s):
// \VGAtiming|v_counter_in[3]~1_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|Add1~6_combout  & ((\VGAtiming|v_counter[0]~0_combout )))) # (!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [3]) # ((\VGAtiming|Add1~6_combout  & 
// \VGAtiming|v_counter[0]~0_combout ))))

	.dataa(\VGAtiming|Equal0~2_combout ),
	.datab(\VGAtiming|Add1~6_combout ),
	.datac(\VGAtiming|v_counter [3]),
	.datad(\VGAtiming|v_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[3]~1 .lut_mask = 16'hDC50;
defparam \VGAtiming|v_counter_in[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N9
dffeas \VGAtiming|v_counter[3] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[3] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneive_lcell_comb \VGAtiming|Add1~8 (
// Equation(s):
// \VGAtiming|Add1~8_combout  = (\VGAtiming|v_counter [4] & (\VGAtiming|Add1~7  $ (GND))) # (!\VGAtiming|v_counter [4] & (!\VGAtiming|Add1~7  & VCC))
// \VGAtiming|Add1~9  = CARRY((\VGAtiming|v_counter [4] & !\VGAtiming|Add1~7 ))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGAtiming|Add1~7 ),
	.combout(\VGAtiming|Add1~8_combout ),
	.cout(\VGAtiming|Add1~9 ));
// synopsys translate_off
defparam \VGAtiming|Add1~8 .lut_mask = 16'hA50A;
defparam \VGAtiming|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneive_lcell_comb \VGAtiming|v_counter_in[4]~3 (
// Equation(s):
// \VGAtiming|v_counter_in[4]~3_combout  = (\VGAtiming|Equal0~2_combout  & ((\VGAtiming|Add1~8_combout ))) # (!\VGAtiming|Equal0~2_combout  & (\VGAtiming|v_counter [4]))

	.dataa(gnd),
	.datab(\VGAtiming|Equal0~2_combout ),
	.datac(\VGAtiming|v_counter [4]),
	.datad(\VGAtiming|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGAtiming|v_counter_in[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|v_counter_in[4]~3 .lut_mask = 16'hFC30;
defparam \VGAtiming|v_counter_in[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N3
dffeas \VGAtiming|v_counter[4] (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|v_counter_in[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|v_counter[4] .is_wysiwyg = "true";
defparam \VGAtiming|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \VGAtiming|LessThan5~1 (
// Equation(s):
// \VGAtiming|LessThan5~1_combout  = (\VGAtiming|Add1~10_combout  & (\VGAtiming|Add1~14_combout  & \VGAtiming|Add1~12_combout ))

	.dataa(\VGAtiming|Add1~10_combout ),
	.datab(gnd),
	.datac(\VGAtiming|Add1~14_combout ),
	.datad(\VGAtiming|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGAtiming|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|LessThan5~1 .lut_mask = 16'hA000;
defparam \VGAtiming|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneive_lcell_comb \VGAtiming|LessThan5~0 (
// Equation(s):
// \VGAtiming|LessThan5~0_combout  = (\VGAtiming|v_counter [5] & (\VGAtiming|v_counter [6] & (\VGAtiming|v_counter [7] & \VGAtiming|v_counter [8])))

	.dataa(\VGAtiming|v_counter [5]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|v_counter [8]),
	.cin(gnd),
	.combout(\VGAtiming|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|LessThan5~0 .lut_mask = 16'h8000;
defparam \VGAtiming|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneive_lcell_comb \VGAtiming|LessThan5~2 (
// Equation(s):
// \VGAtiming|LessThan5~2_combout  = (\VGAtiming|Equal0~2_combout  & (\VGAtiming|LessThan5~1_combout  & (\VGAtiming|Add1~16_combout ))) # (!\VGAtiming|Equal0~2_combout  & (((\VGAtiming|LessThan5~0_combout ))))

	.dataa(\VGAtiming|LessThan5~1_combout ),
	.datab(\VGAtiming|Add1~16_combout ),
	.datac(\VGAtiming|LessThan5~0_combout ),
	.datad(\VGAtiming|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGAtiming|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|LessThan5~2 .lut_mask = 16'h88F0;
defparam \VGAtiming|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneive_lcell_comb \VGAtiming|always1~0 (
// Equation(s):
// \VGAtiming|always1~0_combout  = (!\VGAtiming|Add0~14_combout  & ((\VGAtiming|Equal0~2_combout ) # (!\VGAtiming|Add0~16_combout )))

	.dataa(\VGAtiming|Equal0~2_combout ),
	.datab(gnd),
	.datac(\VGAtiming|Add0~16_combout ),
	.datad(\VGAtiming|Add0~14_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~0 .lut_mask = 16'h00AF;
defparam \VGAtiming|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneive_lcell_comb \VGAtiming|always1~1 (
// Equation(s):
// \VGAtiming|always1~1_combout  = (!\VGAtiming|LessThan5~2_combout  & (!\VGAtiming|v_counter_in[9]~0_combout  & ((\VGAtiming|always1~0_combout ) # (!\VGAtiming|h_counter_in[9]~0_combout ))))

	.dataa(\VGAtiming|LessThan5~2_combout ),
	.datab(\VGAtiming|v_counter_in[9]~0_combout ),
	.datac(\VGAtiming|always1~0_combout ),
	.datad(\VGAtiming|h_counter_in[9]~0_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~1 .lut_mask = 16'h1011;
defparam \VGAtiming|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N9
dffeas \VGAtiming|VGA_BLANK_N (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_BLANK_N .is_wysiwyg = "true";
defparam \VGAtiming|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N26
cycloneive_lcell_comb \SRAM|nextState.feedingVGA~0 (
// Equation(s):
// \SRAM|nextState.feedingVGA~0_combout  = (\VGAtiming|VGA_BLANK_N~q  & !\SRAM|state.feedingVGA~q )

	.dataa(gnd),
	.datab(\VGAtiming|VGA_BLANK_N~q ),
	.datac(gnd),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|nextState.feedingVGA~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextState.feedingVGA~0 .lut_mask = 16'h00CC;
defparam \SRAM|nextState.feedingVGA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N0
cycloneive_lcell_comb \SRAM|state.feedingVGA~feeder (
// Equation(s):
// \SRAM|state.feedingVGA~feeder_combout  = \SRAM|nextState.feedingVGA~0_combout 

	.dataa(\SRAM|nextState.feedingVGA~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|state.feedingVGA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|state.feedingVGA~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|state.feedingVGA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y21_N1
dffeas \SRAM|state.feedingVGA (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|state.feedingVGA~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|state.feedingVGA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|state.feedingVGA .is_wysiwyg = "true";
defparam \SRAM|state.feedingVGA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N16
cycloneive_lcell_comb \SRAM|tilePointerY[0]~8 (
// Equation(s):
// \SRAM|tilePointerY[0]~8_combout  = \SRAM|tilePointerY [0] $ (VCC)
// \SRAM|tilePointerY[0]~9  = CARRY(\SRAM|tilePointerY [0])

	.dataa(\SRAM|tilePointerY [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|tilePointerY[0]~8_combout ),
	.cout(\SRAM|tilePointerY[0]~9 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[0]~8 .lut_mask = 16'h55AA;
defparam \SRAM|tilePointerY[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N14
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N9
dffeas \SRAM|idle (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|always1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|idle .is_wysiwyg = "true";
defparam \SRAM|idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneive_lcell_comb \SRAM|Add5~0 (
// Equation(s):
// \SRAM|Add5~0_combout  = \SRAM|tilePointerX [0] $ (VCC)
// \SRAM|Add5~1  = CARRY(\SRAM|tilePointerX [0])

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add5~0_combout ),
	.cout(\SRAM|Add5~1 ));
// synopsys translate_off
defparam \SRAM|Add5~0 .lut_mask = 16'h33CC;
defparam \SRAM|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N0
cycloneive_lcell_comb \SRAM|nextTilePointerX~0 (
// Equation(s):
// \SRAM|nextTilePointerX~0_combout  = (\SRAM|Add5~0_combout  & (!\SRAM|idle~q  & !\SRAM|always1~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|Add5~0_combout ),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~0 .lut_mask = 16'h000C;
defparam \SRAM|nextTilePointerX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N1
dffeas \SRAM|tilePointerX[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[0] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneive_lcell_comb \SRAM|Add5~2 (
// Equation(s):
// \SRAM|Add5~2_combout  = (\SRAM|tilePointerX [1] & (!\SRAM|Add5~1 )) # (!\SRAM|tilePointerX [1] & ((\SRAM|Add5~1 ) # (GND)))
// \SRAM|Add5~3  = CARRY((!\SRAM|Add5~1 ) # (!\SRAM|tilePointerX [1]))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~1 ),
	.combout(\SRAM|Add5~2_combout ),
	.cout(\SRAM|Add5~3 ));
// synopsys translate_off
defparam \SRAM|Add5~2 .lut_mask = 16'h5A5F;
defparam \SRAM|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneive_lcell_comb \SRAM|nextTilePointerX~1 (
// Equation(s):
// \SRAM|nextTilePointerX~1_combout  = (!\SRAM|idle~q  & (!\SRAM|always1~2_combout  & \SRAM|Add5~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|idle~q ),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|Add5~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~1 .lut_mask = 16'h0300;
defparam \SRAM|nextTilePointerX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N27
dffeas \SRAM|tilePointerX[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[1] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneive_lcell_comb \SRAM|Add5~4 (
// Equation(s):
// \SRAM|Add5~4_combout  = (\SRAM|tilePointerX [2] & (\SRAM|Add5~3  $ (GND))) # (!\SRAM|tilePointerX [2] & (!\SRAM|Add5~3  & VCC))
// \SRAM|Add5~5  = CARRY((\SRAM|tilePointerX [2] & !\SRAM|Add5~3 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~3 ),
	.combout(\SRAM|Add5~4_combout ),
	.cout(\SRAM|Add5~5 ));
// synopsys translate_off
defparam \SRAM|Add5~4 .lut_mask = 16'hC30C;
defparam \SRAM|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneive_lcell_comb \SRAM|nextTilePointerX~2 (
// Equation(s):
// \SRAM|nextTilePointerX~2_combout  = (\SRAM|Add5~4_combout  & (!\SRAM|idle~q  & !\SRAM|always1~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|Add5~4_combout ),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~2 .lut_mask = 16'h000C;
defparam \SRAM|nextTilePointerX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N29
dffeas \SRAM|tilePointerX[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[2] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneive_lcell_comb \SRAM|Add5~6 (
// Equation(s):
// \SRAM|Add5~6_combout  = (\SRAM|tilePointerX [3] & (!\SRAM|Add5~5 )) # (!\SRAM|tilePointerX [3] & ((\SRAM|Add5~5 ) # (GND)))
// \SRAM|Add5~7  = CARRY((!\SRAM|Add5~5 ) # (!\SRAM|tilePointerX [3]))

	.dataa(\SRAM|tilePointerX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~5 ),
	.combout(\SRAM|Add5~6_combout ),
	.cout(\SRAM|Add5~7 ));
// synopsys translate_off
defparam \SRAM|Add5~6 .lut_mask = 16'h5A5F;
defparam \SRAM|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N2
cycloneive_lcell_comb \SRAM|nextTilePointerX~3 (
// Equation(s):
// \SRAM|nextTilePointerX~3_combout  = (\SRAM|Equal1~2_combout  & (!\SRAM|always1~2_combout  & (\SRAM|Add5~6_combout  & !\SRAM|idle~q )))

	.dataa(\SRAM|Equal1~2_combout ),
	.datab(\SRAM|always1~2_combout ),
	.datac(\SRAM|Add5~6_combout ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~3 .lut_mask = 16'h0020;
defparam \SRAM|nextTilePointerX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N3
dffeas \SRAM|tilePointerX[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[3] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y20_N24
cycloneive_lcell_comb \SRAM|Equal1~0 (
// Equation(s):
// \SRAM|Equal1~0_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [2] & (\SRAM|tilePointerX [0] & !\SRAM|tilePointerX [3])))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|tilePointerX [3]),
	.cin(gnd),
	.combout(\SRAM|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~0 .lut_mask = 16'h0080;
defparam \SRAM|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneive_lcell_comb \SRAM|Add5~8 (
// Equation(s):
// \SRAM|Add5~8_combout  = (\SRAM|tilePointerX [4] & (\SRAM|Add5~7  $ (GND))) # (!\SRAM|tilePointerX [4] & (!\SRAM|Add5~7  & VCC))
// \SRAM|Add5~9  = CARRY((\SRAM|tilePointerX [4] & !\SRAM|Add5~7 ))

	.dataa(\SRAM|tilePointerX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~7 ),
	.combout(\SRAM|Add5~8_combout ),
	.cout(\SRAM|Add5~9 ));
// synopsys translate_off
defparam \SRAM|Add5~8 .lut_mask = 16'hA50A;
defparam \SRAM|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneive_lcell_comb \SRAM|nextTilePointerX~4 (
// Equation(s):
// \SRAM|nextTilePointerX~4_combout  = (!\SRAM|idle~q  & (!\SRAM|always1~2_combout  & \SRAM|Add5~8_combout ))

	.dataa(gnd),
	.datab(\SRAM|idle~q ),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|Add5~8_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~4 .lut_mask = 16'h0300;
defparam \SRAM|nextTilePointerX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N31
dffeas \SRAM|tilePointerX[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[4] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneive_lcell_comb \SRAM|Add5~10 (
// Equation(s):
// \SRAM|Add5~10_combout  = (\SRAM|tilePointerX [5] & (!\SRAM|Add5~9 )) # (!\SRAM|tilePointerX [5] & ((\SRAM|Add5~9 ) # (GND)))
// \SRAM|Add5~11  = CARRY((!\SRAM|Add5~9 ) # (!\SRAM|tilePointerX [5]))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~9 ),
	.combout(\SRAM|Add5~10_combout ),
	.cout(\SRAM|Add5~11 ));
// synopsys translate_off
defparam \SRAM|Add5~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneive_lcell_comb \SRAM|nextTilePointerX~5 (
// Equation(s):
// \SRAM|nextTilePointerX~5_combout  = (\SRAM|Add5~10_combout  & (!\SRAM|idle~q  & !\SRAM|always1~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|Add5~10_combout ),
	.datac(\SRAM|idle~q ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~5 .lut_mask = 16'h000C;
defparam \SRAM|nextTilePointerX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N25
dffeas \SRAM|tilePointerX[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[5] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneive_lcell_comb \SRAM|Add5~12 (
// Equation(s):
// \SRAM|Add5~12_combout  = (\SRAM|tilePointerX [6] & (\SRAM|Add5~11  $ (GND))) # (!\SRAM|tilePointerX [6] & (!\SRAM|Add5~11  & VCC))
// \SRAM|Add5~13  = CARRY((\SRAM|tilePointerX [6] & !\SRAM|Add5~11 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add5~11 ),
	.combout(\SRAM|Add5~12_combout ),
	.cout(\SRAM|Add5~13 ));
// synopsys translate_off
defparam \SRAM|Add5~12 .lut_mask = 16'hC30C;
defparam \SRAM|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N2
cycloneive_lcell_comb \SRAM|nextTilePointerX~7 (
// Equation(s):
// \SRAM|nextTilePointerX~7_combout  = (!\SRAM|idle~q  & (!\SRAM|always1~2_combout  & \SRAM|Add5~12_combout ))

	.dataa(gnd),
	.datab(\SRAM|idle~q ),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|Add5~12_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~7 .lut_mask = 16'h0300;
defparam \SRAM|nextTilePointerX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N3
dffeas \SRAM|tilePointerX[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[6] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneive_lcell_comb \SRAM|Add5~14 (
// Equation(s):
// \SRAM|Add5~14_combout  = \SRAM|Add5~13  $ (\SRAM|tilePointerX [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|tilePointerX [7]),
	.cin(\SRAM|Add5~13 ),
	.combout(\SRAM|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add5~14 .lut_mask = 16'h0FF0;
defparam \SRAM|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneive_lcell_comb \SRAM|nextTilePointerX~8 (
// Equation(s):
// \SRAM|nextTilePointerX~8_combout  = (!\SRAM|idle~q  & (!\SRAM|always1~2_combout  & \SRAM|Add5~14_combout ))

	.dataa(gnd),
	.datab(\SRAM|idle~q ),
	.datac(\SRAM|always1~2_combout ),
	.datad(\SRAM|Add5~14_combout ),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~8 .lut_mask = 16'h0300;
defparam \SRAM|nextTilePointerX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N21
dffeas \SRAM|tilePointerX[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextTilePointerX~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SRAM|state.feedingVGA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerX[7] .is_wysiwyg = "true";
defparam \SRAM|tilePointerX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
cycloneive_lcell_comb \SRAM|Equal1~1 (
// Equation(s):
// \SRAM|Equal1~1_combout  = (!\SRAM|tilePointerX [6] & (!\SRAM|tilePointerX [7] & (!\SRAM|tilePointerX [5] & !\SRAM|tilePointerX [4])))

	.dataa(\SRAM|tilePointerX [6]),
	.datab(\SRAM|tilePointerX [7]),
	.datac(\SRAM|tilePointerX [5]),
	.datad(\SRAM|tilePointerX [4]),
	.cin(gnd),
	.combout(\SRAM|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~1 .lut_mask = 16'h0001;
defparam \SRAM|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneive_lcell_comb \SRAM|Equal1~2 (
// Equation(s):
// \SRAM|Equal1~2_combout  = (!\SRAM|Equal1~1_combout ) # (!\SRAM|Equal1~0_combout )

	.dataa(gnd),
	.datab(\SRAM|Equal1~0_combout ),
	.datac(gnd),
	.datad(\SRAM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\SRAM|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Equal1~2 .lut_mask = 16'h33FF;
defparam \SRAM|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N0
cycloneive_lcell_comb \SRAM|nextTilePointerX~6 (
// Equation(s):
// \SRAM|nextTilePointerX~6_combout  = (\SRAM|idle~q ) # (\SRAM|always1~2_combout )

	.dataa(\SRAM|idle~q ),
	.datab(gnd),
	.datac(\SRAM|always1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|nextTilePointerX~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextTilePointerX~6 .lut_mask = 16'hFAFA;
defparam \SRAM|nextTilePointerX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N10
cycloneive_lcell_comb \SRAM|tilePointerY[0]~10 (
// Equation(s):
// \SRAM|tilePointerY[0]~10_combout  = (!\SRAM|state.feedingVGA~q  & ((\SRAM|idle~q ) # ((\SRAM|always1~2_combout ) # (!\SRAM|Equal1~2_combout ))))

	.dataa(\SRAM|idle~q ),
	.datab(\SRAM|Equal1~2_combout ),
	.datac(\SRAM|state.feedingVGA~q ),
	.datad(\SRAM|always1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|tilePointerY[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tilePointerY[0]~10 .lut_mask = 16'h0F0B;
defparam \SRAM|tilePointerY[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y19_N17
dffeas \SRAM|tilePointerY[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[0]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[0] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N18
cycloneive_lcell_comb \SRAM|tilePointerY[1]~11 (
// Equation(s):
// \SRAM|tilePointerY[1]~11_combout  = (\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY[0]~9 )) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY[0]~9 ) # (GND)))
// \SRAM|tilePointerY[1]~12  = CARRY((!\SRAM|tilePointerY[0]~9 ) # (!\SRAM|tilePointerY [1]))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[0]~9 ),
	.combout(\SRAM|tilePointerY[1]~11_combout ),
	.cout(\SRAM|tilePointerY[1]~12 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[1]~11 .lut_mask = 16'h3C3F;
defparam \SRAM|tilePointerY[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y19_N19
dffeas \SRAM|tilePointerY[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[1]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[1] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N20
cycloneive_lcell_comb \SRAM|tilePointerY[2]~13 (
// Equation(s):
// \SRAM|tilePointerY[2]~13_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY[1]~12  $ (GND))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY[1]~12  & VCC))
// \SRAM|tilePointerY[2]~14  = CARRY((\SRAM|tilePointerY [2] & !\SRAM|tilePointerY[1]~12 ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[1]~12 ),
	.combout(\SRAM|tilePointerY[2]~13_combout ),
	.cout(\SRAM|tilePointerY[2]~14 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[2]~13 .lut_mask = 16'hA50A;
defparam \SRAM|tilePointerY[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y19_N21
dffeas \SRAM|tilePointerY[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[2]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[2] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N12
cycloneive_lcell_comb \SRAM|always1~0 (
// Equation(s):
// \SRAM|always1~0_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [0] & !\SRAM|idle~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~0 .lut_mask = 16'h0080;
defparam \SRAM|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N22
cycloneive_lcell_comb \SRAM|tilePointerY[3]~15 (
// Equation(s):
// \SRAM|tilePointerY[3]~15_combout  = (\SRAM|tilePointerY [3] & (!\SRAM|tilePointerY[2]~14 )) # (!\SRAM|tilePointerY [3] & ((\SRAM|tilePointerY[2]~14 ) # (GND)))
// \SRAM|tilePointerY[3]~16  = CARRY((!\SRAM|tilePointerY[2]~14 ) # (!\SRAM|tilePointerY [3]))

	.dataa(\SRAM|tilePointerY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[2]~14 ),
	.combout(\SRAM|tilePointerY[3]~15_combout ),
	.cout(\SRAM|tilePointerY[3]~16 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[3]~15 .lut_mask = 16'h5A5F;
defparam \SRAM|tilePointerY[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y19_N23
dffeas \SRAM|tilePointerY[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[3]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[3] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N24
cycloneive_lcell_comb \SRAM|tilePointerY[4]~17 (
// Equation(s):
// \SRAM|tilePointerY[4]~17_combout  = (\SRAM|tilePointerY [4] & (\SRAM|tilePointerY[3]~16  $ (GND))) # (!\SRAM|tilePointerY [4] & (!\SRAM|tilePointerY[3]~16  & VCC))
// \SRAM|tilePointerY[4]~18  = CARRY((\SRAM|tilePointerY [4] & !\SRAM|tilePointerY[3]~16 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[3]~16 ),
	.combout(\SRAM|tilePointerY[4]~17_combout ),
	.cout(\SRAM|tilePointerY[4]~18 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[4]~17 .lut_mask = 16'hC30C;
defparam \SRAM|tilePointerY[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y19_N25
dffeas \SRAM|tilePointerY[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[4] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N26
cycloneive_lcell_comb \SRAM|tilePointerY[5]~19 (
// Equation(s):
// \SRAM|tilePointerY[5]~19_combout  = (\SRAM|tilePointerY [5] & (!\SRAM|tilePointerY[4]~18 )) # (!\SRAM|tilePointerY [5] & ((\SRAM|tilePointerY[4]~18 ) # (GND)))
// \SRAM|tilePointerY[5]~20  = CARRY((!\SRAM|tilePointerY[4]~18 ) # (!\SRAM|tilePointerY [5]))

	.dataa(\SRAM|tilePointerY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[4]~18 ),
	.combout(\SRAM|tilePointerY[5]~19_combout ),
	.cout(\SRAM|tilePointerY[5]~20 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[5]~19 .lut_mask = 16'h5A5F;
defparam \SRAM|tilePointerY[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y19_N27
dffeas \SRAM|tilePointerY[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[5] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N28
cycloneive_lcell_comb \SRAM|tilePointerY[6]~21 (
// Equation(s):
// \SRAM|tilePointerY[6]~21_combout  = (\SRAM|tilePointerY [6] & (\SRAM|tilePointerY[5]~20  $ (GND))) # (!\SRAM|tilePointerY [6] & (!\SRAM|tilePointerY[5]~20  & VCC))
// \SRAM|tilePointerY[6]~22  = CARRY((\SRAM|tilePointerY [6] & !\SRAM|tilePointerY[5]~20 ))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|tilePointerY[5]~20 ),
	.combout(\SRAM|tilePointerY[6]~21_combout ),
	.cout(\SRAM|tilePointerY[6]~22 ));
// synopsys translate_off
defparam \SRAM|tilePointerY[6]~21 .lut_mask = 16'hC30C;
defparam \SRAM|tilePointerY[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y19_N29
dffeas \SRAM|tilePointerY[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[6] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N30
cycloneive_lcell_comb \SRAM|tilePointerY[7]~23 (
// Equation(s):
// \SRAM|tilePointerY[7]~23_combout  = \SRAM|tilePointerY [7] $ (\SRAM|tilePointerY[6]~22 )

	.dataa(\SRAM|tilePointerY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|tilePointerY[6]~22 ),
	.combout(\SRAM|tilePointerY[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tilePointerY[7]~23 .lut_mask = 16'h5A5A;
defparam \SRAM|tilePointerY[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y19_N31
dffeas \SRAM|tilePointerY[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|tilePointerY[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SRAM|Equal1~2_combout ),
	.sload(\SRAM|nextTilePointerX~6_combout ),
	.ena(\SRAM|tilePointerY[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tilePointerY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tilePointerY[7] .is_wysiwyg = "true";
defparam \SRAM|tilePointerY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N6
cycloneive_lcell_comb \SRAM|always1~1 (
// Equation(s):
// \SRAM|always1~1_combout  = (!\SRAM|tilePointerY [5] & (!\SRAM|tilePointerY [6] & (!\SRAM|tilePointerY [3] & !\SRAM|tilePointerY [4])))

	.dataa(\SRAM|tilePointerY [5]),
	.datab(\SRAM|tilePointerY [6]),
	.datac(\SRAM|tilePointerY [3]),
	.datad(\SRAM|tilePointerY [4]),
	.cin(gnd),
	.combout(\SRAM|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~1 .lut_mask = 16'h0001;
defparam \SRAM|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N8
cycloneive_lcell_comb \SRAM|always1~2 (
// Equation(s):
// \SRAM|always1~2_combout  = (\SRAM|always1~0_combout  & (!\SRAM|Equal1~2_combout  & (!\SRAM|tilePointerY [7] & \SRAM|always1~1_combout )))

	.dataa(\SRAM|always1~0_combout ),
	.datab(\SRAM|Equal1~2_combout ),
	.datac(\SRAM|tilePointerY [7]),
	.datad(\SRAM|always1~1_combout ),
	.cin(gnd),
	.combout(\SRAM|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always1~2 .lut_mask = 16'h0200;
defparam \SRAM|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N22
cycloneive_lcell_comb \SRAM|nextDoneStreaming~0 (
// Equation(s):
// \SRAM|nextDoneStreaming~0_combout  = (!\SRAM|state.feedingVGA~q  & \SRAM|always1~2_combout )

	.dataa(\SRAM|state.feedingVGA~q ),
	.datab(gnd),
	.datac(\SRAM|always1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|nextDoneStreaming~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|nextDoneStreaming~0 .lut_mask = 16'h5050;
defparam \SRAM|nextDoneStreaming~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y22_N23
dffeas \SRAM|doneStreaming (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|nextDoneStreaming~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|doneStreaming~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|doneStreaming .is_wysiwyg = "true";
defparam \SRAM|doneStreaming .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N11
dffeas lastDoneStreaming(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM|doneStreaming~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lastDoneStreaming~q ),
	.prn(vcc));
// synopsys translate_off
defparam lastDoneStreaming.is_wysiwyg = "true";
defparam lastDoneStreaming.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N0
cycloneive_lcell_comb \rasteryOffset[3]~7 (
// Equation(s):
// \rasteryOffset[3]~7_combout  = rasteryOffset[3] $ (VCC)
// \rasteryOffset[3]~8  = CARRY(rasteryOffset[3])

	.dataa(rasteryOffset[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rasteryOffset[3]~7_combout ),
	.cout(\rasteryOffset[3]~8 ));
// synopsys translate_off
defparam \rasteryOffset[3]~7 .lut_mask = 16'h55AA;
defparam \rasteryOffset[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N30
cycloneive_lcell_comb \rasteryOffset[3]~feeder (
// Equation(s):
// \rasteryOffset[3]~feeder_combout  = \rasteryOffset[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rasteryOffset[3]~7_combout ),
	.cin(gnd),
	.combout(\rasteryOffset[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rasteryOffset[3]~feeder .lut_mask = 16'hFF00;
defparam \rasteryOffset[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N2
cycloneive_lcell_comb \rasteryOffset[4]~10 (
// Equation(s):
// \rasteryOffset[4]~10_combout  = (rasteryOffset[4] & (!\rasteryOffset[3]~8 )) # (!rasteryOffset[4] & ((\rasteryOffset[3]~8 ) # (GND)))
// \rasteryOffset[4]~11  = CARRY((!\rasteryOffset[3]~8 ) # (!rasteryOffset[4]))

	.dataa(gnd),
	.datab(rasteryOffset[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[3]~8 ),
	.combout(\rasteryOffset[4]~10_combout ),
	.cout(\rasteryOffset[4]~11 ));
// synopsys translate_off
defparam \rasteryOffset[4]~10 .lut_mask = 16'h3C3F;
defparam \rasteryOffset[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N4
cycloneive_lcell_comb \rasteryOffset[5]~12 (
// Equation(s):
// \rasteryOffset[5]~12_combout  = (rasteryOffset[5] & (\rasteryOffset[4]~11  $ (GND))) # (!rasteryOffset[5] & (!\rasteryOffset[4]~11  & VCC))
// \rasteryOffset[5]~13  = CARRY((rasteryOffset[5] & !\rasteryOffset[4]~11 ))

	.dataa(gnd),
	.datab(rasteryOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[4]~11 ),
	.combout(\rasteryOffset[5]~12_combout ),
	.cout(\rasteryOffset[5]~13 ));
// synopsys translate_off
defparam \rasteryOffset[5]~12 .lut_mask = 16'hC30C;
defparam \rasteryOffset[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N0
cycloneive_lcell_comb \rasterxOffset[3]~7 (
// Equation(s):
// \rasterxOffset[3]~7_combout  = rasterxOffset[3] $ (VCC)
// \rasterxOffset[3]~8  = CARRY(rasterxOffset[3])

	.dataa(gnd),
	.datab(rasterxOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rasterxOffset[3]~7_combout ),
	.cout(\rasterxOffset[3]~8 ));
// synopsys translate_off
defparam \rasterxOffset[3]~7 .lut_mask = 16'h33CC;
defparam \rasterxOffset[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N1
dffeas \rasterxOffset[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[3] .is_wysiwyg = "true";
defparam \rasterxOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N2
cycloneive_lcell_comb \rasterxOffset[4]~9 (
// Equation(s):
// \rasterxOffset[4]~9_combout  = (rasterxOffset[4] & (!\rasterxOffset[3]~8 )) # (!rasterxOffset[4] & ((\rasterxOffset[3]~8 ) # (GND)))
// \rasterxOffset[4]~10  = CARRY((!\rasterxOffset[3]~8 ) # (!rasterxOffset[4]))

	.dataa(gnd),
	.datab(rasterxOffset[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[3]~8 ),
	.combout(\rasterxOffset[4]~9_combout ),
	.cout(\rasterxOffset[4]~10 ));
// synopsys translate_off
defparam \rasterxOffset[4]~9 .lut_mask = 16'h3C3F;
defparam \rasterxOffset[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y25_N3
dffeas \rasterxOffset[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[4] .is_wysiwyg = "true";
defparam \rasterxOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N4
cycloneive_lcell_comb \rasterxOffset[5]~11 (
// Equation(s):
// \rasterxOffset[5]~11_combout  = (rasterxOffset[5] & (\rasterxOffset[4]~10  $ (GND))) # (!rasterxOffset[5] & (!\rasterxOffset[4]~10  & VCC))
// \rasterxOffset[5]~12  = CARRY((rasterxOffset[5] & !\rasterxOffset[4]~10 ))

	.dataa(gnd),
	.datab(rasterxOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[4]~10 ),
	.combout(\rasterxOffset[5]~11_combout ),
	.cout(\rasterxOffset[5]~12 ));
// synopsys translate_off
defparam \rasterxOffset[5]~11 .lut_mask = 16'hC30C;
defparam \rasterxOffset[5]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y25_N5
dffeas \rasterxOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[5] .is_wysiwyg = "true";
defparam \rasterxOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N6
cycloneive_lcell_comb \rasterxOffset[6]~13 (
// Equation(s):
// \rasterxOffset[6]~13_combout  = (rasterxOffset[6] & (!\rasterxOffset[5]~12 )) # (!rasterxOffset[6] & ((\rasterxOffset[5]~12 ) # (GND)))
// \rasterxOffset[6]~14  = CARRY((!\rasterxOffset[5]~12 ) # (!rasterxOffset[6]))

	.dataa(rasterxOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[5]~12 ),
	.combout(\rasterxOffset[6]~13_combout ),
	.cout(\rasterxOffset[6]~14 ));
// synopsys translate_off
defparam \rasterxOffset[6]~13 .lut_mask = 16'h5A5F;
defparam \rasterxOffset[6]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y25_N7
dffeas \rasterxOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[6] .is_wysiwyg = "true";
defparam \rasterxOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N8
cycloneive_lcell_comb \rasterxOffset[7]~15 (
// Equation(s):
// \rasterxOffset[7]~15_combout  = (rasterxOffset[7] & (\rasterxOffset[6]~14  $ (GND))) # (!rasterxOffset[7] & (!\rasterxOffset[6]~14  & VCC))
// \rasterxOffset[7]~16  = CARRY((rasterxOffset[7] & !\rasterxOffset[6]~14 ))

	.dataa(gnd),
	.datab(rasterxOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[6]~14 ),
	.combout(\rasterxOffset[7]~15_combout ),
	.cout(\rasterxOffset[7]~16 ));
// synopsys translate_off
defparam \rasterxOffset[7]~15 .lut_mask = 16'hC30C;
defparam \rasterxOffset[7]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y25_N9
dffeas \rasterxOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[7] .is_wysiwyg = "true";
defparam \rasterxOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N10
cycloneive_lcell_comb \rasterxOffset[8]~17 (
// Equation(s):
// \rasterxOffset[8]~17_combout  = (rasterxOffset[8] & (!\rasterxOffset[7]~16 )) # (!rasterxOffset[8] & ((\rasterxOffset[7]~16 ) # (GND)))
// \rasterxOffset[8]~18  = CARRY((!\rasterxOffset[7]~16 ) # (!rasterxOffset[8]))

	.dataa(rasterxOffset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasterxOffset[7]~16 ),
	.combout(\rasterxOffset[8]~17_combout ),
	.cout(\rasterxOffset[8]~18 ));
// synopsys translate_off
defparam \rasterxOffset[8]~17 .lut_mask = 16'h5A5F;
defparam \rasterxOffset[8]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y25_N11
dffeas \rasterxOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[8] .is_wysiwyg = "true";
defparam \rasterxOffset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N12
cycloneive_lcell_comb \rasterxOffset[9]~19 (
// Equation(s):
// \rasterxOffset[9]~19_combout  = rasterxOffset[9] $ (!\rasterxOffset[8]~18 )

	.dataa(rasterxOffset[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rasterxOffset[8]~18 ),
	.combout(\rasterxOffset[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rasterxOffset[9]~19 .lut_mask = 16'hA5A5;
defparam \rasterxOffset[9]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y25_N13
dffeas \rasterxOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterxOffset[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan0~2_combout ),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasterxOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rasterxOffset[9] .is_wysiwyg = "true";
defparam \rasterxOffset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N18
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (rasterxOffset[3] & (!rasterxOffset[4] & VCC)) # (!rasterxOffset[3] & (rasterxOffset[4] $ (GND)))
// \Add0~1  = CARRY((!rasterxOffset[3] & !rasterxOffset[4]))

	.dataa(rasterxOffset[3]),
	.datab(rasterxOffset[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6611;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N20
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (rasterxOffset[5] & ((\Add0~1 ) # (GND))) # (!rasterxOffset[5] & (!\Add0~1 ))
// \Add0~3  = CARRY((rasterxOffset[5]) # (!\Add0~1 ))

	.dataa(rasterxOffset[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hA5AF;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N22
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (rasterxOffset[6] & (!\Add0~3  & VCC)) # (!rasterxOffset[6] & (\Add0~3  $ (GND)))
// \Add0~5  = CARRY((!rasterxOffset[6] & !\Add0~3 ))

	.dataa(rasterxOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h5A05;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (rasterxOffset[7] & (!\Add0~5 )) # (!rasterxOffset[7] & (\Add0~5  & VCC))
// \Add0~7  = CARRY((rasterxOffset[7] & !\Add0~5 ))

	.dataa(gnd),
	.datab(rasterxOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C0C;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N26
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (rasterxOffset[8] & (!\Add0~7  & VCC)) # (!rasterxOffset[8] & (\Add0~7  $ (GND)))
// \Add0~9  = CARRY((!rasterxOffset[8] & !\Add0~7 ))

	.dataa(gnd),
	.datab(rasterxOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h3C03;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N28
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (rasterxOffset[9] & (!\Add0~9 )) # (!rasterxOffset[9] & (\Add0~9  & VCC))
// \Add0~11  = CARRY((rasterxOffset[9] & !\Add0~9 ))

	.dataa(rasterxOffset[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A0A;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N30
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = \Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hF0F0;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N2
cycloneive_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_cout  = CARRY((rasterxOffset[3] & \Add0~0_combout ))

	.dataa(rasterxOffset[3]),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add1~1_cout ));
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h0088;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N4
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Add0~2_combout  & (!\Add1~1_cout )) # (!\Add0~2_combout  & ((\Add1~1_cout ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1_cout ) # (!\Add0~2_combout ))

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1_cout ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N6
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\Add0~4_combout  & (\Add1~3  $ (GND))) # (!\Add0~4_combout  & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((\Add0~4_combout  & !\Add1~3 ))

	.dataa(\Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hA50A;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N8
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add0~6_combout  & (!\Add1~5 )) # (!\Add0~6_combout  & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!\Add0~6_combout ))

	.dataa(gnd),
	.datab(\Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N10
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\Add0~8_combout  & (\Add1~7  $ (GND))) # (!\Add0~8_combout  & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((\Add0~8_combout  & !\Add1~7 ))

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N12
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Add0~10_combout  & (!\Add1~9 )) # (!\Add0~10_combout  & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!\Add0~10_combout ))

	.dataa(gnd),
	.datab(\Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N14
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\Add0~12_combout  & (\Add1~11  $ (GND))) # (!\Add0~12_combout  & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((\Add0~12_combout  & !\Add1~11 ))

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N28
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\Add1~10_combout ) # (\Add1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~10_combout ),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFF0;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N16
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = \Add0~12_combout  $ (\Add1~13 )

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5A5A;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N0
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (rasterxOffset[4]) # ((\Add1~6_combout ) # ((\Add1~2_combout ) # (\Add1~4_combout )))

	.dataa(rasterxOffset[4]),
	.datab(\Add1~6_combout ),
	.datac(\Add1~2_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N30
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!\Add1~12_combout  & (!\LessThan0~1_combout  & (!\Add1~14_combout  & !\LessThan0~0_combout )))

	.dataa(\Add1~12_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(\Add1~14_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0001;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N14
cycloneive_lcell_comb \rasteryOffset[3]~9 (
// Equation(s):
// \rasteryOffset[3]~9_combout  = (\state.moveTile~q  & \LessThan0~2_combout )

	.dataa(gnd),
	.datab(\state.moveTile~q ),
	.datac(\LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rasteryOffset[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rasteryOffset[3]~9 .lut_mask = 16'hC0C0;
defparam \rasteryOffset[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N5
dffeas \rasteryOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[5] .is_wysiwyg = "true";
defparam \rasteryOffset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N6
cycloneive_lcell_comb \rasteryOffset[6]~14 (
// Equation(s):
// \rasteryOffset[6]~14_combout  = (rasteryOffset[6] & (!\rasteryOffset[5]~13 )) # (!rasteryOffset[6] & ((\rasteryOffset[5]~13 ) # (GND)))
// \rasteryOffset[6]~15  = CARRY((!\rasteryOffset[5]~13 ) # (!rasteryOffset[6]))

	.dataa(rasteryOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[5]~13 ),
	.combout(\rasteryOffset[6]~14_combout ),
	.cout(\rasteryOffset[6]~15 ));
// synopsys translate_off
defparam \rasteryOffset[6]~14 .lut_mask = 16'h5A5F;
defparam \rasteryOffset[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N7
dffeas \rasteryOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[6] .is_wysiwyg = "true";
defparam \rasteryOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N8
cycloneive_lcell_comb \rasteryOffset[7]~16 (
// Equation(s):
// \rasteryOffset[7]~16_combout  = (rasteryOffset[7] & (\rasteryOffset[6]~15  $ (GND))) # (!rasteryOffset[7] & (!\rasteryOffset[6]~15  & VCC))
// \rasteryOffset[7]~17  = CARRY((rasteryOffset[7] & !\rasteryOffset[6]~15 ))

	.dataa(gnd),
	.datab(rasteryOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[6]~15 ),
	.combout(\rasteryOffset[7]~16_combout ),
	.cout(\rasteryOffset[7]~17 ));
// synopsys translate_off
defparam \rasteryOffset[7]~16 .lut_mask = 16'hC30C;
defparam \rasteryOffset[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N9
dffeas \rasteryOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[7] .is_wysiwyg = "true";
defparam \rasteryOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N10
cycloneive_lcell_comb \rasteryOffset[8]~18 (
// Equation(s):
// \rasteryOffset[8]~18_combout  = (rasteryOffset[8] & (!\rasteryOffset[7]~17 )) # (!rasteryOffset[8] & ((\rasteryOffset[7]~17 ) # (GND)))
// \rasteryOffset[8]~19  = CARRY((!\rasteryOffset[7]~17 ) # (!rasteryOffset[8]))

	.dataa(rasteryOffset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rasteryOffset[7]~17 ),
	.combout(\rasteryOffset[8]~18_combout ),
	.cout(\rasteryOffset[8]~19 ));
// synopsys translate_off
defparam \rasteryOffset[8]~18 .lut_mask = 16'h5A5F;
defparam \rasteryOffset[8]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N11
dffeas \rasteryOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[8] .is_wysiwyg = "true";
defparam \rasteryOffset[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N12
cycloneive_lcell_comb \rasteryOffset[9]~20 (
// Equation(s):
// \rasteryOffset[9]~20_combout  = rasteryOffset[9] $ (!\rasteryOffset[8]~19 )

	.dataa(rasteryOffset[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rasteryOffset[8]~19 ),
	.combout(\rasteryOffset[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rasteryOffset[9]~20 .lut_mask = 16'hA5A5;
defparam \rasteryOffset[9]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y24_N13
dffeas \rasteryOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[9] .is_wysiwyg = "true";
defparam \rasteryOffset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N16
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (rasteryOffset[4] & (!rasteryOffset[3] & VCC)) # (!rasteryOffset[4] & (rasteryOffset[3] $ (GND)))
// \Add2~1  = CARRY((!rasteryOffset[4] & !rasteryOffset[3]))

	.dataa(rasteryOffset[4]),
	.datab(rasteryOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6611;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N18
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (rasteryOffset[5] & (!\Add2~1 )) # (!rasteryOffset[5] & (\Add2~1  & VCC))
// \Add2~3  = CARRY((rasteryOffset[5] & !\Add2~1 ))

	.dataa(rasteryOffset[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h5A0A;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N20
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (rasteryOffset[6] & (\Add2~3  $ (GND))) # (!rasteryOffset[6] & ((GND) # (!\Add2~3 )))
// \Add2~5  = CARRY((!\Add2~3 ) # (!rasteryOffset[6]))

	.dataa(rasteryOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA55F;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N22
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (rasteryOffset[7] & (!\Add2~5 )) # (!rasteryOffset[7] & (\Add2~5  & VCC))
// \Add2~7  = CARRY((rasteryOffset[7] & !\Add2~5 ))

	.dataa(gnd),
	.datab(rasteryOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h3C0C;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N24
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (rasteryOffset[8] & (\Add2~7  $ (GND))) # (!rasteryOffset[8] & ((GND) # (!\Add2~7 )))
// \Add2~9  = CARRY((!\Add2~7 ) # (!rasteryOffset[8]))

	.dataa(gnd),
	.datab(rasteryOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hC33F;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N26
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = rasteryOffset[9] $ (!\Add2~9 )

	.dataa(gnd),
	.datab(rasteryOffset[9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'hC3C3;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N8
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\Add2~10_combout ) # ((\Add2~8_combout ) # (rasteryOffset[3]))

	.dataa(\Add2~10_combout ),
	.datab(\Add2~8_combout ),
	.datac(gnd),
	.datad(rasteryOffset[3]),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'hFFEE;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N28
cycloneive_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (!\always1~1_combout  & (\LessThan0~2_combout  & !\always1~0_combout ))

	.dataa(\always1~1_combout ),
	.datab(gnd),
	.datac(\LessThan0~2_combout ),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0050;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y24_N31
dffeas \rasteryOffset[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[3] .is_wysiwyg = "true";
defparam \rasteryOffset[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y24_N3
dffeas \rasteryOffset[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasteryOffset[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~2_combout ),
	.sload(gnd),
	.ena(\rasteryOffset[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rasteryOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rasteryOffset[4] .is_wysiwyg = "true";
defparam \rasteryOffset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N10
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\Add2~0_combout ) # ((\Add2~2_combout ) # ((\Add2~6_combout ) # (\Add2~4_combout )))

	.dataa(\Add2~0_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add2~6_combout ),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'hFFFE;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N4
cycloneive_lcell_comb \nextState.endState~0 (
// Equation(s):
// \nextState.endState~0_combout  = (!\always1~0_combout  & (!\always1~1_combout  & (\LessThan0~2_combout  & \state.moveTile~q )))

	.dataa(\always1~0_combout ),
	.datab(\always1~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\state.moveTile~q ),
	.cin(gnd),
	.combout(\nextState.endState~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextState.endState~0 .lut_mask = 16'h1000;
defparam \nextState.endState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N9
dffeas \state.endState (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nextState.endState~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.endState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.endState .is_wysiwyg = "true";
defparam \state.endState .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N17
dffeas \state.initState (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.endState~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.initState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.initState .is_wysiwyg = "true";
defparam \state.initState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N4
cycloneive_lcell_comb \rasterTrigger~0 (
// Equation(s):
// \rasterTrigger~0_combout  = !\state.rasterTile~q 

	.dataa(gnd),
	.datab(\state.rasterTile~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rasterTrigger~0_combout ),
	.cout());
// synopsys translate_off
defparam \rasterTrigger~0 .lut_mask = 16'h3333;
defparam \rasterTrigger~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N5
dffeas rasterTrigger(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\rasterTrigger~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rasterTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam rasterTrigger.is_wysiwyg = "true";
defparam rasterTrigger.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add6~0 (
// Equation(s):
// \tiledRasterizer|shader|Add6~0_combout  = \tiledRasterizer|shader|x_temp[3]~6_combout  $ (VCC)
// \tiledRasterizer|shader|Add6~1  = CARRY(\tiledRasterizer|shader|x_temp[3]~6_combout )

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x_temp[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add6~0_combout ),
	.cout(\tiledRasterizer|shader|Add6~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add6~0 .lut_mask = 16'h33CC;
defparam \tiledRasterizer|shader|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N10
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[3]~1 (
// Equation(s):
// \tiledRasterizer|shader|nextX[3]~1_combout  = (\tiledRasterizer|shader|LessThan6~2_combout  & (\tiledRasterizer|shader|x_temp[3]~6_combout )) # (!\tiledRasterizer|shader|LessThan6~2_combout  & ((\tiledRasterizer|shader|Add6~0_combout )))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datac(\tiledRasterizer|shader|x_temp[3]~6_combout ),
	.datad(\tiledRasterizer|shader|Add6~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[3]~1 .lut_mask = 16'hF3C0;
defparam \tiledRasterizer|shader|nextX[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N16
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[3]~2 (
// Equation(s):
// \tiledRasterizer|shader|nextX[3]~2_combout  = (\tiledRasterizer|shader|nextX[3]~1_combout  & (\tiledRasterizer|shader|state.chooseNextPixel~q  & ((\tiledRasterizer|shader|LessThan6~2_combout ) # (\tiledRasterizer|shader|x[5]~2_combout ))))

	.dataa(\tiledRasterizer|shader|nextX[3]~1_combout ),
	.datab(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datac(\tiledRasterizer|shader|x[5]~2_combout ),
	.datad(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[3]~2 .lut_mask = 16'hA800;
defparam \tiledRasterizer|shader|nextX[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N17
dffeas \tiledRasterizer|shader|x[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N2
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[0]~0 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[0]~0_combout  = \tiledRasterizer|shader|x [0] $ (VCC)
// \tiledRasterizer|shader|x_temp[0]~1  = CARRY(\tiledRasterizer|shader|x [0])

	.dataa(\tiledRasterizer|shader|x [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|x_temp[0]~0_combout ),
	.cout(\tiledRasterizer|shader|x_temp[0]~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[0]~0 .lut_mask = 16'h55AA;
defparam \tiledRasterizer|shader|x_temp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N30
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[0]~11 (
// Equation(s):
// \tiledRasterizer|shader|nextX[0]~11_combout  = (\tiledRasterizer|shader|x_temp[0]~0_combout  & (\tiledRasterizer|shader|state.chooseNextPixel~q  & ((\tiledRasterizer|shader|x[5]~2_combout ) # (\tiledRasterizer|shader|LessThan6~2_combout ))))

	.dataa(\tiledRasterizer|shader|x[5]~2_combout ),
	.datab(\tiledRasterizer|shader|x_temp[0]~0_combout ),
	.datac(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datad(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[0]~11 .lut_mask = 16'hC800;
defparam \tiledRasterizer|shader|nextX[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N31
dffeas \tiledRasterizer|shader|x[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N4
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[1]~2 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[1]~2_combout  = (\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x_temp[0]~1 )) # (!\tiledRasterizer|shader|x [1] & ((\tiledRasterizer|shader|x_temp[0]~1 ) # (GND)))
// \tiledRasterizer|shader|x_temp[1]~3  = CARRY((!\tiledRasterizer|shader|x_temp[0]~1 ) # (!\tiledRasterizer|shader|x [1]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|x_temp[0]~1 ),
	.combout(\tiledRasterizer|shader|x_temp[1]~2_combout ),
	.cout(\tiledRasterizer|shader|x_temp[1]~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[1]~2 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|x_temp[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[1]~12 (
// Equation(s):
// \tiledRasterizer|shader|nextX[1]~12_combout  = (\tiledRasterizer|shader|x_temp[1]~2_combout  & (\tiledRasterizer|shader|state.chooseNextPixel~q  & ((\tiledRasterizer|shader|LessThan6~2_combout ) # (\tiledRasterizer|shader|x[5]~2_combout ))))

	.dataa(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datab(\tiledRasterizer|shader|x_temp[1]~2_combout ),
	.datac(\tiledRasterizer|shader|x[5]~2_combout ),
	.datad(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[1]~12 .lut_mask = 16'hC800;
defparam \tiledRasterizer|shader|nextX[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N25
dffeas \tiledRasterizer|shader|x[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N6
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[2]~4 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[2]~4_combout  = (\tiledRasterizer|shader|x [2] & (\tiledRasterizer|shader|x_temp[1]~3  $ (GND))) # (!\tiledRasterizer|shader|x [2] & (!\tiledRasterizer|shader|x_temp[1]~3  & VCC))
// \tiledRasterizer|shader|x_temp[2]~5  = CARRY((\tiledRasterizer|shader|x [2] & !\tiledRasterizer|shader|x_temp[1]~3 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|x_temp[1]~3 ),
	.combout(\tiledRasterizer|shader|x_temp[2]~4_combout ),
	.cout(\tiledRasterizer|shader|x_temp[2]~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[2]~4 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|x_temp[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N28
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[2]~0 (
// Equation(s):
// \tiledRasterizer|shader|nextX[2]~0_combout  = (\tiledRasterizer|shader|x_temp[2]~4_combout ) # (((!\tiledRasterizer|shader|LessThan6~2_combout  & !\tiledRasterizer|shader|x[5]~2_combout )) # (!\tiledRasterizer|shader|state.chooseNextPixel~q ))

	.dataa(\tiledRasterizer|shader|x_temp[2]~4_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[2]~0 .lut_mask = 16'hBBBF;
defparam \tiledRasterizer|shader|nextX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N29
dffeas \tiledRasterizer|shader|x[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N8
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[3]~6 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[3]~6_combout  = (\tiledRasterizer|shader|x [3] & (!\tiledRasterizer|shader|x_temp[2]~5 )) # (!\tiledRasterizer|shader|x [3] & ((\tiledRasterizer|shader|x_temp[2]~5 ) # (GND)))
// \tiledRasterizer|shader|x_temp[3]~7  = CARRY((!\tiledRasterizer|shader|x_temp[2]~5 ) # (!\tiledRasterizer|shader|x [3]))

	.dataa(\tiledRasterizer|shader|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|x_temp[2]~5 ),
	.combout(\tiledRasterizer|shader|x_temp[3]~6_combout ),
	.cout(\tiledRasterizer|shader|x_temp[3]~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[3]~6 .lut_mask = 16'h5A5F;
defparam \tiledRasterizer|shader|x_temp[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add6~2 (
// Equation(s):
// \tiledRasterizer|shader|Add6~2_combout  = (\tiledRasterizer|shader|x_temp[4]~8_combout  & (\tiledRasterizer|shader|Add6~1  & VCC)) # (!\tiledRasterizer|shader|x_temp[4]~8_combout  & (!\tiledRasterizer|shader|Add6~1 ))
// \tiledRasterizer|shader|Add6~3  = CARRY((!\tiledRasterizer|shader|x_temp[4]~8_combout  & !\tiledRasterizer|shader|Add6~1 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x_temp[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add6~1 ),
	.combout(\tiledRasterizer|shader|Add6~2_combout ),
	.cout(\tiledRasterizer|shader|Add6~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add6~2 .lut_mask = 16'hC303;
defparam \tiledRasterizer|shader|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N4
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[4]~3 (
// Equation(s):
// \tiledRasterizer|shader|nextX[4]~3_combout  = (\tiledRasterizer|shader|LessThan6~2_combout  & (\tiledRasterizer|shader|x_temp[4]~8_combout )) # (!\tiledRasterizer|shader|LessThan6~2_combout  & ((\tiledRasterizer|shader|Add6~2_combout )))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datac(\tiledRasterizer|shader|x_temp[4]~8_combout ),
	.datad(\tiledRasterizer|shader|Add6~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[4]~3 .lut_mask = 16'hF3C0;
defparam \tiledRasterizer|shader|nextX[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N2
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[4]~4 (
// Equation(s):
// \tiledRasterizer|shader|nextX[4]~4_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (\tiledRasterizer|shader|nextX[4]~3_combout  & ((\tiledRasterizer|shader|LessThan6~2_combout ) # (\tiledRasterizer|shader|x[5]~2_combout ))))

	.dataa(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datab(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datac(\tiledRasterizer|shader|nextX[4]~3_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[4]~4 .lut_mask = 16'hA080;
defparam \tiledRasterizer|shader|nextX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N3
dffeas \tiledRasterizer|shader|x[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N10
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[4]~8 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[4]~8_combout  = (\tiledRasterizer|shader|x [4] & (\tiledRasterizer|shader|x_temp[3]~7  $ (GND))) # (!\tiledRasterizer|shader|x [4] & (!\tiledRasterizer|shader|x_temp[3]~7  & VCC))
// \tiledRasterizer|shader|x_temp[4]~9  = CARRY((\tiledRasterizer|shader|x [4] & !\tiledRasterizer|shader|x_temp[3]~7 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|x_temp[3]~7 ),
	.combout(\tiledRasterizer|shader|x_temp[4]~8_combout ),
	.cout(\tiledRasterizer|shader|x_temp[4]~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[4]~8 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|x_temp[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add6~4 (
// Equation(s):
// \tiledRasterizer|shader|Add6~4_combout  = (\tiledRasterizer|shader|x_temp[5]~10_combout  & ((GND) # (!\tiledRasterizer|shader|Add6~3 ))) # (!\tiledRasterizer|shader|x_temp[5]~10_combout  & (\tiledRasterizer|shader|Add6~3  $ (GND)))
// \tiledRasterizer|shader|Add6~5  = CARRY((\tiledRasterizer|shader|x_temp[5]~10_combout ) # (!\tiledRasterizer|shader|Add6~3 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x_temp[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add6~3 ),
	.combout(\tiledRasterizer|shader|Add6~4_combout ),
	.cout(\tiledRasterizer|shader|Add6~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add6~4 .lut_mask = 16'h3CCF;
defparam \tiledRasterizer|shader|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N14
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[5]~5 (
// Equation(s):
// \tiledRasterizer|shader|nextX[5]~5_combout  = (\tiledRasterizer|shader|LessThan6~2_combout  & ((\tiledRasterizer|shader|x_temp[5]~10_combout ))) # (!\tiledRasterizer|shader|LessThan6~2_combout  & (\tiledRasterizer|shader|Add6~4_combout ))

	.dataa(\tiledRasterizer|shader|Add6~4_combout ),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|x_temp[5]~10_combout ),
	.datad(\tiledRasterizer|shader|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[5]~5 .lut_mask = 16'hF0AA;
defparam \tiledRasterizer|shader|nextX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N0
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[5]~6 (
// Equation(s):
// \tiledRasterizer|shader|nextX[5]~6_combout  = (\tiledRasterizer|shader|nextX[5]~5_combout ) # (((!\tiledRasterizer|shader|LessThan6~2_combout  & !\tiledRasterizer|shader|x[5]~2_combout )) # (!\tiledRasterizer|shader|state.chooseNextPixel~q ))

	.dataa(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datab(\tiledRasterizer|shader|nextX[5]~5_combout ),
	.datac(\tiledRasterizer|shader|x[5]~2_combout ),
	.datad(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[5]~6 .lut_mask = 16'hCDFF;
defparam \tiledRasterizer|shader|nextX[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y27_N1
dffeas \tiledRasterizer|shader|x[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N12
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[5]~10 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[5]~10_combout  = (\tiledRasterizer|shader|x [5] & (!\tiledRasterizer|shader|x_temp[4]~9 )) # (!\tiledRasterizer|shader|x [5] & ((\tiledRasterizer|shader|x_temp[4]~9 ) # (GND)))
// \tiledRasterizer|shader|x_temp[5]~11  = CARRY((!\tiledRasterizer|shader|x_temp[4]~9 ) # (!\tiledRasterizer|shader|x [5]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|x_temp[4]~9 ),
	.combout(\tiledRasterizer|shader|x_temp[5]~10_combout ),
	.cout(\tiledRasterizer|shader|x_temp[5]~11 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[5]~10 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|x_temp[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add6~6 (
// Equation(s):
// \tiledRasterizer|shader|Add6~6_combout  = (\tiledRasterizer|shader|x_temp[6]~12_combout  & (\tiledRasterizer|shader|Add6~5  & VCC)) # (!\tiledRasterizer|shader|x_temp[6]~12_combout  & (!\tiledRasterizer|shader|Add6~5 ))
// \tiledRasterizer|shader|Add6~7  = CARRY((!\tiledRasterizer|shader|x_temp[6]~12_combout  & !\tiledRasterizer|shader|Add6~5 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x_temp[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add6~5 ),
	.combout(\tiledRasterizer|shader|Add6~6_combout ),
	.cout(\tiledRasterizer|shader|Add6~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add6~6 .lut_mask = 16'hC303;
defparam \tiledRasterizer|shader|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N12
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[6]~7 (
// Equation(s):
// \tiledRasterizer|shader|nextX[6]~7_combout  = ((!\tiledRasterizer|shader|LessThan6~2_combout  & ((\tiledRasterizer|shader|Add6~6_combout ) # (!\tiledRasterizer|shader|x[5]~2_combout )))) # (!\tiledRasterizer|shader|state.chooseNextPixel~q )

	.dataa(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datab(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datac(\tiledRasterizer|shader|x[5]~2_combout ),
	.datad(\tiledRasterizer|shader|Add6~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[6]~7 .lut_mask = 16'h7757;
defparam \tiledRasterizer|shader|nextX[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N13
dffeas \tiledRasterizer|shader|x[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N14
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[6]~12 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[6]~12_combout  = (\tiledRasterizer|shader|x [6] & (\tiledRasterizer|shader|x_temp[5]~11  $ (GND))) # (!\tiledRasterizer|shader|x [6] & (!\tiledRasterizer|shader|x_temp[5]~11  & VCC))
// \tiledRasterizer|shader|x_temp[6]~13  = CARRY((\tiledRasterizer|shader|x [6] & !\tiledRasterizer|shader|x_temp[5]~11 ))

	.dataa(\tiledRasterizer|shader|x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|x_temp[5]~11 ),
	.combout(\tiledRasterizer|shader|x_temp[6]~12_combout ),
	.cout(\tiledRasterizer|shader|x_temp[6]~13 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[6]~12 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|x_temp[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N26
cycloneive_lcell_comb \tiledRasterizer|shader|Add6~8 (
// Equation(s):
// \tiledRasterizer|shader|Add6~8_combout  = (\tiledRasterizer|shader|x_temp[7]~14_combout  & ((GND) # (!\tiledRasterizer|shader|Add6~7 ))) # (!\tiledRasterizer|shader|x_temp[7]~14_combout  & (\tiledRasterizer|shader|Add6~7  $ (GND)))
// \tiledRasterizer|shader|Add6~9  = CARRY((\tiledRasterizer|shader|x_temp[7]~14_combout ) # (!\tiledRasterizer|shader|Add6~7 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x_temp[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add6~7 ),
	.combout(\tiledRasterizer|shader|Add6~8_combout ),
	.cout(\tiledRasterizer|shader|Add6~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add6~8 .lut_mask = 16'h3CCF;
defparam \tiledRasterizer|shader|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N30
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[7]~8 (
// Equation(s):
// \tiledRasterizer|shader|nextX[7]~8_combout  = (\tiledRasterizer|shader|Add6~8_combout  & (\tiledRasterizer|shader|state.chooseNextPixel~q  & (\tiledRasterizer|shader|x[5]~2_combout  & !\tiledRasterizer|shader|LessThan6~2_combout )))

	.dataa(\tiledRasterizer|shader|Add6~8_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|x[5]~2_combout ),
	.datad(\tiledRasterizer|shader|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[7]~8 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|nextX[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N31
dffeas \tiledRasterizer|shader|x[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N16
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[7]~14 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[7]~14_combout  = (\tiledRasterizer|shader|x [7] & (!\tiledRasterizer|shader|x_temp[6]~13 )) # (!\tiledRasterizer|shader|x [7] & ((\tiledRasterizer|shader|x_temp[6]~13 ) # (GND)))
// \tiledRasterizer|shader|x_temp[7]~15  = CARRY((!\tiledRasterizer|shader|x_temp[6]~13 ) # (!\tiledRasterizer|shader|x [7]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|x_temp[6]~13 ),
	.combout(\tiledRasterizer|shader|x_temp[7]~14_combout ),
	.cout(\tiledRasterizer|shader|x_temp[7]~15 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[7]~14 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|x_temp[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N28
cycloneive_lcell_comb \tiledRasterizer|shader|Add6~10 (
// Equation(s):
// \tiledRasterizer|shader|Add6~10_combout  = (\tiledRasterizer|shader|x_temp[8]~16_combout  & (\tiledRasterizer|shader|Add6~9  & VCC)) # (!\tiledRasterizer|shader|x_temp[8]~16_combout  & (!\tiledRasterizer|shader|Add6~9 ))
// \tiledRasterizer|shader|Add6~11  = CARRY((!\tiledRasterizer|shader|x_temp[8]~16_combout  & !\tiledRasterizer|shader|Add6~9 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x_temp[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add6~9 ),
	.combout(\tiledRasterizer|shader|Add6~10_combout ),
	.cout(\tiledRasterizer|shader|Add6~11 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add6~10 .lut_mask = 16'hC303;
defparam \tiledRasterizer|shader|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N6
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[8]~9 (
// Equation(s):
// \tiledRasterizer|shader|nextX[8]~9_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (!\tiledRasterizer|shader|LessThan6~2_combout  & (\tiledRasterizer|shader|Add6~10_combout  & \tiledRasterizer|shader|x[5]~2_combout )))

	.dataa(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datab(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datac(\tiledRasterizer|shader|Add6~10_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[8]~9 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|nextX[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N7
dffeas \tiledRasterizer|shader|x[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N18
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[8]~16 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[8]~16_combout  = (\tiledRasterizer|shader|x [8] & (\tiledRasterizer|shader|x_temp[7]~15  $ (GND))) # (!\tiledRasterizer|shader|x [8] & (!\tiledRasterizer|shader|x_temp[7]~15  & VCC))
// \tiledRasterizer|shader|x_temp[8]~17  = CARRY((\tiledRasterizer|shader|x [8] & !\tiledRasterizer|shader|x_temp[7]~15 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|x_temp[7]~15 ),
	.combout(\tiledRasterizer|shader|x_temp[8]~16_combout ),
	.cout(\tiledRasterizer|shader|x_temp[8]~17 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[8]~16 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|x_temp[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N26
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan6~0 (
// Equation(s):
// \tiledRasterizer|shader|LessThan6~0_combout  = ((!\tiledRasterizer|shader|x_temp[1]~2_combout  & (!\tiledRasterizer|shader|x_temp[3]~6_combout  & !\tiledRasterizer|shader|x_temp[2]~4_combout ))) # (!\tiledRasterizer|shader|x_temp[4]~8_combout )

	.dataa(\tiledRasterizer|shader|x_temp[4]~8_combout ),
	.datab(\tiledRasterizer|shader|x_temp[1]~2_combout ),
	.datac(\tiledRasterizer|shader|x_temp[3]~6_combout ),
	.datad(\tiledRasterizer|shader|x_temp[2]~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan6~0 .lut_mask = 16'h5557;
defparam \tiledRasterizer|shader|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N28
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan6~1 (
// Equation(s):
// \tiledRasterizer|shader|LessThan6~1_combout  = (!\tiledRasterizer|shader|x_temp[6]~12_combout  & ((\tiledRasterizer|shader|LessThan6~0_combout ) # (!\tiledRasterizer|shader|x_temp[5]~10_combout )))

	.dataa(\tiledRasterizer|shader|LessThan6~0_combout ),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|x_temp[6]~12_combout ),
	.datad(\tiledRasterizer|shader|x_temp[5]~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan6~1 .lut_mask = 16'h0A0F;
defparam \tiledRasterizer|shader|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N30
cycloneive_lcell_comb \tiledRasterizer|shader|Add6~12 (
// Equation(s):
// \tiledRasterizer|shader|Add6~12_combout  = \tiledRasterizer|shader|x_temp[9]~18_combout  $ (\tiledRasterizer|shader|Add6~11 )

	.dataa(\tiledRasterizer|shader|x_temp[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tiledRasterizer|shader|Add6~11 ),
	.combout(\tiledRasterizer|shader|Add6~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add6~12 .lut_mask = 16'h5A5A;
defparam \tiledRasterizer|shader|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N8
cycloneive_lcell_comb \tiledRasterizer|shader|nextX[9]~10 (
// Equation(s):
// \tiledRasterizer|shader|nextX[9]~10_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (!\tiledRasterizer|shader|LessThan6~2_combout  & (\tiledRasterizer|shader|Add6~12_combout  & \tiledRasterizer|shader|x[5]~2_combout )))

	.dataa(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datab(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datac(\tiledRasterizer|shader|Add6~12_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextX[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextX[9]~10 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|nextX[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N9
dffeas \tiledRasterizer|shader|x[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextX[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|x[9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N20
cycloneive_lcell_comb \tiledRasterizer|shader|x_temp[9]~18 (
// Equation(s):
// \tiledRasterizer|shader|x_temp[9]~18_combout  = \tiledRasterizer|shader|x_temp[8]~17  $ (\tiledRasterizer|shader|x [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|x [9]),
	.cin(\tiledRasterizer|shader|x_temp[8]~17 ),
	.combout(\tiledRasterizer|shader|x_temp[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|x_temp[9]~18 .lut_mask = 16'h0FF0;
defparam \tiledRasterizer|shader|x_temp[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N22
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan6~2 (
// Equation(s):
// \tiledRasterizer|shader|LessThan6~2_combout  = (!\tiledRasterizer|shader|x_temp[7]~14_combout  & (!\tiledRasterizer|shader|x_temp[8]~16_combout  & (\tiledRasterizer|shader|LessThan6~1_combout  & !\tiledRasterizer|shader|x_temp[9]~18_combout )))

	.dataa(\tiledRasterizer|shader|x_temp[7]~14_combout ),
	.datab(\tiledRasterizer|shader|x_temp[8]~16_combout ),
	.datac(\tiledRasterizer|shader|LessThan6~1_combout ),
	.datad(\tiledRasterizer|shader|x_temp[9]~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan6~2 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N6
cycloneive_lcell_comb \tiledRasterizer|Selector0~0 (
// Equation(s):
// \tiledRasterizer|Selector0~0_combout  = (\rasterTrigger~q ) # (\tiledRasterizer|state.rasterizing~q )

	.dataa(gnd),
	.datab(\rasterTrigger~q ),
	.datac(\tiledRasterizer|state.rasterizing~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector0~0 .lut_mask = 16'hFCFC;
defparam \tiledRasterizer|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N7
dffeas \tiledRasterizer|state.init (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.init .is_wysiwyg = "true";
defparam \tiledRasterizer|state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N18
cycloneive_lcell_comb \tiledRasterizer|Selector1~0 (
// Equation(s):
// \tiledRasterizer|Selector1~0_combout  = (\tiledRasterizer|state.init~q  & (((\tiledRasterizer|state.rasterizing~q  & !\tiledRasterizer|shader|doneRasterizing~q )))) # (!\tiledRasterizer|state.init~q  & ((\rasterTrigger~q ) # 
// ((\tiledRasterizer|state.rasterizing~q  & !\tiledRasterizer|shader|doneRasterizing~q ))))

	.dataa(\tiledRasterizer|state.init~q ),
	.datab(\rasterTrigger~q ),
	.datac(\tiledRasterizer|state.rasterizing~q ),
	.datad(\tiledRasterizer|shader|doneRasterizing~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector1~0 .lut_mask = 16'h44F4;
defparam \tiledRasterizer|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N19
dffeas \tiledRasterizer|state.rasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.rasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.rasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|state.rasterizing .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y25_N21
dffeas \tiledRasterizer|startShadersRasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|state.rasterizing~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|startShadersRasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|startShadersRasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|startShadersRasterizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Selector0~0 (
// Equation(s):
// \tiledRasterizer|shader|Selector0~0_combout  = (!\tiledRasterizer|shader|state.done~q  & ((\tiledRasterizer|startShadersRasterizing~q ) # (\tiledRasterizer|shader|state.start~q )))

	.dataa(\tiledRasterizer|startShadersRasterizing~q ),
	.datab(\tiledRasterizer|shader|state.start~q ),
	.datac(\tiledRasterizer|shader|state.done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Selector0~0 .lut_mask = 16'h0E0E;
defparam \tiledRasterizer|shader|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N1
dffeas \tiledRasterizer|shader|state.start (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|state.start .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Selector1~0 (
// Equation(s):
// \tiledRasterizer|shader|Selector1~0_combout  = (\tiledRasterizer|startShadersRasterizing~q  & !\tiledRasterizer|shader|state.start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|startShadersRasterizing~q ),
	.datad(\tiledRasterizer|shader|state.start~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Selector1~0 .lut_mask = 16'h00F0;
defparam \tiledRasterizer|shader|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Selector1~1 (
// Equation(s):
// \tiledRasterizer|shader|Selector1~1_combout  = (\tiledRasterizer|shader|Selector1~0_combout ) # ((\tiledRasterizer|shader|state.chooseNextPixel~q  & ((\tiledRasterizer|shader|LessThan6~2_combout ) # (\tiledRasterizer|shader|x[5]~2_combout ))))

	.dataa(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datab(\tiledRasterizer|shader|Selector1~0_combout ),
	.datac(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Selector1~1 .lut_mask = 16'hFCEC;
defparam \tiledRasterizer|shader|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N17
dffeas \tiledRasterizer|shader|state.chooseNextPixel (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|state.chooseNextPixel .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|state.chooseNextPixel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N0
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[3]~1 (
// Equation(s):
// \tiledRasterizer|shader|nextY[3]~1_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (\tiledRasterizer|shader|Add5~6_combout  & ((\tiledRasterizer|shader|LessThan6~2_combout ) # (\tiledRasterizer|shader|x[5]~2_combout ))))

	.dataa(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datab(\tiledRasterizer|shader|Add5~6_combout ),
	.datac(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[3]~1 .lut_mask = 16'h8880;
defparam \tiledRasterizer|shader|nextY[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N1
dffeas \tiledRasterizer|shader|y[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N6
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~0 (
// Equation(s):
// \tiledRasterizer|shader|Add5~0_combout  = (\tiledRasterizer|shader|LessThan6~2_combout  & (\tiledRasterizer|shader|y [0] & VCC)) # (!\tiledRasterizer|shader|LessThan6~2_combout  & (\tiledRasterizer|shader|y [0] $ (VCC)))
// \tiledRasterizer|shader|Add5~1  = CARRY((!\tiledRasterizer|shader|LessThan6~2_combout  & \tiledRasterizer|shader|y [0]))

	.dataa(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add5~0_combout ),
	.cout(\tiledRasterizer|shader|Add5~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~0 .lut_mask = 16'h9944;
defparam \tiledRasterizer|shader|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[0]~8 (
// Equation(s):
// \tiledRasterizer|shader|nextY[0]~8_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (\tiledRasterizer|shader|Add5~0_combout  & ((\tiledRasterizer|shader|x[5]~2_combout ) # (\tiledRasterizer|shader|LessThan6~2_combout ))))

	.dataa(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datab(\tiledRasterizer|shader|x[5]~2_combout ),
	.datac(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datad(\tiledRasterizer|shader|Add5~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[0]~8 .lut_mask = 16'hA800;
defparam \tiledRasterizer|shader|nextY[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N27
dffeas \tiledRasterizer|shader|y[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N8
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~2 (
// Equation(s):
// \tiledRasterizer|shader|Add5~2_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|Add5~1 )) # (!\tiledRasterizer|shader|y [1] & ((\tiledRasterizer|shader|Add5~1 ) # (GND)))
// \tiledRasterizer|shader|Add5~3  = CARRY((!\tiledRasterizer|shader|Add5~1 ) # (!\tiledRasterizer|shader|y [1]))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add5~1 ),
	.combout(\tiledRasterizer|shader|Add5~2_combout ),
	.cout(\tiledRasterizer|shader|Add5~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~2 .lut_mask = 16'h5A5F;
defparam \tiledRasterizer|shader|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N10
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[1]~9 (
// Equation(s):
// \tiledRasterizer|shader|nextY[1]~9_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (\tiledRasterizer|shader|Add5~2_combout  & ((\tiledRasterizer|shader|LessThan6~2_combout ) # (\tiledRasterizer|shader|x[5]~2_combout ))))

	.dataa(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|Add5~2_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[1]~9 .lut_mask = 16'hC080;
defparam \tiledRasterizer|shader|nextY[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N11
dffeas \tiledRasterizer|shader|y[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N10
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~4 (
// Equation(s):
// \tiledRasterizer|shader|Add5~4_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|Add5~3  $ (GND))) # (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|Add5~3  & VCC))
// \tiledRasterizer|shader|Add5~5  = CARRY((\tiledRasterizer|shader|y [2] & !\tiledRasterizer|shader|Add5~3 ))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add5~3 ),
	.combout(\tiledRasterizer|shader|Add5~4_combout ),
	.cout(\tiledRasterizer|shader|Add5~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~4 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[2]~0 (
// Equation(s):
// \tiledRasterizer|shader|nextY[2]~0_combout  = ((\tiledRasterizer|shader|Add5~4_combout ) # ((!\tiledRasterizer|shader|LessThan6~2_combout  & !\tiledRasterizer|shader|x[5]~2_combout ))) # (!\tiledRasterizer|shader|state.chooseNextPixel~q )

	.dataa(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|Add5~4_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[2]~0 .lut_mask = 16'hF3F7;
defparam \tiledRasterizer|shader|nextY[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N27
dffeas \tiledRasterizer|shader|y[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N12
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~6 (
// Equation(s):
// \tiledRasterizer|shader|Add5~6_combout  = (\tiledRasterizer|shader|y [3] & (!\tiledRasterizer|shader|Add5~5 )) # (!\tiledRasterizer|shader|y [3] & ((\tiledRasterizer|shader|Add5~5 ) # (GND)))
// \tiledRasterizer|shader|Add5~7  = CARRY((!\tiledRasterizer|shader|Add5~5 ) # (!\tiledRasterizer|shader|y [3]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add5~5 ),
	.combout(\tiledRasterizer|shader|Add5~6_combout ),
	.cout(\tiledRasterizer|shader|Add5~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~6 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N2
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[4]~2 (
// Equation(s):
// \tiledRasterizer|shader|nextY[4]~2_combout  = (\tiledRasterizer|shader|Add5~8_combout  & (\tiledRasterizer|shader|state.chooseNextPixel~q  & ((\tiledRasterizer|shader|LessThan6~2_combout ) # (\tiledRasterizer|shader|x[5]~2_combout ))))

	.dataa(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datab(\tiledRasterizer|shader|Add5~8_combout ),
	.datac(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[4]~2 .lut_mask = 16'hC080;
defparam \tiledRasterizer|shader|nextY[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N3
dffeas \tiledRasterizer|shader|y[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N14
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~8 (
// Equation(s):
// \tiledRasterizer|shader|Add5~8_combout  = (\tiledRasterizer|shader|y [4] & (\tiledRasterizer|shader|Add5~7  $ (GND))) # (!\tiledRasterizer|shader|y [4] & (!\tiledRasterizer|shader|Add5~7  & VCC))
// \tiledRasterizer|shader|Add5~9  = CARRY((\tiledRasterizer|shader|y [4] & !\tiledRasterizer|shader|Add5~7 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add5~7 ),
	.combout(\tiledRasterizer|shader|Add5~8_combout ),
	.cout(\tiledRasterizer|shader|Add5~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~8 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N28
cycloneive_lcell_comb \tiledRasterizer|shader|x[5]~0 (
// Equation(s):
// \tiledRasterizer|shader|x[5]~0_combout  = ((!\tiledRasterizer|shader|Add5~6_combout  & (!\tiledRasterizer|shader|Add5~2_combout  & !\tiledRasterizer|shader|Add5~4_combout ))) # (!\tiledRasterizer|shader|Add5~8_combout )

	.dataa(\tiledRasterizer|shader|Add5~6_combout ),
	.datab(\tiledRasterizer|shader|Add5~8_combout ),
	.datac(\tiledRasterizer|shader|Add5~2_combout ),
	.datad(\tiledRasterizer|shader|Add5~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|x[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|x[5]~0 .lut_mask = 16'h3337;
defparam \tiledRasterizer|shader|x[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N4
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[5]~3 (
// Equation(s):
// \tiledRasterizer|shader|nextY[5]~3_combout  = ((\tiledRasterizer|shader|Add5~10_combout ) # ((!\tiledRasterizer|shader|LessThan6~2_combout  & !\tiledRasterizer|shader|x[5]~2_combout ))) # (!\tiledRasterizer|shader|state.chooseNextPixel~q )

	.dataa(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datab(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datac(\tiledRasterizer|shader|Add5~10_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[5]~3 .lut_mask = 16'hF5F7;
defparam \tiledRasterizer|shader|nextY[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y25_N5
dffeas \tiledRasterizer|shader|y[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~10 (
// Equation(s):
// \tiledRasterizer|shader|Add5~10_combout  = (\tiledRasterizer|shader|y [5] & (!\tiledRasterizer|shader|Add5~9 )) # (!\tiledRasterizer|shader|y [5] & ((\tiledRasterizer|shader|Add5~9 ) # (GND)))
// \tiledRasterizer|shader|Add5~11  = CARRY((!\tiledRasterizer|shader|Add5~9 ) # (!\tiledRasterizer|shader|y [5]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add5~9 ),
	.combout(\tiledRasterizer|shader|Add5~10_combout ),
	.cout(\tiledRasterizer|shader|Add5~11 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~10 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N22
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[6]~4 (
// Equation(s):
// \tiledRasterizer|shader|nextY[6]~4_combout  = ((\tiledRasterizer|shader|Add5~12_combout ) # ((!\tiledRasterizer|shader|x[5]~2_combout  & !\tiledRasterizer|shader|LessThan6~2_combout ))) # (!\tiledRasterizer|shader|state.chooseNextPixel~q )

	.dataa(\tiledRasterizer|shader|x[5]~2_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datad(\tiledRasterizer|shader|Add5~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[6]~4 .lut_mask = 16'hFF37;
defparam \tiledRasterizer|shader|nextY[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N23
dffeas \tiledRasterizer|shader|y[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~12 (
// Equation(s):
// \tiledRasterizer|shader|Add5~12_combout  = (\tiledRasterizer|shader|y [6] & (\tiledRasterizer|shader|Add5~11  $ (GND))) # (!\tiledRasterizer|shader|y [6] & (!\tiledRasterizer|shader|Add5~11  & VCC))
// \tiledRasterizer|shader|Add5~13  = CARRY((\tiledRasterizer|shader|y [6] & !\tiledRasterizer|shader|Add5~11 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add5~11 ),
	.combout(\tiledRasterizer|shader|Add5~12_combout ),
	.cout(\tiledRasterizer|shader|Add5~13 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~12 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N30
cycloneive_lcell_comb \tiledRasterizer|shader|x[5]~1 (
// Equation(s):
// \tiledRasterizer|shader|x[5]~1_combout  = (!\tiledRasterizer|shader|Add5~12_combout  & ((\tiledRasterizer|shader|x[5]~0_combout ) # (!\tiledRasterizer|shader|Add5~10_combout )))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|x[5]~0_combout ),
	.datac(\tiledRasterizer|shader|Add5~10_combout ),
	.datad(\tiledRasterizer|shader|Add5~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|x[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|x[5]~1 .lut_mask = 16'h00CF;
defparam \tiledRasterizer|shader|x[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N18
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[8]~6 (
// Equation(s):
// \tiledRasterizer|shader|nextY[8]~6_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (\tiledRasterizer|shader|Add5~16_combout  & ((\tiledRasterizer|shader|x[5]~2_combout ) # (\tiledRasterizer|shader|LessThan6~2_combout ))))

	.dataa(\tiledRasterizer|shader|x[5]~2_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datad(\tiledRasterizer|shader|Add5~16_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[8]~6 .lut_mask = 16'hC800;
defparam \tiledRasterizer|shader|nextY[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N19
dffeas \tiledRasterizer|shader|y[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~14 (
// Equation(s):
// \tiledRasterizer|shader|Add5~14_combout  = (\tiledRasterizer|shader|y [7] & (!\tiledRasterizer|shader|Add5~13 )) # (!\tiledRasterizer|shader|y [7] & ((\tiledRasterizer|shader|Add5~13 ) # (GND)))
// \tiledRasterizer|shader|Add5~15  = CARRY((!\tiledRasterizer|shader|Add5~13 ) # (!\tiledRasterizer|shader|y [7]))

	.dataa(\tiledRasterizer|shader|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add5~13 ),
	.combout(\tiledRasterizer|shader|Add5~14_combout ),
	.cout(\tiledRasterizer|shader|Add5~15 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~14 .lut_mask = 16'h5A5F;
defparam \tiledRasterizer|shader|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N8
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[7]~5 (
// Equation(s):
// \tiledRasterizer|shader|nextY[7]~5_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (\tiledRasterizer|shader|Add5~14_combout  & ((\tiledRasterizer|shader|LessThan6~2_combout ) # (\tiledRasterizer|shader|x[5]~2_combout ))))

	.dataa(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|Add5~14_combout ),
	.datad(\tiledRasterizer|shader|x[5]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[7]~5 .lut_mask = 16'hC080;
defparam \tiledRasterizer|shader|nextY[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N9
dffeas \tiledRasterizer|shader|y[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~16 (
// Equation(s):
// \tiledRasterizer|shader|Add5~16_combout  = (\tiledRasterizer|shader|y [8] & (\tiledRasterizer|shader|Add5~15  $ (GND))) # (!\tiledRasterizer|shader|y [8] & (!\tiledRasterizer|shader|Add5~15  & VCC))
// \tiledRasterizer|shader|Add5~17  = CARRY((\tiledRasterizer|shader|y [8] & !\tiledRasterizer|shader|Add5~15 ))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add5~15 ),
	.combout(\tiledRasterizer|shader|Add5~16_combout ),
	.cout(\tiledRasterizer|shader|Add5~17 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~16 .lut_mask = 16'hC30C;
defparam \tiledRasterizer|shader|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N12
cycloneive_lcell_comb \tiledRasterizer|shader|nextY[9]~7 (
// Equation(s):
// \tiledRasterizer|shader|nextY[9]~7_combout  = (\tiledRasterizer|shader|state.chooseNextPixel~q  & (\tiledRasterizer|shader|Add5~18_combout  & ((\tiledRasterizer|shader|x[5]~2_combout ) # (\tiledRasterizer|shader|LessThan6~2_combout ))))

	.dataa(\tiledRasterizer|shader|x[5]~2_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datad(\tiledRasterizer|shader|Add5~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextY[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextY[9]~7 .lut_mask = 16'hC800;
defparam \tiledRasterizer|shader|nextY[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N13
dffeas \tiledRasterizer|shader|y[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|nextY[9]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|y[9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add5~18 (
// Equation(s):
// \tiledRasterizer|shader|Add5~18_combout  = \tiledRasterizer|shader|Add5~17  $ (\tiledRasterizer|shader|y [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|y [9]),
	.cin(\tiledRasterizer|shader|Add5~17 ),
	.combout(\tiledRasterizer|shader|Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add5~18 .lut_mask = 16'h0FF0;
defparam \tiledRasterizer|shader|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N14
cycloneive_lcell_comb \tiledRasterizer|shader|x[5]~2 (
// Equation(s):
// \tiledRasterizer|shader|x[5]~2_combout  = (\tiledRasterizer|shader|x[5]~1_combout  & (!\tiledRasterizer|shader|Add5~16_combout  & (!\tiledRasterizer|shader|Add5~14_combout  & !\tiledRasterizer|shader|Add5~18_combout )))

	.dataa(\tiledRasterizer|shader|x[5]~1_combout ),
	.datab(\tiledRasterizer|shader|Add5~16_combout ),
	.datac(\tiledRasterizer|shader|Add5~14_combout ),
	.datad(\tiledRasterizer|shader|Add5~18_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|x[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|x[5]~2 .lut_mask = 16'h0002;
defparam \tiledRasterizer|shader|x[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N2
cycloneive_lcell_comb \tiledRasterizer|shader|nextState.done~0 (
// Equation(s):
// \tiledRasterizer|shader|nextState.done~0_combout  = (!\tiledRasterizer|shader|x[5]~2_combout  & (\tiledRasterizer|shader|state.chooseNextPixel~q  & !\tiledRasterizer|shader|LessThan6~2_combout ))

	.dataa(\tiledRasterizer|shader|x[5]~2_combout ),
	.datab(\tiledRasterizer|shader|state.chooseNextPixel~q ),
	.datac(\tiledRasterizer|shader|LessThan6~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|nextState.done~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|nextState.done~0 .lut_mask = 16'h0404;
defparam \tiledRasterizer|shader|nextState.done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y25_N25
dffeas \tiledRasterizer|shader|state.done (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|nextState.done~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|state.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|state.done .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|state.done .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N25
dffeas \tiledRasterizer|shader|doneRasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|shader|state.done~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|doneRasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|doneRasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|doneRasterizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N24
cycloneive_lcell_comb \tiledRasterizer|Selector2~0 (
// Equation(s):
// \tiledRasterizer|Selector2~0_combout  = (\tiledRasterizer|state.done~q  & ((\rasterTrigger~q ) # ((\tiledRasterizer|shader|doneRasterizing~q  & \tiledRasterizer|state.rasterizing~q )))) # (!\tiledRasterizer|state.done~q  & 
// (((\tiledRasterizer|shader|doneRasterizing~q  & \tiledRasterizer|state.rasterizing~q ))))

	.dataa(\tiledRasterizer|state.done~q ),
	.datab(\rasterTrigger~q ),
	.datac(\tiledRasterizer|shader|doneRasterizing~q ),
	.datad(\tiledRasterizer|state.rasterizing~q ),
	.cin(gnd),
	.combout(\tiledRasterizer|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|Selector2~0 .lut_mask = 16'hF888;
defparam \tiledRasterizer|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N30
cycloneive_lcell_comb \tiledRasterizer|state.done~feeder (
// Equation(s):
// \tiledRasterizer|state.done~feeder_combout  = \tiledRasterizer|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|Selector2~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|state.done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|state.done~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|state.done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N31
dffeas \tiledRasterizer|state.done (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|state.done~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|state.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|state.done .is_wysiwyg = "true";
defparam \tiledRasterizer|state.done .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N29
dffeas \tiledRasterizer|doneRasterizing (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tiledRasterizer|state.done~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|doneRasterizing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|doneRasterizing .is_wysiwyg = "true";
defparam \tiledRasterizer|doneRasterizing .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N28
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\state.rasterTile~q  & (((\lastDoneStreaming~q ) # (!\tiledRasterizer|doneRasterizing~q )) # (!\SRAM|doneStreaming~q )))

	.dataa(\SRAM|doneStreaming~q ),
	.datab(\state.rasterTile~q ),
	.datac(\tiledRasterizer|doneRasterizing~q ),
	.datad(\lastDoneStreaming~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h3313;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N8
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (!\state.initState~q  & (!\Selector1~0_combout  & ((\always1~2_combout ) # (!\state.moveTile~q ))))

	.dataa(\state.moveTile~q ),
	.datab(\state.initState~q ),
	.datac(\always1~2_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h0031;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N9
dffeas \state.rasterTile (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.rasterTile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.rasterTile .is_wysiwyg = "true";
defparam \state.rasterTile .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N12
cycloneive_lcell_comb \nextState.moveTile~0 (
// Equation(s):
// \nextState.moveTile~0_combout  = (!\lastDoneStreaming~q  & (!\state.rasterTile~q  & (\SRAM|doneStreaming~q  & \tiledRasterizer|doneRasterizing~q )))

	.dataa(\lastDoneStreaming~q ),
	.datab(\state.rasterTile~q ),
	.datac(\SRAM|doneStreaming~q ),
	.datad(\tiledRasterizer|doneRasterizing~q ),
	.cin(gnd),
	.combout(\nextState.moveTile~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextState.moveTile~0 .lut_mask = 16'h1000;
defparam \nextState.moveTile~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N13
dffeas \state.moveTile (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\nextState.moveTile~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.moveTile~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.moveTile .is_wysiwyg = "true";
defparam \state.moveTile .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N0
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\state.moveTile~q  & !\state.initState~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.moveTile~q ),
	.datad(\state.initState~q ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h000F;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N1
dffeas rasterTileID(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\WideOr0~0_combout ),
	.asdata(\state.moveTile~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rasterTileID~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rasterTileID~q ),
	.prn(vcc));
// synopsys translate_off
defparam rasterTileID.is_wysiwyg = "true";
defparam rasterTileID.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N4
cycloneive_lcell_comb \nextStreamingTileID~0 (
// Equation(s):
// \nextStreamingTileID~0_combout  = (\state.moveTile~q  & ((\rasterTileID~q ))) # (!\state.moveTile~q  & (\streamingTileID~q ))

	.dataa(\streamingTileID~q ),
	.datab(\rasterTileID~q ),
	.datac(\state.moveTile~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nextStreamingTileID~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextStreamingTileID~0 .lut_mask = 16'hCACA;
defparam \nextStreamingTileID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~0 (
// Equation(s):
// \tiledRasterizer|shader|Add3~0_combout  = (\tiledRasterizer|shader|y [3] & ((GND) # (!rasteryOffset[3]))) # (!\tiledRasterizer|shader|y [3] & (rasteryOffset[3] $ (GND)))
// \tiledRasterizer|shader|Add3~1  = CARRY((\tiledRasterizer|shader|y [3]) # (!rasteryOffset[3]))

	.dataa(\tiledRasterizer|shader|y [3]),
	.datab(rasteryOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add3~0_combout ),
	.cout(\tiledRasterizer|shader|Add3~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~0 .lut_mask = 16'h66BB;
defparam \tiledRasterizer|shader|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N12
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~0 (
// Equation(s):
// \tiledRasterizer|shader|Add2~0_combout  = (\tiledRasterizer|shader|x [3] & ((GND) # (!rasterxOffset[3]))) # (!\tiledRasterizer|shader|x [3] & (rasterxOffset[3] $ (GND)))
// \tiledRasterizer|shader|Add2~1  = CARRY((\tiledRasterizer|shader|x [3]) # (!rasterxOffset[3]))

	.dataa(\tiledRasterizer|shader|x [3]),
	.datab(rasterxOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add2~0_combout ),
	.cout(\tiledRasterizer|shader|Add2~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~0 .lut_mask = 16'h66BB;
defparam \tiledRasterizer|shader|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N14
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~2 (
// Equation(s):
// \tiledRasterizer|shader|Add2~2_combout  = (rasterxOffset[4] & ((\tiledRasterizer|shader|x [4] & (!\tiledRasterizer|shader|Add2~1 )) # (!\tiledRasterizer|shader|x [4] & ((\tiledRasterizer|shader|Add2~1 ) # (GND))))) # (!rasterxOffset[4] & 
// ((\tiledRasterizer|shader|x [4] & (\tiledRasterizer|shader|Add2~1  & VCC)) # (!\tiledRasterizer|shader|x [4] & (!\tiledRasterizer|shader|Add2~1 ))))
// \tiledRasterizer|shader|Add2~3  = CARRY((rasterxOffset[4] & ((!\tiledRasterizer|shader|Add2~1 ) # (!\tiledRasterizer|shader|x [4]))) # (!rasterxOffset[4] & (!\tiledRasterizer|shader|x [4] & !\tiledRasterizer|shader|Add2~1 )))

	.dataa(rasterxOffset[4]),
	.datab(\tiledRasterizer|shader|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~1 ),
	.combout(\tiledRasterizer|shader|Add2~2_combout ),
	.cout(\tiledRasterizer|shader|Add2~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~2 .lut_mask = 16'h692B;
defparam \tiledRasterizer|shader|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~4 (
// Equation(s):
// \tiledRasterizer|shader|Add2~4_combout  = ((\tiledRasterizer|shader|x [5] $ (rasterxOffset[5] $ (\tiledRasterizer|shader|Add2~3 )))) # (GND)
// \tiledRasterizer|shader|Add2~5  = CARRY((\tiledRasterizer|shader|x [5] & ((!\tiledRasterizer|shader|Add2~3 ) # (!rasterxOffset[5]))) # (!\tiledRasterizer|shader|x [5] & (!rasterxOffset[5] & !\tiledRasterizer|shader|Add2~3 )))

	.dataa(\tiledRasterizer|shader|x [5]),
	.datab(rasterxOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~3 ),
	.combout(\tiledRasterizer|shader|Add2~4_combout ),
	.cout(\tiledRasterizer|shader|Add2~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~4 .lut_mask = 16'h962B;
defparam \tiledRasterizer|shader|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~6 (
// Equation(s):
// \tiledRasterizer|shader|Add2~6_combout  = (\tiledRasterizer|shader|x [6] & ((rasterxOffset[6] & (!\tiledRasterizer|shader|Add2~5 )) # (!rasterxOffset[6] & (\tiledRasterizer|shader|Add2~5  & VCC)))) # (!\tiledRasterizer|shader|x [6] & ((rasterxOffset[6] & 
// ((\tiledRasterizer|shader|Add2~5 ) # (GND))) # (!rasterxOffset[6] & (!\tiledRasterizer|shader|Add2~5 ))))
// \tiledRasterizer|shader|Add2~7  = CARRY((\tiledRasterizer|shader|x [6] & (rasterxOffset[6] & !\tiledRasterizer|shader|Add2~5 )) # (!\tiledRasterizer|shader|x [6] & ((rasterxOffset[6]) # (!\tiledRasterizer|shader|Add2~5 ))))

	.dataa(\tiledRasterizer|shader|x [6]),
	.datab(rasterxOffset[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~5 ),
	.combout(\tiledRasterizer|shader|Add2~6_combout ),
	.cout(\tiledRasterizer|shader|Add2~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~6 .lut_mask = 16'h694D;
defparam \tiledRasterizer|shader|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~8 (
// Equation(s):
// \tiledRasterizer|shader|Add2~8_combout  = ((rasterxOffset[7] $ (\tiledRasterizer|shader|x [7] $ (\tiledRasterizer|shader|Add2~7 )))) # (GND)
// \tiledRasterizer|shader|Add2~9  = CARRY((rasterxOffset[7] & (\tiledRasterizer|shader|x [7] & !\tiledRasterizer|shader|Add2~7 )) # (!rasterxOffset[7] & ((\tiledRasterizer|shader|x [7]) # (!\tiledRasterizer|shader|Add2~7 ))))

	.dataa(rasterxOffset[7]),
	.datab(\tiledRasterizer|shader|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~7 ),
	.combout(\tiledRasterizer|shader|Add2~8_combout ),
	.cout(\tiledRasterizer|shader|Add2~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~8 .lut_mask = 16'h964D;
defparam \tiledRasterizer|shader|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~10 (
// Equation(s):
// \tiledRasterizer|shader|Add2~10_combout  = (\tiledRasterizer|shader|x [8] & ((rasterxOffset[8] & (!\tiledRasterizer|shader|Add2~9 )) # (!rasterxOffset[8] & (\tiledRasterizer|shader|Add2~9  & VCC)))) # (!\tiledRasterizer|shader|x [8] & ((rasterxOffset[8] & 
// ((\tiledRasterizer|shader|Add2~9 ) # (GND))) # (!rasterxOffset[8] & (!\tiledRasterizer|shader|Add2~9 ))))
// \tiledRasterizer|shader|Add2~11  = CARRY((\tiledRasterizer|shader|x [8] & (rasterxOffset[8] & !\tiledRasterizer|shader|Add2~9 )) # (!\tiledRasterizer|shader|x [8] & ((rasterxOffset[8]) # (!\tiledRasterizer|shader|Add2~9 ))))

	.dataa(\tiledRasterizer|shader|x [8]),
	.datab(rasterxOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add2~9 ),
	.combout(\tiledRasterizer|shader|Add2~10_combout ),
	.cout(\tiledRasterizer|shader|Add2~11 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~10 .lut_mask = 16'h694D;
defparam \tiledRasterizer|shader|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add2~12 (
// Equation(s):
// \tiledRasterizer|shader|Add2~12_combout  = rasterxOffset[9] $ (\tiledRasterizer|shader|Add2~11  $ (\tiledRasterizer|shader|x [9]))

	.dataa(gnd),
	.datab(rasterxOffset[9]),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|x [9]),
	.cin(\tiledRasterizer|shader|Add2~11 ),
	.combout(\tiledRasterizer|shader|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add2~12 .lut_mask = 16'hC33C;
defparam \tiledRasterizer|shader|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N0
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~1 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~1_combout  = (!\tiledRasterizer|shader|Add3~0_combout  & (!\tiledRasterizer|shader|Add2~12_combout  & (!\tiledRasterizer|shader|Add2~10_combout  & !\tiledRasterizer|shader|Add2~8_combout )))

	.dataa(\tiledRasterizer|shader|Add3~0_combout ),
	.datab(\tiledRasterizer|shader|Add2~12_combout ),
	.datac(\tiledRasterizer|shader|Add2~10_combout ),
	.datad(\tiledRasterizer|shader|Add2~8_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~1 .lut_mask = 16'h0001;
defparam \tiledRasterizer|shader|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N28
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~0 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~0_combout  = (!\tiledRasterizer|shader|Add2~0_combout  & (!\tiledRasterizer|shader|Add2~6_combout  & (!\tiledRasterizer|shader|Add2~2_combout  & !\tiledRasterizer|shader|Add2~4_combout )))

	.dataa(\tiledRasterizer|shader|Add2~0_combout ),
	.datab(\tiledRasterizer|shader|Add2~6_combout ),
	.datac(\tiledRasterizer|shader|Add2~2_combout ),
	.datad(\tiledRasterizer|shader|Add2~4_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~0 .lut_mask = 16'h0001;
defparam \tiledRasterizer|shader|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~2 (
// Equation(s):
// \tiledRasterizer|shader|Add3~2_combout  = (rasteryOffset[4] & ((\tiledRasterizer|shader|y [4] & (!\tiledRasterizer|shader|Add3~1 )) # (!\tiledRasterizer|shader|y [4] & ((\tiledRasterizer|shader|Add3~1 ) # (GND))))) # (!rasteryOffset[4] & 
// ((\tiledRasterizer|shader|y [4] & (\tiledRasterizer|shader|Add3~1  & VCC)) # (!\tiledRasterizer|shader|y [4] & (!\tiledRasterizer|shader|Add3~1 ))))
// \tiledRasterizer|shader|Add3~3  = CARRY((rasteryOffset[4] & ((!\tiledRasterizer|shader|Add3~1 ) # (!\tiledRasterizer|shader|y [4]))) # (!rasteryOffset[4] & (!\tiledRasterizer|shader|y [4] & !\tiledRasterizer|shader|Add3~1 )))

	.dataa(rasteryOffset[4]),
	.datab(\tiledRasterizer|shader|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add3~1 ),
	.combout(\tiledRasterizer|shader|Add3~2_combout ),
	.cout(\tiledRasterizer|shader|Add3~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~2 .lut_mask = 16'h692B;
defparam \tiledRasterizer|shader|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~4 (
// Equation(s):
// \tiledRasterizer|shader|Add3~4_combout  = ((rasteryOffset[5] $ (\tiledRasterizer|shader|y [5] $ (\tiledRasterizer|shader|Add3~3 )))) # (GND)
// \tiledRasterizer|shader|Add3~5  = CARRY((rasteryOffset[5] & (\tiledRasterizer|shader|y [5] & !\tiledRasterizer|shader|Add3~3 )) # (!rasteryOffset[5] & ((\tiledRasterizer|shader|y [5]) # (!\tiledRasterizer|shader|Add3~3 ))))

	.dataa(rasteryOffset[5]),
	.datab(\tiledRasterizer|shader|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add3~3 ),
	.combout(\tiledRasterizer|shader|Add3~4_combout ),
	.cout(\tiledRasterizer|shader|Add3~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~4 .lut_mask = 16'h964D;
defparam \tiledRasterizer|shader|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~6 (
// Equation(s):
// \tiledRasterizer|shader|Add3~6_combout  = (\tiledRasterizer|shader|y [6] & ((rasteryOffset[6] & (!\tiledRasterizer|shader|Add3~5 )) # (!rasteryOffset[6] & (\tiledRasterizer|shader|Add3~5  & VCC)))) # (!\tiledRasterizer|shader|y [6] & ((rasteryOffset[6] & 
// ((\tiledRasterizer|shader|Add3~5 ) # (GND))) # (!rasteryOffset[6] & (!\tiledRasterizer|shader|Add3~5 ))))
// \tiledRasterizer|shader|Add3~7  = CARRY((\tiledRasterizer|shader|y [6] & (rasteryOffset[6] & !\tiledRasterizer|shader|Add3~5 )) # (!\tiledRasterizer|shader|y [6] & ((rasteryOffset[6]) # (!\tiledRasterizer|shader|Add3~5 ))))

	.dataa(\tiledRasterizer|shader|y [6]),
	.datab(rasteryOffset[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add3~5 ),
	.combout(\tiledRasterizer|shader|Add3~6_combout ),
	.cout(\tiledRasterizer|shader|Add3~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~6 .lut_mask = 16'h694D;
defparam \tiledRasterizer|shader|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N26
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~8 (
// Equation(s):
// \tiledRasterizer|shader|Add3~8_combout  = ((\tiledRasterizer|shader|y [7] $ (rasteryOffset[7] $ (\tiledRasterizer|shader|Add3~7 )))) # (GND)
// \tiledRasterizer|shader|Add3~9  = CARRY((\tiledRasterizer|shader|y [7] & ((!\tiledRasterizer|shader|Add3~7 ) # (!rasteryOffset[7]))) # (!\tiledRasterizer|shader|y [7] & (!rasteryOffset[7] & !\tiledRasterizer|shader|Add3~7 )))

	.dataa(\tiledRasterizer|shader|y [7]),
	.datab(rasteryOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add3~7 ),
	.combout(\tiledRasterizer|shader|Add3~8_combout ),
	.cout(\tiledRasterizer|shader|Add3~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~8 .lut_mask = 16'h962B;
defparam \tiledRasterizer|shader|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~2 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~2_combout  = (!\tiledRasterizer|shader|Add3~8_combout  & (!\tiledRasterizer|shader|Add3~2_combout  & (!\tiledRasterizer|shader|Add3~4_combout  & !\tiledRasterizer|shader|Add3~6_combout )))

	.dataa(\tiledRasterizer|shader|Add3~8_combout ),
	.datab(\tiledRasterizer|shader|Add3~2_combout ),
	.datac(\tiledRasterizer|shader|Add3~4_combout ),
	.datad(\tiledRasterizer|shader|Add3~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~2 .lut_mask = 16'h0001;
defparam \tiledRasterizer|shader|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N28
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~10 (
// Equation(s):
// \tiledRasterizer|shader|Add3~10_combout  = (\tiledRasterizer|shader|y [8] & ((rasteryOffset[8] & (!\tiledRasterizer|shader|Add3~9 )) # (!rasteryOffset[8] & (\tiledRasterizer|shader|Add3~9  & VCC)))) # (!\tiledRasterizer|shader|y [8] & ((rasteryOffset[8] & 
// ((\tiledRasterizer|shader|Add3~9 ) # (GND))) # (!rasteryOffset[8] & (!\tiledRasterizer|shader|Add3~9 ))))
// \tiledRasterizer|shader|Add3~11  = CARRY((\tiledRasterizer|shader|y [8] & (rasteryOffset[8] & !\tiledRasterizer|shader|Add3~9 )) # (!\tiledRasterizer|shader|y [8] & ((rasteryOffset[8]) # (!\tiledRasterizer|shader|Add3~9 ))))

	.dataa(\tiledRasterizer|shader|y [8]),
	.datab(rasteryOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add3~9 ),
	.combout(\tiledRasterizer|shader|Add3~10_combout ),
	.cout(\tiledRasterizer|shader|Add3~11 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~10 .lut_mask = 16'h694D;
defparam \tiledRasterizer|shader|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N30
cycloneive_lcell_comb \tiledRasterizer|shader|Add3~12 (
// Equation(s):
// \tiledRasterizer|shader|Add3~12_combout  = rasteryOffset[9] $ (\tiledRasterizer|shader|Add3~11  $ (\tiledRasterizer|shader|y [9]))

	.dataa(rasteryOffset[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|y [9]),
	.cin(\tiledRasterizer|shader|Add3~11 ),
	.combout(\tiledRasterizer|shader|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add3~12 .lut_mask = 16'hA55A;
defparam \tiledRasterizer|shader|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N0
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~3 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~3_combout  = (!\tiledRasterizer|shader|Add3~12_combout  & !\tiledRasterizer|shader|Add3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Add3~12_combout ),
	.datad(\tiledRasterizer|shader|Add3~10_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~3 .lut_mask = 16'h000F;
defparam \tiledRasterizer|shader|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N30
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~4 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~4_combout  = (\tiledRasterizer|shader|Decoder0~1_combout  & (\tiledRasterizer|shader|Decoder0~0_combout  & (\tiledRasterizer|shader|Decoder0~2_combout  & \tiledRasterizer|shader|Decoder0~3_combout )))

	.dataa(\tiledRasterizer|shader|Decoder0~1_combout ),
	.datab(\tiledRasterizer|shader|Decoder0~0_combout ),
	.datac(\tiledRasterizer|shader|Decoder0~2_combout ),
	.datad(\tiledRasterizer|shader|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~4 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N4
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~6 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~6_combout  = (\tiledRasterizer|shader|Decoder0~4_combout  & !\tiledRasterizer|shader|x [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tiledRasterizer|shader|Decoder0~4_combout ),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~6 .lut_mask = 16'h00F0;
defparam \tiledRasterizer|shader|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N14
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~1 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~1_cout  = CARRY((!\tiledRasterizer|shader|x [3] & rasterxOffset[3]))

	.dataa(\tiledRasterizer|shader|x [3]),
	.datab(rasterxOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan0~1_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~1 .lut_mask = 16'h0044;
defparam \tiledRasterizer|shader|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N16
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~3 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~3_cout  = CARRY((\tiledRasterizer|shader|x [4] & ((!\tiledRasterizer|shader|LessThan0~1_cout ) # (!rasterxOffset[4]))) # (!\tiledRasterizer|shader|x [4] & (!rasterxOffset[4] & !\tiledRasterizer|shader|LessThan0~1_cout )))

	.dataa(\tiledRasterizer|shader|x [4]),
	.datab(rasterxOffset[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan0~1_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan0~3_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~3 .lut_mask = 16'h002B;
defparam \tiledRasterizer|shader|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N18
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~5 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~5_cout  = CARRY((\tiledRasterizer|shader|x [5] & (rasterxOffset[5] & !\tiledRasterizer|shader|LessThan0~3_cout )) # (!\tiledRasterizer|shader|x [5] & ((rasterxOffset[5]) # (!\tiledRasterizer|shader|LessThan0~3_cout ))))

	.dataa(\tiledRasterizer|shader|x [5]),
	.datab(rasterxOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan0~3_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan0~5_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~5 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N20
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~7 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~7_cout  = CARRY((rasterxOffset[6] & (\tiledRasterizer|shader|x [6] & !\tiledRasterizer|shader|LessThan0~5_cout )) # (!rasterxOffset[6] & ((\tiledRasterizer|shader|x [6]) # (!\tiledRasterizer|shader|LessThan0~5_cout ))))

	.dataa(rasterxOffset[6]),
	.datab(\tiledRasterizer|shader|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan0~5_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan0~7_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~7 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N22
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~9 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~9_cout  = CARRY((\tiledRasterizer|shader|x [7] & (rasterxOffset[7] & !\tiledRasterizer|shader|LessThan0~7_cout )) # (!\tiledRasterizer|shader|x [7] & ((rasterxOffset[7]) # (!\tiledRasterizer|shader|LessThan0~7_cout ))))

	.dataa(\tiledRasterizer|shader|x [7]),
	.datab(rasterxOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan0~7_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan0~9_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~9 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~11 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~11_cout  = CARRY((rasterxOffset[8] & (\tiledRasterizer|shader|x [8] & !\tiledRasterizer|shader|LessThan0~9_cout )) # (!rasterxOffset[8] & ((\tiledRasterizer|shader|x [8]) # (!\tiledRasterizer|shader|LessThan0~9_cout ))))

	.dataa(rasterxOffset[8]),
	.datab(\tiledRasterizer|shader|x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan0~9_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan0~11_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~11 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan0~12 (
// Equation(s):
// \tiledRasterizer|shader|LessThan0~12_combout  = (rasterxOffset[9] & ((!\tiledRasterizer|shader|x [9]) # (!\tiledRasterizer|shader|LessThan0~11_cout ))) # (!rasterxOffset[9] & (!\tiledRasterizer|shader|LessThan0~11_cout  & !\tiledRasterizer|shader|x [9]))

	.dataa(rasterxOffset[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|x [9]),
	.cin(\tiledRasterizer|shader|LessThan0~11_cout ),
	.combout(\tiledRasterizer|shader|LessThan0~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan0~12 .lut_mask = 16'h0AAF;
defparam \tiledRasterizer|shader|LessThan0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~0 (
// Equation(s):
// \tiledRasterizer|shader|Add0~0_combout  = (rasterxOffset[4] & (rasterxOffset[3] $ (VCC))) # (!rasterxOffset[4] & (rasterxOffset[3] & VCC))
// \tiledRasterizer|shader|Add0~1  = CARRY((rasterxOffset[4] & rasterxOffset[3]))

	.dataa(rasterxOffset[4]),
	.datab(rasterxOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add0~0_combout ),
	.cout(\tiledRasterizer|shader|Add0~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~0 .lut_mask = 16'h6688;
defparam \tiledRasterizer|shader|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~2 (
// Equation(s):
// \tiledRasterizer|shader|Add0~2_combout  = (rasterxOffset[5] & (!\tiledRasterizer|shader|Add0~1 )) # (!rasterxOffset[5] & ((\tiledRasterizer|shader|Add0~1 ) # (GND)))
// \tiledRasterizer|shader|Add0~3  = CARRY((!\tiledRasterizer|shader|Add0~1 ) # (!rasterxOffset[5]))

	.dataa(rasterxOffset[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~1 ),
	.combout(\tiledRasterizer|shader|Add0~2_combout ),
	.cout(\tiledRasterizer|shader|Add0~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~2 .lut_mask = 16'h5A5F;
defparam \tiledRasterizer|shader|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~4 (
// Equation(s):
// \tiledRasterizer|shader|Add0~4_combout  = (rasterxOffset[6] & (\tiledRasterizer|shader|Add0~3  $ (GND))) # (!rasterxOffset[6] & (!\tiledRasterizer|shader|Add0~3  & VCC))
// \tiledRasterizer|shader|Add0~5  = CARRY((rasterxOffset[6] & !\tiledRasterizer|shader|Add0~3 ))

	.dataa(rasterxOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~3 ),
	.combout(\tiledRasterizer|shader|Add0~4_combout ),
	.cout(\tiledRasterizer|shader|Add0~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~4 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~6 (
// Equation(s):
// \tiledRasterizer|shader|Add0~6_combout  = (rasterxOffset[7] & (!\tiledRasterizer|shader|Add0~5 )) # (!rasterxOffset[7] & ((\tiledRasterizer|shader|Add0~5 ) # (GND)))
// \tiledRasterizer|shader|Add0~7  = CARRY((!\tiledRasterizer|shader|Add0~5 ) # (!rasterxOffset[7]))

	.dataa(rasterxOffset[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~5 ),
	.combout(\tiledRasterizer|shader|Add0~6_combout ),
	.cout(\tiledRasterizer|shader|Add0~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~6 .lut_mask = 16'h5A5F;
defparam \tiledRasterizer|shader|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~8 (
// Equation(s):
// \tiledRasterizer|shader|Add0~8_combout  = (rasterxOffset[8] & (\tiledRasterizer|shader|Add0~7  $ (GND))) # (!rasterxOffset[8] & (!\tiledRasterizer|shader|Add0~7  & VCC))
// \tiledRasterizer|shader|Add0~9  = CARRY((rasterxOffset[8] & !\tiledRasterizer|shader|Add0~7 ))

	.dataa(rasterxOffset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add0~7 ),
	.combout(\tiledRasterizer|shader|Add0~8_combout ),
	.cout(\tiledRasterizer|shader|Add0~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~8 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N26
cycloneive_lcell_comb \tiledRasterizer|shader|Add0~10 (
// Equation(s):
// \tiledRasterizer|shader|Add0~10_combout  = \tiledRasterizer|shader|Add0~9  $ (rasterxOffset[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasterxOffset[9]),
	.cin(\tiledRasterizer|shader|Add0~9 ),
	.combout(\tiledRasterizer|shader|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add0~10 .lut_mask = 16'h0FF0;
defparam \tiledRasterizer|shader|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N0
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan1~1 (
// Equation(s):
// \tiledRasterizer|shader|LessThan1~1_cout  = CARRY((!\tiledRasterizer|shader|x [3] & !rasterxOffset[3]))

	.dataa(\tiledRasterizer|shader|x [3]),
	.datab(rasterxOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan1~1_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan1~1 .lut_mask = 16'h0011;
defparam \tiledRasterizer|shader|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N2
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan1~3 (
// Equation(s):
// \tiledRasterizer|shader|LessThan1~3_cout  = CARRY((\tiledRasterizer|shader|x [4] & ((!\tiledRasterizer|shader|LessThan1~1_cout ) # (!\tiledRasterizer|shader|Add0~0_combout ))) # (!\tiledRasterizer|shader|x [4] & (!\tiledRasterizer|shader|Add0~0_combout  & 
// !\tiledRasterizer|shader|LessThan1~1_cout )))

	.dataa(\tiledRasterizer|shader|x [4]),
	.datab(\tiledRasterizer|shader|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan1~1_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan1~3_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan1~3 .lut_mask = 16'h002B;
defparam \tiledRasterizer|shader|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N4
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan1~5 (
// Equation(s):
// \tiledRasterizer|shader|LessThan1~5_cout  = CARRY((\tiledRasterizer|shader|x [5] & (\tiledRasterizer|shader|Add0~2_combout  & !\tiledRasterizer|shader|LessThan1~3_cout )) # (!\tiledRasterizer|shader|x [5] & ((\tiledRasterizer|shader|Add0~2_combout ) # 
// (!\tiledRasterizer|shader|LessThan1~3_cout ))))

	.dataa(\tiledRasterizer|shader|x [5]),
	.datab(\tiledRasterizer|shader|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan1~3_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan1~5_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan1~5 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N6
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan1~7 (
// Equation(s):
// \tiledRasterizer|shader|LessThan1~7_cout  = CARRY((\tiledRasterizer|shader|x [6] & ((!\tiledRasterizer|shader|LessThan1~5_cout ) # (!\tiledRasterizer|shader|Add0~4_combout ))) # (!\tiledRasterizer|shader|x [6] & (!\tiledRasterizer|shader|Add0~4_combout  & 
// !\tiledRasterizer|shader|LessThan1~5_cout )))

	.dataa(\tiledRasterizer|shader|x [6]),
	.datab(\tiledRasterizer|shader|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan1~5_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan1~7_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan1~7 .lut_mask = 16'h002B;
defparam \tiledRasterizer|shader|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N8
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan1~9 (
// Equation(s):
// \tiledRasterizer|shader|LessThan1~9_cout  = CARRY((\tiledRasterizer|shader|Add0~6_combout  & ((!\tiledRasterizer|shader|LessThan1~7_cout ) # (!\tiledRasterizer|shader|x [7]))) # (!\tiledRasterizer|shader|Add0~6_combout  & (!\tiledRasterizer|shader|x [7] & 
// !\tiledRasterizer|shader|LessThan1~7_cout )))

	.dataa(\tiledRasterizer|shader|Add0~6_combout ),
	.datab(\tiledRasterizer|shader|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan1~7_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan1~9_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan1~9 .lut_mask = 16'h002B;
defparam \tiledRasterizer|shader|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N10
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan1~11 (
// Equation(s):
// \tiledRasterizer|shader|LessThan1~11_cout  = CARRY((\tiledRasterizer|shader|x [8] & ((!\tiledRasterizer|shader|LessThan1~9_cout ) # (!\tiledRasterizer|shader|Add0~8_combout ))) # (!\tiledRasterizer|shader|x [8] & (!\tiledRasterizer|shader|Add0~8_combout  
// & !\tiledRasterizer|shader|LessThan1~9_cout )))

	.dataa(\tiledRasterizer|shader|x [8]),
	.datab(\tiledRasterizer|shader|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan1~9_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan1~11_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan1~11 .lut_mask = 16'h002B;
defparam \tiledRasterizer|shader|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y26_N12
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan1~12 (
// Equation(s):
// \tiledRasterizer|shader|LessThan1~12_combout  = (\tiledRasterizer|shader|Add0~10_combout  & ((!\tiledRasterizer|shader|LessThan1~11_cout ) # (!\tiledRasterizer|shader|x [9]))) # (!\tiledRasterizer|shader|Add0~10_combout  & (!\tiledRasterizer|shader|x [9] 
// & !\tiledRasterizer|shader|LessThan1~11_cout ))

	.dataa(\tiledRasterizer|shader|Add0~10_combout ),
	.datab(\tiledRasterizer|shader|x [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tiledRasterizer|shader|LessThan1~11_cout ),
	.combout(\tiledRasterizer|shader|LessThan1~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan1~12 .lut_mask = 16'h2B2B;
defparam \tiledRasterizer|shader|LessThan1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N16
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~0 (
// Equation(s):
// \tiledRasterizer|shader|Add1~0_combout  = (rasteryOffset[3] & (rasteryOffset[4] $ (VCC))) # (!rasteryOffset[3] & (rasteryOffset[4] & VCC))
// \tiledRasterizer|shader|Add1~1  = CARRY((rasteryOffset[3] & rasteryOffset[4]))

	.dataa(rasteryOffset[3]),
	.datab(rasteryOffset[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Add1~0_combout ),
	.cout(\tiledRasterizer|shader|Add1~1 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~0 .lut_mask = 16'h6688;
defparam \tiledRasterizer|shader|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N18
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~2 (
// Equation(s):
// \tiledRasterizer|shader|Add1~2_combout  = (rasteryOffset[5] & (!\tiledRasterizer|shader|Add1~1 )) # (!rasteryOffset[5] & ((\tiledRasterizer|shader|Add1~1 ) # (GND)))
// \tiledRasterizer|shader|Add1~3  = CARRY((!\tiledRasterizer|shader|Add1~1 ) # (!rasteryOffset[5]))

	.dataa(gnd),
	.datab(rasteryOffset[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add1~1 ),
	.combout(\tiledRasterizer|shader|Add1~2_combout ),
	.cout(\tiledRasterizer|shader|Add1~3 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~2 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N20
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~4 (
// Equation(s):
// \tiledRasterizer|shader|Add1~4_combout  = (rasteryOffset[6] & (\tiledRasterizer|shader|Add1~3  $ (GND))) # (!rasteryOffset[6] & (!\tiledRasterizer|shader|Add1~3  & VCC))
// \tiledRasterizer|shader|Add1~5  = CARRY((rasteryOffset[6] & !\tiledRasterizer|shader|Add1~3 ))

	.dataa(rasteryOffset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add1~3 ),
	.combout(\tiledRasterizer|shader|Add1~4_combout ),
	.cout(\tiledRasterizer|shader|Add1~5 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~4 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N22
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~6 (
// Equation(s):
// \tiledRasterizer|shader|Add1~6_combout  = (rasteryOffset[7] & (!\tiledRasterizer|shader|Add1~5 )) # (!rasteryOffset[7] & ((\tiledRasterizer|shader|Add1~5 ) # (GND)))
// \tiledRasterizer|shader|Add1~7  = CARRY((!\tiledRasterizer|shader|Add1~5 ) # (!rasteryOffset[7]))

	.dataa(gnd),
	.datab(rasteryOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add1~5 ),
	.combout(\tiledRasterizer|shader|Add1~6_combout ),
	.cout(\tiledRasterizer|shader|Add1~7 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~6 .lut_mask = 16'h3C3F;
defparam \tiledRasterizer|shader|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N24
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~8 (
// Equation(s):
// \tiledRasterizer|shader|Add1~8_combout  = (rasteryOffset[8] & (\tiledRasterizer|shader|Add1~7  $ (GND))) # (!rasteryOffset[8] & (!\tiledRasterizer|shader|Add1~7  & VCC))
// \tiledRasterizer|shader|Add1~9  = CARRY((rasteryOffset[8] & !\tiledRasterizer|shader|Add1~7 ))

	.dataa(rasteryOffset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|Add1~7 ),
	.combout(\tiledRasterizer|shader|Add1~8_combout ),
	.cout(\tiledRasterizer|shader|Add1~9 ));
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~8 .lut_mask = 16'hA50A;
defparam \tiledRasterizer|shader|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y24_N26
cycloneive_lcell_comb \tiledRasterizer|shader|Add1~10 (
// Equation(s):
// \tiledRasterizer|shader|Add1~10_combout  = \tiledRasterizer|shader|Add1~9  $ (rasteryOffset[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[9]),
	.cin(\tiledRasterizer|shader|Add1~9 ),
	.combout(\tiledRasterizer|shader|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Add1~10 .lut_mask = 16'h0FF0;
defparam \tiledRasterizer|shader|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N10
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan3~1 (
// Equation(s):
// \tiledRasterizer|shader|LessThan3~1_cout  = CARRY((!rasteryOffset[3] & !\tiledRasterizer|shader|y [3]))

	.dataa(rasteryOffset[3]),
	.datab(\tiledRasterizer|shader|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan3~1_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan3~1 .lut_mask = 16'h0011;
defparam \tiledRasterizer|shader|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N12
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan3~3 (
// Equation(s):
// \tiledRasterizer|shader|LessThan3~3_cout  = CARRY((\tiledRasterizer|shader|Add1~0_combout  & (\tiledRasterizer|shader|y [4] & !\tiledRasterizer|shader|LessThan3~1_cout )) # (!\tiledRasterizer|shader|Add1~0_combout  & ((\tiledRasterizer|shader|y [4]) # 
// (!\tiledRasterizer|shader|LessThan3~1_cout ))))

	.dataa(\tiledRasterizer|shader|Add1~0_combout ),
	.datab(\tiledRasterizer|shader|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan3~1_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan3~3_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan3~3 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N14
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan3~5 (
// Equation(s):
// \tiledRasterizer|shader|LessThan3~5_cout  = CARRY((\tiledRasterizer|shader|y [5] & (\tiledRasterizer|shader|Add1~2_combout  & !\tiledRasterizer|shader|LessThan3~3_cout )) # (!\tiledRasterizer|shader|y [5] & ((\tiledRasterizer|shader|Add1~2_combout ) # 
// (!\tiledRasterizer|shader|LessThan3~3_cout ))))

	.dataa(\tiledRasterizer|shader|y [5]),
	.datab(\tiledRasterizer|shader|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan3~3_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan3~5_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan3~5 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N16
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan3~7 (
// Equation(s):
// \tiledRasterizer|shader|LessThan3~7_cout  = CARRY((\tiledRasterizer|shader|Add1~4_combout  & (\tiledRasterizer|shader|y [6] & !\tiledRasterizer|shader|LessThan3~5_cout )) # (!\tiledRasterizer|shader|Add1~4_combout  & ((\tiledRasterizer|shader|y [6]) # 
// (!\tiledRasterizer|shader|LessThan3~5_cout ))))

	.dataa(\tiledRasterizer|shader|Add1~4_combout ),
	.datab(\tiledRasterizer|shader|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan3~5_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan3~7_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan3~7 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N18
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan3~9 (
// Equation(s):
// \tiledRasterizer|shader|LessThan3~9_cout  = CARRY((\tiledRasterizer|shader|y [7] & (\tiledRasterizer|shader|Add1~6_combout  & !\tiledRasterizer|shader|LessThan3~7_cout )) # (!\tiledRasterizer|shader|y [7] & ((\tiledRasterizer|shader|Add1~6_combout ) # 
// (!\tiledRasterizer|shader|LessThan3~7_cout ))))

	.dataa(\tiledRasterizer|shader|y [7]),
	.datab(\tiledRasterizer|shader|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan3~7_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan3~9_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan3~9 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N20
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan3~11 (
// Equation(s):
// \tiledRasterizer|shader|LessThan3~11_cout  = CARRY((\tiledRasterizer|shader|Add1~8_combout  & (\tiledRasterizer|shader|y [8] & !\tiledRasterizer|shader|LessThan3~9_cout )) # (!\tiledRasterizer|shader|Add1~8_combout  & ((\tiledRasterizer|shader|y [8]) # 
// (!\tiledRasterizer|shader|LessThan3~9_cout ))))

	.dataa(\tiledRasterizer|shader|Add1~8_combout ),
	.datab(\tiledRasterizer|shader|y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan3~9_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan3~11_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan3~11 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N22
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan3~12 (
// Equation(s):
// \tiledRasterizer|shader|LessThan3~12_combout  = (\tiledRasterizer|shader|Add1~10_combout  & ((!\tiledRasterizer|shader|y [9]) # (!\tiledRasterizer|shader|LessThan3~11_cout ))) # (!\tiledRasterizer|shader|Add1~10_combout  & 
// (!\tiledRasterizer|shader|LessThan3~11_cout  & !\tiledRasterizer|shader|y [9]))

	.dataa(gnd),
	.datab(\tiledRasterizer|shader|Add1~10_combout ),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|y [9]),
	.cin(\tiledRasterizer|shader|LessThan3~11_cout ),
	.combout(\tiledRasterizer|shader|LessThan3~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan3~12 .lut_mask = 16'h0CCF;
defparam \tiledRasterizer|shader|LessThan3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N2
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~1 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~1_cout  = CARRY((!\tiledRasterizer|shader|y [3] & rasteryOffset[3]))

	.dataa(\tiledRasterizer|shader|y [3]),
	.datab(rasteryOffset[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan2~1_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~1 .lut_mask = 16'h0044;
defparam \tiledRasterizer|shader|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N4
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~3 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~3_cout  = CARRY((rasteryOffset[4] & (\tiledRasterizer|shader|y [4] & !\tiledRasterizer|shader|LessThan2~1_cout )) # (!rasteryOffset[4] & ((\tiledRasterizer|shader|y [4]) # (!\tiledRasterizer|shader|LessThan2~1_cout ))))

	.dataa(rasteryOffset[4]),
	.datab(\tiledRasterizer|shader|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan2~1_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan2~3_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~3 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N6
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~5 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~5_cout  = CARRY((rasteryOffset[5] & ((!\tiledRasterizer|shader|LessThan2~3_cout ) # (!\tiledRasterizer|shader|y [5]))) # (!rasteryOffset[5] & (!\tiledRasterizer|shader|y [5] & !\tiledRasterizer|shader|LessThan2~3_cout )))

	.dataa(rasteryOffset[5]),
	.datab(\tiledRasterizer|shader|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan2~3_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan2~5_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~5 .lut_mask = 16'h002B;
defparam \tiledRasterizer|shader|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N8
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~7 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~7_cout  = CARRY((\tiledRasterizer|shader|y [6] & ((!\tiledRasterizer|shader|LessThan2~5_cout ) # (!rasteryOffset[6]))) # (!\tiledRasterizer|shader|y [6] & (!rasteryOffset[6] & !\tiledRasterizer|shader|LessThan2~5_cout )))

	.dataa(\tiledRasterizer|shader|y [6]),
	.datab(rasteryOffset[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan2~5_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan2~7_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~7 .lut_mask = 16'h002B;
defparam \tiledRasterizer|shader|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N10
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~9 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~9_cout  = CARRY((\tiledRasterizer|shader|y [7] & (rasteryOffset[7] & !\tiledRasterizer|shader|LessThan2~7_cout )) # (!\tiledRasterizer|shader|y [7] & ((rasteryOffset[7]) # (!\tiledRasterizer|shader|LessThan2~7_cout ))))

	.dataa(\tiledRasterizer|shader|y [7]),
	.datab(rasteryOffset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan2~7_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan2~9_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~9 .lut_mask = 16'h004D;
defparam \tiledRasterizer|shader|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N12
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~11 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~11_cout  = CARRY((\tiledRasterizer|shader|y [8] & ((!\tiledRasterizer|shader|LessThan2~9_cout ) # (!rasteryOffset[8]))) # (!\tiledRasterizer|shader|y [8] & (!rasteryOffset[8] & !\tiledRasterizer|shader|LessThan2~9_cout 
// )))

	.dataa(\tiledRasterizer|shader|y [8]),
	.datab(rasteryOffset[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tiledRasterizer|shader|LessThan2~9_cout ),
	.combout(),
	.cout(\tiledRasterizer|shader|LessThan2~11_cout ));
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~11 .lut_mask = 16'h002B;
defparam \tiledRasterizer|shader|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N14
cycloneive_lcell_comb \tiledRasterizer|shader|LessThan2~12 (
// Equation(s):
// \tiledRasterizer|shader|LessThan2~12_combout  = (rasteryOffset[9] & ((!\tiledRasterizer|shader|y [9]) # (!\tiledRasterizer|shader|LessThan2~11_cout ))) # (!rasteryOffset[9] & (!\tiledRasterizer|shader|LessThan2~11_cout  & !\tiledRasterizer|shader|y [9]))

	.dataa(rasteryOffset[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|y [9]),
	.cin(\tiledRasterizer|shader|LessThan2~11_cout ),
	.combout(\tiledRasterizer|shader|LessThan2~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|LessThan2~12 .lut_mask = 16'h0AAF;
defparam \tiledRasterizer|shader|LessThan2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout  = (!\rasterTileID~q  & !\tiledRasterizer|shader|LessThan2~12_combout )

	.dataa(gnd),
	.datab(\rasterTileID~q ),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|LessThan2~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~0 .lut_mask = 16'h0033;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout  = (!\tiledRasterizer|shader|LessThan0~12_combout  & (\tiledRasterizer|shader|LessThan1~12_combout  & (\tiledRasterizer|shader|LessThan3~12_combout  & 
// \tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|LessThan0~12_combout ),
	.datab(\tiledRasterizer|shader|LessThan1~12_combout ),
	.datac(\tiledRasterizer|shader|LessThan3~12_combout ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][0]~2 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout  = (\tiledRasterizer|shader|x [0] & (\tiledRasterizer|shader|Decoder0~6_combout  & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout  & !\tiledRasterizer|shader|x [1])))

	.dataa(\tiledRasterizer|shader|x [0]),
	.datab(\tiledRasterizer|shader|Decoder0~6_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.datad(\tiledRasterizer|shader|x [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~2 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile0[1][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout  = (\tiledRasterizer|shader|x [0] & (\tiledRasterizer|shader|Decoder0~6_combout  & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout  & \tiledRasterizer|shader|x [1])))

	.dataa(\tiledRasterizer|shader|x [0]),
	.datab(\tiledRasterizer|shader|Decoder0~6_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.datad(\tiledRasterizer|shader|x [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout  = (!\tiledRasterizer|shader|x [0] & (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout  & \tiledRasterizer|shader|Decoder0~6_combout )))

	.dataa(\tiledRasterizer|shader|x [0]),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.datad(\tiledRasterizer|shader|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y18_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout  & (!\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x [0] & \tiledRasterizer|shader|Decoder0~6_combout )))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [0]),
	.datad(\tiledRasterizer|shader|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~52 (
// Equation(s):
// \SRAM|DataToSRAM~52_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][3][0]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[0][3][0]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][3][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][0]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~52_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~52 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~53 (
// Equation(s):
// \SRAM|DataToSRAM~53_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~52_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][3][0]~q ))) # (!\SRAM|DataToSRAM~52_combout  & (\tiledRasterizer|shader|cBufferTile0[1][3][0]~q )))) # (!\SRAM|tilePointerX 
// [0] & (((\SRAM|DataToSRAM~52_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][3][0]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][0]~q ),
	.datad(\SRAM|DataToSRAM~52_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~53_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~53 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[0][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~56 (
// Equation(s):
// \SRAM|DataToSRAM~56_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[2][2][0]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[0][2][0]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~56_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~56 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~57 (
// Equation(s):
// \SRAM|DataToSRAM~57_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~56_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][2][0]~q ))) # (!\SRAM|DataToSRAM~56_combout  & (\tiledRasterizer|shader|cBufferTile0[1][2][0]~q )))) # (!\SRAM|tilePointerX 
// [0] & (((\SRAM|DataToSRAM~56_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][2][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][0]~q ),
	.datad(\SRAM|DataToSRAM~56_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~57_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~57 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y25_N0
cycloneive_lcell_comb \tiledRasterizer|shader|Decoder0~5 (
// Equation(s):
// \tiledRasterizer|shader|Decoder0~5_combout  = (\tiledRasterizer|shader|Decoder0~4_combout  & \tiledRasterizer|shader|x [2])

	.dataa(\tiledRasterizer|shader|Decoder0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|x [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|Decoder0~5 .lut_mask = 16'hAA00;
defparam \tiledRasterizer|shader|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout  = (\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x [0] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout  & \tiledRasterizer|shader|Decoder0~5_combout )))

	.dataa(\tiledRasterizer|shader|x [1]),
	.datab(\tiledRasterizer|shader|x [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.datad(\tiledRasterizer|shader|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[6][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y14_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout  = (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|x [0] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout  & \tiledRasterizer|shader|Decoder0~5_combout )))

	.dataa(\tiledRasterizer|shader|x [1]),
	.datab(\tiledRasterizer|shader|x [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.datad(\tiledRasterizer|shader|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[7][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  = (\tiledRasterizer|shader|x [0] & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~5_combout  & \tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout )))

	.dataa(\tiledRasterizer|shader|x [0]),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~5_combout ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y14_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout  = (!\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x [0] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout  & \tiledRasterizer|shader|Decoder0~5_combout )))

	.dataa(\tiledRasterizer|shader|x [1]),
	.datab(\tiledRasterizer|shader|x [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~1_combout ),
	.datad(\tiledRasterizer|shader|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y14_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~54 (
// Equation(s):
// \SRAM|DataToSRAM~54_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[5][2][0]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][2][0]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][2][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][2][0]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~54_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~54 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~55 (
// Equation(s):
// \SRAM|DataToSRAM~55_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~54_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][0]~q ))) # (!\SRAM|DataToSRAM~54_combout  & (\tiledRasterizer|shader|cBufferTile0[6][2][0]~q )))) # (!\SRAM|tilePointerX 
// [1] & (((\SRAM|DataToSRAM~54_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][0]~q ),
	.datad(\SRAM|DataToSRAM~54_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~55_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~55 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~58 (
// Equation(s):
// \SRAM|DataToSRAM~58_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\SRAM|DataToSRAM~55_combout )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~57_combout )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~57_combout ),
	.datad(\SRAM|DataToSRAM~55_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~58_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~58 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][3][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][3][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[6][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[7][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y21_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[4][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][0]~0 .lut_mask = 16'h0080;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~59 (
// Equation(s):
// \SRAM|DataToSRAM~59_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][3][0]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[4][3][0]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~59_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~59 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~60 (
// Equation(s):
// \SRAM|DataToSRAM~60_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~59_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][3][0]~q ))) # (!\SRAM|DataToSRAM~59_combout  & (\tiledRasterizer|shader|cBufferTile0[6][3][0]~q )))) # (!\SRAM|tilePointerX 
// [1] & (((\SRAM|DataToSRAM~59_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][3][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][0]~q ),
	.datad(\SRAM|DataToSRAM~59_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~60_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~60 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~61 (
// Equation(s):
// \SRAM|DataToSRAM~61_combout  = (\SRAM|DataToSRAM~58_combout  & (((\SRAM|DataToSRAM~60_combout ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~58_combout  & (\SRAM|DataToSRAM~53_combout  & (\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~53_combout ),
	.datab(\SRAM|DataToSRAM~58_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~60_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~61_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~61 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][1][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][1][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][0]~0 .lut_mask = 16'h0020;
defparam \tiledRasterizer|shader|cBufferTile0[1][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~64 (
// Equation(s):
// \SRAM|DataToSRAM~64_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[1][1][0]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[1][0][0]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][1][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~64_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~64 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[5][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~65 (
// Equation(s):
// \SRAM|DataToSRAM~65_combout  = (\SRAM|DataToSRAM~64_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][1][0]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~64_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][0][0]~q ))))

	.dataa(\SRAM|DataToSRAM~64_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][0][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~65_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~65 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[0][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y14_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][0][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][0][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][0]~0 .lut_mask = 16'h0010;
defparam \tiledRasterizer|shader|cBufferTile0[4][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y14_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~66 (
// Equation(s):
// \SRAM|DataToSRAM~66_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][0][0]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][0]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][0][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~66_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~66 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile0[4][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y14_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][1][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][1][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & !\tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][0]~0 .lut_mask = 16'h0040;
defparam \tiledRasterizer|shader|cBufferTile0[0][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y14_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~67 (
// Equation(s):
// \SRAM|DataToSRAM~67_combout  = (\SRAM|DataToSRAM~66_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][1][0]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~66_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][0]~q ))))

	.dataa(\SRAM|DataToSRAM~66_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~67_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~67 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~68 (
// Equation(s):
// \SRAM|DataToSRAM~68_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~65_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~67_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~65_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~67_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~68_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~68 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile0[2][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y23_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][0][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][0][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile0[6][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y23_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~62 (
// Equation(s):
// \SRAM|DataToSRAM~62_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][0][0]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[2][0][0]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][0][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~62_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~62 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~63 (
// Equation(s):
// \SRAM|DataToSRAM~63_combout  = (\SRAM|DataToSRAM~62_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][1][0]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~62_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][0]~q  & ((\SRAM|tilePointerY 
// [0]))))

	.dataa(\SRAM|DataToSRAM~62_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][1][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][0]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~63_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~63 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile0[3][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][1][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][1][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[3][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~69 (
// Equation(s):
// \SRAM|DataToSRAM~69_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[3][1][0]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[3][0][0]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][1][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~69_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~69 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[7][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile0[7][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~70 (
// Equation(s):
// \SRAM|DataToSRAM~70_combout  = (\SRAM|DataToSRAM~69_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][1][0]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~69_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][0][0]~q ))))

	.dataa(\SRAM|DataToSRAM~69_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][0][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~70_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~70 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~71 (
// Equation(s):
// \SRAM|DataToSRAM~71_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~68_combout  & ((\SRAM|DataToSRAM~70_combout ))) # (!\SRAM|DataToSRAM~68_combout  & (\SRAM|DataToSRAM~63_combout )))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~68_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~68_combout ),
	.datac(\SRAM|DataToSRAM~63_combout ),
	.datad(\SRAM|DataToSRAM~70_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~71_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~71 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~72 (
// Equation(s):
// \SRAM|DataToSRAM~72_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~61_combout )) # (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~71_combout )))))

	.dataa(\SRAM|DataToSRAM~61_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~71_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~72_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~72 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][6][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][6][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[1][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[0][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~77 (
// Equation(s):
// \SRAM|DataToSRAM~77_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][6][0]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[0][6][0]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][6][0]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][0]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~77_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~77 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[3][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][6][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][6][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[2][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~78 (
// Equation(s):
// \SRAM|DataToSRAM~78_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~77_combout  & (\tiledRasterizer|shader|cBufferTile0[3][6][0]~q )) # (!\SRAM|DataToSRAM~77_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][6][0]~q ))))) # (!\SRAM|tilePointerX 
// [1] & (\SRAM|DataToSRAM~77_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~77_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][6][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~78_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~78 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[3][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][7][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][7][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[1][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[0][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~75 (
// Equation(s):
// \SRAM|DataToSRAM~75_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][7][0]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[0][7][0]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][7][0]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][0]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~75_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~75 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~76 (
// Equation(s):
// \SRAM|DataToSRAM~76_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~75_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][7][0]~q ))) # (!\SRAM|DataToSRAM~75_combout  & (\tiledRasterizer|shader|cBufferTile0[2][7][0]~q )))) # (!\SRAM|tilePointerX 
// [1] & (((\SRAM|DataToSRAM~75_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][7][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][0]~q ),
	.datad(\SRAM|DataToSRAM~75_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~76_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~76 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~79 (
// Equation(s):
// \SRAM|DataToSRAM~79_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~76_combout ))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~78_combout ))))

	.dataa(\SRAM|DataToSRAM~78_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~76_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~79_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~79 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][6][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][6][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[7][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y23_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][6][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][6][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[6][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y23_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~73 (
// Equation(s):
// \SRAM|DataToSRAM~73_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][6][0]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][6][0]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][6][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~73_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~73 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~74 (
// Equation(s):
// \SRAM|DataToSRAM~74_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~73_combout  & (\tiledRasterizer|shader|cBufferTile0[7][6][0]~q )) # (!\SRAM|DataToSRAM~73_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][6][0]~q ))))) # (!\SRAM|tilePointerX 
// [0] & (((\SRAM|DataToSRAM~73_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][6][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][0]~q ),
	.datad(\SRAM|DataToSRAM~73_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~74_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~74 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout  & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[4][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~80 (
// Equation(s):
// \SRAM|DataToSRAM~80_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[6][7][0]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][7][0]~q )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][7][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][0]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~80_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~80 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[7][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~81 (
// Equation(s):
// \SRAM|DataToSRAM~81_combout  = (\SRAM|DataToSRAM~80_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][0]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~80_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][7][0]~q ))))

	.dataa(\SRAM|DataToSRAM~80_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][7][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~81_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~81 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~82 (
// Equation(s):
// \SRAM|DataToSRAM~82_combout  = (\SRAM|DataToSRAM~79_combout  & (((\SRAM|DataToSRAM~81_combout ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~79_combout  & (\SRAM|DataToSRAM~74_combout  & ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~79_combout ),
	.datab(\SRAM|DataToSRAM~74_combout ),
	.datac(\SRAM|DataToSRAM~81_combout ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~82_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~82 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0]~1 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~42 (
// Equation(s):
// \SRAM|DataToSRAM~42_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[5][4][0]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[1][4][0]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~42_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~42 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][0]~3 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~2_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~3 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~43 (
// Equation(s):
// \SRAM|DataToSRAM~43_combout  = (\SRAM|DataToSRAM~42_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][5][0]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~42_combout  & (\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[1][5][0]~q )))

	.dataa(\SRAM|DataToSRAM~42_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~43_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~43 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0]~1 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~44 (
// Equation(s):
// \SRAM|DataToSRAM~44_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][5][0]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][4][0]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~44_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~44 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0]~1 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~45 (
// Equation(s):
// \SRAM|DataToSRAM~45_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~44_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][0]~q )) # (!\SRAM|DataToSRAM~44_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][4][0]~q ))))) # (!\SRAM|tilePointerX 
// [2] & (\SRAM|DataToSRAM~44_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~44_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~45_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~45 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile0[0][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout  = (\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout  & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][5][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~1 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~46 (
// Equation(s):
// \SRAM|DataToSRAM~46_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][5][0]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][4][0]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~46_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~46 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[4][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][0]~1 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~47 (
// Equation(s):
// \SRAM|DataToSRAM~47_combout  = (\SRAM|DataToSRAM~46_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][5][0]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~46_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][4][0]~q ))))

	.dataa(\SRAM|DataToSRAM~46_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~47_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~47 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~48 (
// Equation(s):
// \SRAM|DataToSRAM~48_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~45_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~47_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~45_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~47_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~48_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~48 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0]~1 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~49 (
// Equation(s):
// \SRAM|DataToSRAM~49_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[7][4][0]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][4][0]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~49 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y21_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y21_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~50 (
// Equation(s):
// \SRAM|DataToSRAM~50_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~49_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][0]~q ))) # (!\SRAM|DataToSRAM~49_combout  & (\tiledRasterizer|shader|cBufferTile0[3][5][0]~q )))) # (!\SRAM|tilePointerY 
// [0] & (\SRAM|DataToSRAM~49_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~49_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~50_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~50 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~51 (
// Equation(s):
// \SRAM|DataToSRAM~51_combout  = (\SRAM|DataToSRAM~48_combout  & (((\SRAM|DataToSRAM~50_combout ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~48_combout  & (\SRAM|DataToSRAM~43_combout  & (\SRAM|tilePointerX [0])))

	.dataa(\SRAM|DataToSRAM~43_combout ),
	.datab(\SRAM|DataToSRAM~48_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~50_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~51_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~51 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~83 (
// Equation(s):
// \SRAM|DataToSRAM~83_combout  = (\SRAM|DataToSRAM~72_combout  & (((\SRAM|DataToSRAM~82_combout )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~72_combout  & (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~51_combout ))))

	.dataa(\SRAM|DataToSRAM~72_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~82_combout ),
	.datad(\SRAM|DataToSRAM~51_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~83_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~83 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout  = (\rasterTileID~q  & !\tiledRasterizer|shader|LessThan2~12_combout )

	.dataa(gnd),
	.datab(\rasterTileID~q ),
	.datac(gnd),
	.datad(\tiledRasterizer|shader|LessThan2~12_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~0 .lut_mask = 16'h00CC;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout  = (!\tiledRasterizer|shader|LessThan0~12_combout  & (\tiledRasterizer|shader|LessThan1~12_combout  & (\tiledRasterizer|shader|LessThan3~12_combout  & 
// \tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|LessThan0~12_combout ),
	.datab(\tiledRasterizer|shader|LessThan1~12_combout ),
	.datac(\tiledRasterizer|shader|LessThan3~12_combout ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout  & (!\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x [0] & \tiledRasterizer|shader|Decoder0~6_combout )))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [0]),
	.datad(\tiledRasterizer|shader|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[0][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[0][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~24 (
// Equation(s):
// \SRAM|DataToSRAM~24_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[0][4][0]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[0][0][0]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~24 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[0][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][2][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][2][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[0][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~25 (
// Equation(s):
// \SRAM|DataToSRAM~25_combout  = (\SRAM|DataToSRAM~24_combout  & (((\tiledRasterizer|shader|cBufferTile1[0][6][0]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~24_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][2][0]~q ))))

	.dataa(\SRAM|DataToSRAM~24_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][2][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~25 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][0]~2 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout  = (\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout  & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|x [0] & \tiledRasterizer|shader|Decoder0~6_combout )))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [0]),
	.datad(\tiledRasterizer|shader|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~2 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[1][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[1][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N9
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][2][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][2][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[1][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~22 (
// Equation(s):
// \SRAM|DataToSRAM~22_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[1][2][0]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[1][0][0]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~22 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~23 (
// Equation(s):
// \SRAM|DataToSRAM~23_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~22_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][6][0]~q ))) # (!\SRAM|DataToSRAM~22_combout  & (\tiledRasterizer|shader|cBufferTile1[1][4][0]~q )))) # (!\SRAM|tilePointerY 
// [2] & (((\SRAM|DataToSRAM~22_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][4][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][0]~q ),
	.datad(\SRAM|DataToSRAM~22_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~23 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~26 (
// Equation(s):
// \SRAM|DataToSRAM~26_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~23_combout ) # (\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~25_combout  & ((!\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~25_combout ),
	.datac(\SRAM|DataToSRAM~23_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~26 .lut_mask = 16'hAAE4;
defparam \SRAM|DataToSRAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][2][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][2][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout  = (\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x [0] & (\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout  & \tiledRasterizer|shader|Decoder0~6_combout )))

	.dataa(\tiledRasterizer|shader|x [1]),
	.datab(\tiledRasterizer|shader|x [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.datad(\tiledRasterizer|shader|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[2][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[2][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[2][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~20 (
// Equation(s):
// \SRAM|DataToSRAM~20_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[2][4][0]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[2][0][0]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][4][0]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][0]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~20 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~21 (
// Equation(s):
// \SRAM|DataToSRAM~21_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~20_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][6][0]~q ))) # (!\SRAM|DataToSRAM~20_combout  & (\tiledRasterizer|shader|cBufferTile1[2][2][0]~q )))) # (!\SRAM|tilePointerY 
// [1] & (((\SRAM|DataToSRAM~20_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][2][0]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][0]~q ),
	.datad(\SRAM|DataToSRAM~20_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~21 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][2][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][2][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout  & (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|x [0] & \tiledRasterizer|shader|Decoder0~6_combout )))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [0]),
	.datad(\tiledRasterizer|shader|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[3][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[3][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~27 (
// Equation(s):
// \SRAM|DataToSRAM~27_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[3][2][0]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][0][0]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][2][0]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][0]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~27 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[3][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[3][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~28 (
// Equation(s):
// \SRAM|DataToSRAM~28_combout  = (\SRAM|DataToSRAM~27_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][6][0]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~27_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][4][0]~q ))))

	.dataa(\SRAM|DataToSRAM~27_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~28 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~29 (
// Equation(s):
// \SRAM|DataToSRAM~29_combout  = (\SRAM|DataToSRAM~26_combout  & (((\SRAM|DataToSRAM~28_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~26_combout  & (\SRAM|DataToSRAM~21_combout  & (\SRAM|tilePointerX [1])))

	.dataa(\SRAM|DataToSRAM~26_combout ),
	.datab(\SRAM|DataToSRAM~21_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~28_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~29 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[2][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y21_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~10 (
// Equation(s):
// \SRAM|DataToSRAM~10_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[2][5][0]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[2][1][0]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~10 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[2][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[2][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~11 (
// Equation(s):
// \SRAM|DataToSRAM~11_combout  = (\SRAM|DataToSRAM~10_combout  & (((\tiledRasterizer|shader|cBufferTile1[2][7][0]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~10_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][3][0]~q ))))

	.dataa(\SRAM|DataToSRAM~10_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][7][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][3][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~11 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[3][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~17 (
// Equation(s):
// \SRAM|DataToSRAM~17_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[3][3][0]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[3][1][0]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~17 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[3][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][5][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][5][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0]~1 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~18 (
// Equation(s):
// \SRAM|DataToSRAM~18_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~17_combout  & (\tiledRasterizer|shader|cBufferTile1[3][7][0]~q )) # (!\SRAM|DataToSRAM~17_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][5][0]~q ))))) # (!\SRAM|tilePointerY 
// [2] & (\SRAM|DataToSRAM~17_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~17_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~18 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[1][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~12 (
// Equation(s):
// \SRAM|DataToSRAM~12_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[1][3][0]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[1][1][0]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~12 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[1][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][0]~3 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~2_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~3 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~13 (
// Equation(s):
// \SRAM|DataToSRAM~13_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~12_combout  & (\tiledRasterizer|shader|cBufferTile1[1][7][0]~q )) # (!\SRAM|DataToSRAM~12_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][5][0]~q ))))) # (!\SRAM|tilePointerY 
// [2] & (\SRAM|DataToSRAM~12_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~12_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][7][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~13 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][3][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][3][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout  & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|y [0])))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [0]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[0][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[0][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0]~1 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~14 (
// Equation(s):
// \SRAM|DataToSRAM~14_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[0][5][0]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[0][1][0]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~14 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~15 (
// Equation(s):
// \SRAM|DataToSRAM~15_combout  = (\SRAM|DataToSRAM~14_combout  & (((\tiledRasterizer|shader|cBufferTile1[0][7][0]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~14_combout  & (\tiledRasterizer|shader|cBufferTile1[0][3][0]~q  & ((\SRAM|tilePointerY 
// [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][3][0]~q ),
	.datab(\SRAM|DataToSRAM~14_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][7][0]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~15 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~16 (
// Equation(s):
// \SRAM|DataToSRAM~16_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~13_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~15_combout ))))

	.dataa(\SRAM|DataToSRAM~13_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~15_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~16 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~19 (
// Equation(s):
// \SRAM|DataToSRAM~19_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~16_combout  & ((\SRAM|DataToSRAM~18_combout ))) # (!\SRAM|DataToSRAM~16_combout  & (\SRAM|DataToSRAM~11_combout )))) # (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~16_combout 
// ))))

	.dataa(\SRAM|DataToSRAM~11_combout ),
	.datab(\SRAM|DataToSRAM~18_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~16_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~19 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~30 (
// Equation(s):
// \SRAM|DataToSRAM~30_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~19_combout ))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~29_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~29_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~19_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~30 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout  & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|x [0] & \tiledRasterizer|shader|Decoder0~5_combout )))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [0]),
	.datad(\tiledRasterizer|shader|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [1]),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[5][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[5][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y24_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~31 (
// Equation(s):
// \SRAM|DataToSRAM~31_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[5][3][0]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[5][1][0]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~31 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[5][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~32 (
// Equation(s):
// \SRAM|DataToSRAM~32_combout  = (\SRAM|DataToSRAM~31_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][7][0]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~31_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][5][0]~q ))))

	.dataa(\SRAM|DataToSRAM~31_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~32 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout  = (!\tiledRasterizer|shader|x [0] & (!\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|Decoder0~5_combout  & \tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout )))

	.dataa(\tiledRasterizer|shader|x [0]),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|Decoder0~5_combout ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][0]~0 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[4][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[4][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y21_N9
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[4][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~35 (
// Equation(s):
// \SRAM|DataToSRAM~35_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[4][5][0]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[4][1][0]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~35 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout  = (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout  & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[4][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[4][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~36 (
// Equation(s):
// \SRAM|DataToSRAM~36_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~35_combout  & (\tiledRasterizer|shader|cBufferTile1[4][7][0]~q )) # (!\SRAM|DataToSRAM~35_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][3][0]~q ))))) # (!\SRAM|tilePointerY 
// [1] & (\SRAM|DataToSRAM~35_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~35_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][3][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~36_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~36 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout  & (\tiledRasterizer|shader|x [1] & (!\tiledRasterizer|shader|x [0] & \tiledRasterizer|shader|Decoder0~5_combout )))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.datab(\tiledRasterizer|shader|x [1]),
	.datac(\tiledRasterizer|shader|x [0]),
	.datad(\tiledRasterizer|shader|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[6][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~33 (
// Equation(s):
// \SRAM|DataToSRAM~33_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[6][5][0]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[6][1][0]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][5][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~33 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[6][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~34 (
// Equation(s):
// \SRAM|DataToSRAM~34_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~33_combout  & (\tiledRasterizer|shader|cBufferTile1[6][7][0]~q )) # (!\SRAM|DataToSRAM~33_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][3][0]~q ))))) # (!\SRAM|tilePointerY 
// [1] & (\SRAM|DataToSRAM~33_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~33_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][3][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~34 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~37 (
// Equation(s):
// \SRAM|DataToSRAM~37_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~34_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~36_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~36_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~34_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~37_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~37 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  = (\tiledRasterizer|shader|x [1] & (\tiledRasterizer|shader|x [0] & (\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout  & \tiledRasterizer|shader|Decoder0~5_combout )))

	.dataa(\tiledRasterizer|shader|x [1]),
	.datab(\tiledRasterizer|shader|x [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][5][0]~1_combout ),
	.datad(\tiledRasterizer|shader|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][5][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[7][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][7][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & (\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][0]~0 .lut_mask = 16'h8000;
defparam \tiledRasterizer|shader|cBufferTile1[7][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][1][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout  = (\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & !\tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][0]~0 .lut_mask = 16'h0020;
defparam \tiledRasterizer|shader|cBufferTile1[7][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][3][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][3][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y25_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][3][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout  = (!\tiledRasterizer|shader|y [2] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [2]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[7][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~38 (
// Equation(s):
// \SRAM|DataToSRAM~38_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[7][3][0]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[7][1][0]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][3][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~38_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~38 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~39 (
// Equation(s):
// \SRAM|DataToSRAM~39_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~38_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][0]~q ))) # (!\SRAM|DataToSRAM~38_combout  & (\tiledRasterizer|shader|cBufferTile1[7][5][0]~q )))) # (!\SRAM|tilePointerY 
// [2] & (((\SRAM|DataToSRAM~38_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][5][0]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][0]~q ),
	.datad(\SRAM|DataToSRAM~38_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~39_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~39 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~40 (
// Equation(s):
// \SRAM|DataToSRAM~40_combout  = (\SRAM|DataToSRAM~37_combout  & (((\SRAM|DataToSRAM~39_combout ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~37_combout  & (\SRAM|DataToSRAM~32_combout  & (\SRAM|tilePointerX [0])))

	.dataa(\SRAM|DataToSRAM~32_combout ),
	.datab(\SRAM|DataToSRAM~37_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~39_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~40_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~40 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[5][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0]~1 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout  = (\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout  & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|y [1])))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|y [1]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[5][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~0 (
// Equation(s):
// \SRAM|DataToSRAM~0_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[5][2][0]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile1[5][0][0]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][2][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][0][0]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~0 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1 (
// Equation(s):
// \SRAM|DataToSRAM~1_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~0_combout  & (\tiledRasterizer|shader|cBufferTile1[5][6][0]~q )) # (!\SRAM|DataToSRAM~0_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][4][0]~q ))))) # (!\SRAM|tilePointerY 
// [2] & (((\SRAM|DataToSRAM~0_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][6][0]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][4][0]~q ),
	.datad(\SRAM|DataToSRAM~0_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[6][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][0]~1 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y21_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~2 (
// Equation(s):
// \SRAM|DataToSRAM~2_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[6][4][0]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[6][0][0]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~2 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][0]~0 .lut_mask = 16'h2000;
defparam \tiledRasterizer|shader|cBufferTile1[6][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [0]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~3 (
// Equation(s):
// \SRAM|DataToSRAM~3_combout  = (\SRAM|DataToSRAM~2_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][6][0]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~2_combout  & (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[6][2][0]~q 
// ))))

	.dataa(\SRAM|DataToSRAM~2_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][6][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~3 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][0]~0 .lut_mask = 16'h0400;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[4][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][0]~1 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[4][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~4 (
// Equation(s):
// \SRAM|DataToSRAM~4_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[4][4][0]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[4][0][0]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~4 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout  = (!\tiledRasterizer|shader|y [0] & (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & \tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|y [2]),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][0]~0 .lut_mask = 16'h4000;
defparam \tiledRasterizer|shader|cBufferTile1[4][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~5 (
// Equation(s):
// \SRAM|DataToSRAM~5_combout  = (\SRAM|DataToSRAM~4_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][6][0]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~4_combout  & (\tiledRasterizer|shader|cBufferTile1[4][2][0]~q  & ((\SRAM|tilePointerY 
// [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[4][2][0]~q ),
	.datab(\SRAM|DataToSRAM~4_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][6][0]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~5 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~6 (
// Equation(s):
// \SRAM|DataToSRAM~6_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~3_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~5_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~3_combout ),
	.datac(\SRAM|DataToSRAM~5_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~6 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][0][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout  = (!\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][0]~0 .lut_mask = 16'h0100;
defparam \tiledRasterizer|shader|cBufferTile1[7][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (!\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][0]~0 .lut_mask = 16'h0200;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~7 (
// Equation(s):
// \SRAM|DataToSRAM~7_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[7][2][0]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[7][0][0]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][2][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~7 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][6][0]~0 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout  = (\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|y [2] & (!\tiledRasterizer|shader|y [0] & \tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout )))

	.dataa(\tiledRasterizer|shader|y [1]),
	.datab(\tiledRasterizer|shader|y [2]),
	.datac(\tiledRasterizer|shader|y [0]),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][0]~0 .lut_mask = 16'h0800;
defparam \tiledRasterizer|shader|cBufferTile1[7][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][0]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][0]~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][0]~1 (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout  = (!\tiledRasterizer|shader|y [0] & (!\tiledRasterizer|shader|y [1] & (\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout  & \tiledRasterizer|shader|y [2])))

	.dataa(\tiledRasterizer|shader|y [0]),
	.datab(\tiledRasterizer|shader|y [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][0]~0_combout ),
	.datad(\tiledRasterizer|shader|y [2]),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~1 .lut_mask = 16'h1000;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~8 (
// Equation(s):
// \SRAM|DataToSRAM~8_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~7_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][0]~q )) # (!\SRAM|DataToSRAM~7_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][4][0]~q ))))) # (!\SRAM|tilePointerY 
// [2] & (\SRAM|DataToSRAM~7_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~7_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][6][0]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][0]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~8 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~9 (
// Equation(s):
// \SRAM|DataToSRAM~9_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~6_combout  & ((\SRAM|DataToSRAM~8_combout ))) # (!\SRAM|DataToSRAM~6_combout  & (\SRAM|DataToSRAM~1_combout )))) # (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~6_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1_combout ),
	.datac(\SRAM|DataToSRAM~6_combout ),
	.datad(\SRAM|DataToSRAM~8_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~9 .lut_mask = 16'hF858;
defparam \SRAM|DataToSRAM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~41 (
// Equation(s):
// \SRAM|DataToSRAM~41_combout  = (\SRAM|DataToSRAM~30_combout  & ((\SRAM|DataToSRAM~40_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~30_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~9_combout ))))

	.dataa(\SRAM|DataToSRAM~30_combout ),
	.datab(\SRAM|DataToSRAM~40_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~9_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~41_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~41 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~84 (
// Equation(s):
// \SRAM|DataToSRAM~84_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~41_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~83_combout ))

	.dataa(gnd),
	.datab(\nextStreamingTileID~0_combout ),
	.datac(\SRAM|DataToSRAM~83_combout ),
	.datad(\SRAM|DataToSRAM~41_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~84_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~84 .lut_mask = 16'hFC30;
defparam \SRAM|DataToSRAM~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y19_N4
cycloneive_lcell_comb \SRAM|always0~1 (
// Equation(s):
// \SRAM|always0~1_combout  = (!\SRAM|state.feedingVGA~q  & !\SRAM|idle~q )

	.dataa(\SRAM|state.feedingVGA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|always0~1 .lut_mask = 16'h0055;
defparam \SRAM|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N17
dffeas \SRAM|DataToSRAM[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[0] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N4
cycloneive_lcell_comb \SRAM|SRAM_WE_N~0 (
// Equation(s):
// \SRAM|SRAM_WE_N~0_combout  = (\SRAM|SRAM_WE_N~q  & ((\SRAM|state.feedingVGA~q ) # (\SRAM|idle~q )))

	.dataa(gnd),
	.datab(\SRAM|state.feedingVGA~q ),
	.datac(\SRAM|SRAM_WE_N~q ),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_WE_N~0 .lut_mask = 16'hF0C0;
defparam \SRAM|SRAM_WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N5
dffeas \SRAM|SRAM_WE_N (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_WE_N .is_wysiwyg = "true";
defparam \SRAM|SRAM_WE_N .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~147 (
// Equation(s):
// \SRAM|DataToSRAM~147_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[4][2][1]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][2][1]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][2][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][1]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~147_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~147 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~148 (
// Equation(s):
// \SRAM|DataToSRAM~148_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~147_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][3][1]~q ))) # (!\SRAM|DataToSRAM~147_combout  & (\tiledRasterizer|shader|cBufferTile0[0][3][1]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~147_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][3][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][1]~q ),
	.datad(\SRAM|DataToSRAM~147_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~148_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~148 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y14_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~151 (
// Equation(s):
// \SRAM|DataToSRAM~151_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][0][1]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][1]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][0][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~151_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~151 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y14_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][1][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][1][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y14_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~152 (
// Equation(s):
// \SRAM|DataToSRAM~152_combout  = (\SRAM|DataToSRAM~151_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][1][1]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~151_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][1]~q ))))

	.dataa(\SRAM|DataToSRAM~151_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~152_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~152 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~149 (
// Equation(s):
// \SRAM|DataToSRAM~149_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][5][1]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][4][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~149_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~149 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~150 (
// Equation(s):
// \SRAM|DataToSRAM~150_combout  = (\SRAM|DataToSRAM~149_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][5][1]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~149_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][4][1]~q ))))

	.dataa(\SRAM|DataToSRAM~149_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~150_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~150 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~153 (
// Equation(s):
// \SRAM|DataToSRAM~153_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1]) # (\SRAM|DataToSRAM~150_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~152_combout  & (!\SRAM|tilePointerY [1])))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~152_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~150_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~153_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~153 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~154 (
// Equation(s):
// \SRAM|DataToSRAM~154_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][7][1]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][6][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][7][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~154_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~154 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~155 (
// Equation(s):
// \SRAM|DataToSRAM~155_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~154_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][7][1]~q ))) # (!\SRAM|DataToSRAM~154_combout  & (\tiledRasterizer|shader|cBufferTile0[4][6][1]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~154_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][6][1]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][1]~q ),
	.datad(\SRAM|DataToSRAM~154_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~155_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~155 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~156 (
// Equation(s):
// \SRAM|DataToSRAM~156_combout  = (\SRAM|DataToSRAM~153_combout  & (((\SRAM|DataToSRAM~155_combout ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~153_combout  & (\SRAM|DataToSRAM~148_combout  & (\SRAM|tilePointerY [1])))

	.dataa(\SRAM|DataToSRAM~148_combout ),
	.datab(\SRAM|DataToSRAM~153_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~155_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~156_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~156 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y21_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y22_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~139 (
// Equation(s):
// \SRAM|DataToSRAM~139_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][5][1]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][4][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~139_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~139 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~140 (
// Equation(s):
// \SRAM|DataToSRAM~140_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~139_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][5][1]~q ))) # (!\SRAM|DataToSRAM~139_combout  & (\tiledRasterizer|shader|cBufferTile0[6][4][1]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~139_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][4][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][1]~q ),
	.datad(\SRAM|DataToSRAM~139_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~140_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~140 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y21_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y23_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~141 (
// Equation(s):
// \SRAM|DataToSRAM~141_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][0][1]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[2][0][1]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][0][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~141_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~141 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y21_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~142 (
// Equation(s):
// \SRAM|DataToSRAM~142_combout  = (\SRAM|DataToSRAM~141_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][1][1]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~141_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][1]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~141_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][1][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][1]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~142_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~142 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~143 (
// Equation(s):
// \SRAM|DataToSRAM~143_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~140_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~142_combout )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~140_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~142_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~143_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~143 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][7][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][7][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~144 (
// Equation(s):
// \SRAM|DataToSRAM~144_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][7][1]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][6][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][7][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~144_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~144 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y23_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~145 (
// Equation(s):
// \SRAM|DataToSRAM~145_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~144_combout  & (\tiledRasterizer|shader|cBufferTile0[6][7][1]~q )) # (!\SRAM|DataToSRAM~144_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][6][1]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~144_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~144_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][6][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~145_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~145 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~137 (
// Equation(s):
// \SRAM|DataToSRAM~137_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][2][1]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[2][2][1]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][2][1]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~137_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~137 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~138 (
// Equation(s):
// \SRAM|DataToSRAM~138_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~137_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][1]~q ))) # (!\SRAM|DataToSRAM~137_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][1]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~137_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][3][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][1]~q ),
	.datad(\SRAM|DataToSRAM~137_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~138_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~138 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~146 (
// Equation(s):
// \SRAM|DataToSRAM~146_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~143_combout  & (\SRAM|DataToSRAM~145_combout )) # (!\SRAM|DataToSRAM~143_combout  & ((\SRAM|DataToSRAM~138_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (\SRAM|DataToSRAM~143_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~143_combout ),
	.datac(\SRAM|DataToSRAM~145_combout ),
	.datad(\SRAM|DataToSRAM~138_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~146_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~146 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~157 (
// Equation(s):
// \SRAM|DataToSRAM~157_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~146_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~156_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~156_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~146_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~157_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~157 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y20_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~158 (
// Equation(s):
// \SRAM|DataToSRAM~158_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[7][4][1]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][0][1]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~158_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~158 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~159 (
// Equation(s):
// \SRAM|DataToSRAM~159_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~158_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][1]~q ))) # (!\SRAM|DataToSRAM~158_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][1]~q )))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~158_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~158_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~159_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~159 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~165 (
// Equation(s):
// \SRAM|DataToSRAM~165_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[7][6][1]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][2][1]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~165_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~165 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~166 (
// Equation(s):
// \SRAM|DataToSRAM~166_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~165_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][1]~q )) # (!\SRAM|DataToSRAM~165_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][3][1]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~165_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~165_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][3][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~166_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~166 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~162 (
// Equation(s):
// \SRAM|DataToSRAM~162_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][4][1]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][0][1]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~162_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~162 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~163 (
// Equation(s):
// \SRAM|DataToSRAM~163_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~162_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][5][1]~q ))) # (!\SRAM|DataToSRAM~162_combout  & (\tiledRasterizer|shader|cBufferTile0[3][1][1]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~162_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][1][1]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][1]~q ),
	.datad(\SRAM|DataToSRAM~162_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~163_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~163 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y17_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~160 (
// Equation(s):
// \SRAM|DataToSRAM~160_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][6][1]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[3][2][1]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][6][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][1]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~160_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~160 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~161 (
// Equation(s):
// \SRAM|DataToSRAM~161_combout  = (\SRAM|DataToSRAM~160_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][7][1]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~160_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][3][1]~q ))))

	.dataa(\SRAM|DataToSRAM~160_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][3][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~161_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~161 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~164 (
// Equation(s):
// \SRAM|DataToSRAM~164_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~161_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~163_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~163_combout ),
	.datad(\SRAM|DataToSRAM~161_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~164_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~164 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~167 (
// Equation(s):
// \SRAM|DataToSRAM~167_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~164_combout  & ((\SRAM|DataToSRAM~166_combout ))) # (!\SRAM|DataToSRAM~164_combout  & (\SRAM|DataToSRAM~159_combout )))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~164_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~159_combout ),
	.datac(\SRAM|DataToSRAM~166_combout ),
	.datad(\SRAM|DataToSRAM~164_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~167_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~167 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~127 (
// Equation(s):
// \SRAM|DataToSRAM~127_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[1][3][1]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[1][1][1]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][3][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~127_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~127 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~128 (
// Equation(s):
// \SRAM|DataToSRAM~128_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~127_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][1]~q )) # (!\SRAM|DataToSRAM~127_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][1][1]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~127_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][3][1]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][1][1]~q ),
	.datad(\SRAM|DataToSRAM~127_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~128_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~128 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~131 (
// Equation(s):
// \SRAM|DataToSRAM~131_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][2][1]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][0][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~131_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~131 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~132 (
// Equation(s):
// \SRAM|DataToSRAM~132_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~131_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][2][1]~q ))) # (!\SRAM|DataToSRAM~131_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][1]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~131_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][0][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][2][1]~q ),
	.datad(\SRAM|DataToSRAM~131_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~132_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~132 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~129 (
// Equation(s):
// \SRAM|DataToSRAM~129_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][6][1]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][4][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][6][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~129_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~129 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~130 (
// Equation(s):
// \SRAM|DataToSRAM~130_combout  = (\SRAM|DataToSRAM~129_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][6][1]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~129_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][4][1]~q ))))

	.dataa(\SRAM|DataToSRAM~129_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~130_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~130 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~133 (
// Equation(s):
// \SRAM|DataToSRAM~133_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [0]) # (\SRAM|DataToSRAM~130_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~132_combout  & (!\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~132_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~130_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~133_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~133 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~134 (
// Equation(s):
// \SRAM|DataToSRAM~134_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][7][1]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][5][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][7][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~134_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~134 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~135 (
// Equation(s):
// \SRAM|DataToSRAM~135_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~134_combout  & (\tiledRasterizer|shader|cBufferTile0[5][7][1]~q )) # (!\SRAM|DataToSRAM~134_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][5][1]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~134_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][7][1]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][1]~q ),
	.datad(\SRAM|DataToSRAM~134_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~135_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~135 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~136 (
// Equation(s):
// \SRAM|DataToSRAM~136_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~133_combout  & ((\SRAM|DataToSRAM~135_combout ))) # (!\SRAM|DataToSRAM~133_combout  & (\SRAM|DataToSRAM~128_combout )))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~133_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~128_combout ),
	.datac(\SRAM|DataToSRAM~133_combout ),
	.datad(\SRAM|DataToSRAM~135_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~136_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~136 .lut_mask = 16'hF858;
defparam \SRAM|DataToSRAM~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~168 (
// Equation(s):
// \SRAM|DataToSRAM~168_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~157_combout  & (\SRAM|DataToSRAM~167_combout )) # (!\SRAM|DataToSRAM~157_combout  & ((\SRAM|DataToSRAM~136_combout ))))) # (!\SRAM|tilePointerX [0] & 
// (\SRAM|DataToSRAM~157_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~157_combout ),
	.datac(\SRAM|DataToSRAM~167_combout ),
	.datad(\SRAM|DataToSRAM~136_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~168_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~168 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][7][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][7][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~116 (
// Equation(s):
// \SRAM|DataToSRAM~116_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[2][7][1]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[2][6][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][7][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~116_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~116 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y22_N15
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~117 (
// Equation(s):
// \SRAM|DataToSRAM~117_combout  = (\SRAM|DataToSRAM~116_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][7][1]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~116_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[6][6][1]~q ))))

	.dataa(\SRAM|DataToSRAM~116_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][6][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~117_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~117 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~123 (
// Equation(s):
// \SRAM|DataToSRAM~123_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[7][6][1]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[3][6][1]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][6][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~123_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~123 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~124 (
// Equation(s):
// \SRAM|DataToSRAM~124_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~123_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][1]~q ))) # (!\SRAM|DataToSRAM~123_combout  & (\tiledRasterizer|shader|cBufferTile1[3][7][1]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~123_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][7][1]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][1]~q ),
	.datad(\SRAM|DataToSRAM~123_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~124_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~124 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~120 (
// Equation(s):
// \SRAM|DataToSRAM~120_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[0][7][1]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][6][1]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][7][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~120_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~120 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~121 (
// Equation(s):
// \SRAM|DataToSRAM~121_combout  = (\SRAM|DataToSRAM~120_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][7][1]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~120_combout  & (\tiledRasterizer|shader|cBufferTile1[4][6][1]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[4][6][1]~q ),
	.datab(\SRAM|DataToSRAM~120_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][1]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~121_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~121 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][6][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][6][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~118 (
// Equation(s):
// \SRAM|DataToSRAM~118_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[5][6][1]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[1][6][1]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][6][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][1]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~118_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~118 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][7][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][7][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~119 (
// Equation(s):
// \SRAM|DataToSRAM~119_combout  = (\SRAM|DataToSRAM~118_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][7][1]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~118_combout  & (\tiledRasterizer|shader|cBufferTile1[1][7][1]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~118_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][7][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][1]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~119_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~119 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~122 (
// Equation(s):
// \SRAM|DataToSRAM~122_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~119_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~121_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~121_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~119_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~122_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~122 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~125 (
// Equation(s):
// \SRAM|DataToSRAM~125_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~122_combout  & ((\SRAM|DataToSRAM~124_combout ))) # (!\SRAM|DataToSRAM~122_combout  & (\SRAM|DataToSRAM~117_combout )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~122_combout ))))

	.dataa(\SRAM|DataToSRAM~117_combout ),
	.datab(\SRAM|DataToSRAM~124_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~122_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~125_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~125 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~92 (
// Equation(s):
// \SRAM|DataToSRAM~92_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][1]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][3][1]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][3][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~92_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~92 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~93 (
// Equation(s):
// \SRAM|DataToSRAM~93_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~92_combout  & (\tiledRasterizer|shader|cBufferTile1[7][3][1]~q )) # (!\SRAM|DataToSRAM~92_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][3][1]~q ))))) # (!\SRAM|tilePointerX 
// [0] & (\SRAM|DataToSRAM~92_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~92_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~93_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~93 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y26_N27
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y26_N21
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~85 (
// Equation(s):
// \SRAM|DataToSRAM~85_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][2][1]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][2][1]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][2][1]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][2][1]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~85_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~85 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~86 (
// Equation(s):
// \SRAM|DataToSRAM~86_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~85_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][2][1]~q ))) # (!\SRAM|DataToSRAM~85_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][1]~q )))) # (!\SRAM|tilePointerX 
// [0] & (\SRAM|DataToSRAM~85_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~85_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][2][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][2][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~86_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~86 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N5
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~89 (
// Equation(s):
// \SRAM|DataToSRAM~89_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][2][1]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][2][1]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~89_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~89 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~90 (
// Equation(s):
// \SRAM|DataToSRAM~90_combout  = (\SRAM|DataToSRAM~89_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][2][1]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~89_combout  & (\tiledRasterizer|shader|cBufferTile1[2][2][1]~q  & ((\SRAM|tilePointerX 
// [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][2][1]~q ),
	.datab(\SRAM|DataToSRAM~89_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][1]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~90_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~90 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~87 (
// Equation(s):
// \SRAM|DataToSRAM~87_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[1][3][1]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][3][1]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][3][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][3][1]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~87_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~87 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~88 (
// Equation(s):
// \SRAM|DataToSRAM~88_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~87_combout  & (\tiledRasterizer|shader|cBufferTile1[3][3][1]~q )) # (!\SRAM|DataToSRAM~87_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][3][1]~q ))))) # (!\SRAM|tilePointerX 
// [1] & (\SRAM|DataToSRAM~87_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~87_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][3][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][3][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~88_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~88 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~91 (
// Equation(s):
// \SRAM|DataToSRAM~91_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~88_combout ))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~90_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~90_combout ),
	.datad(\SRAM|DataToSRAM~88_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~91_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~91 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~94 (
// Equation(s):
// \SRAM|DataToSRAM~94_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~91_combout  & (\SRAM|DataToSRAM~93_combout )) # (!\SRAM|DataToSRAM~91_combout  & ((\SRAM|DataToSRAM~86_combout ))))) # (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~91_combout 
// ))))

	.dataa(\SRAM|DataToSRAM~93_combout ),
	.datab(\SRAM|DataToSRAM~86_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~91_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~94_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~94 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~109 (
// Equation(s):
// \SRAM|DataToSRAM~109_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile1[1][0][1]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[0][0][1]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][0][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~109_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~109 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][0][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][0][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~110 (
// Equation(s):
// \SRAM|DataToSRAM~110_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~109_combout  & (\tiledRasterizer|shader|cBufferTile1[3][0][1]~q )) # (!\SRAM|DataToSRAM~109_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][0][1]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~109_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~109_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][0][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~110_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~110 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][0][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][0][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N21
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N19
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~107 (
// Equation(s):
// \SRAM|DataToSRAM~107_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][0][1]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][0][1]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][0][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][1]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~107_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~107 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~108 (
// Equation(s):
// \SRAM|DataToSRAM~108_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~107_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][0][1]~q ))) # (!\SRAM|DataToSRAM~107_combout  & (\tiledRasterizer|shader|cBufferTile1[5][0][1]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~107_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][0][1]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][1]~q ),
	.datad(\SRAM|DataToSRAM~107_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~108_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~108 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~111 (
// Equation(s):
// \SRAM|DataToSRAM~111_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0]) # (\SRAM|DataToSRAM~108_combout )))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~110_combout  & (!\SRAM|tilePointerY [0])))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~110_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~108_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~111_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~111 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][1][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][1][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~105 (
// Equation(s):
// \SRAM|DataToSRAM~105_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][1][1]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][1][1]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][1][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~105_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~105 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~106 (
// Equation(s):
// \SRAM|DataToSRAM~106_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~105_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][1][1]~q ))) # (!\SRAM|DataToSRAM~105_combout  & (\tiledRasterizer|shader|cBufferTile1[2][1][1]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~105_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][1][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][1]~q ),
	.datad(\SRAM|DataToSRAM~105_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~106_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~106 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~112 (
// Equation(s):
// \SRAM|DataToSRAM~112_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[6][1][1]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][1][1]~q )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][1][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][1]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~112_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~112 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~113 (
// Equation(s):
// \SRAM|DataToSRAM~113_combout  = (\SRAM|DataToSRAM~112_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][1][1]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~112_combout  & (\tiledRasterizer|shader|cBufferTile1[5][1][1]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|DataToSRAM~112_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][1][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][1]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~113_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~113 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~114 (
// Equation(s):
// \SRAM|DataToSRAM~114_combout  = (\SRAM|DataToSRAM~111_combout  & (((\SRAM|DataToSRAM~113_combout )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~111_combout  & (\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~106_combout )))

	.dataa(\SRAM|DataToSRAM~111_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~106_combout ),
	.datad(\SRAM|DataToSRAM~113_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~114_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~114 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~102 (
// Equation(s):
// \SRAM|DataToSRAM~102_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][5][1]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][5][1]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][5][1]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][1]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~102_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~102 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y22_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~103 (
// Equation(s):
// \SRAM|DataToSRAM~103_combout  = (\SRAM|DataToSRAM~102_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][5][1]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~102_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][5][1]~q ))))

	.dataa(\SRAM|DataToSRAM~102_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~103_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~103 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~99 (
// Equation(s):
// \SRAM|DataToSRAM~99_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[1][4][1]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][4][1]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][4][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][1]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~99_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~99 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~100 (
// Equation(s):
// \SRAM|DataToSRAM~100_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~99_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][4][1]~q ))) # (!\SRAM|DataToSRAM~99_combout  & (\tiledRasterizer|shader|cBufferTile1[2][4][1]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~99_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][4][1]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][4][1]~q ),
	.datad(\SRAM|DataToSRAM~99_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~100_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~100 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N7
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~97 (
// Equation(s):
// \SRAM|DataToSRAM~97_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][4][1]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][4][1]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][4][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~97_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~97 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~98 (
// Equation(s):
// \SRAM|DataToSRAM~98_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~97_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][4][1]~q ))) # (!\SRAM|DataToSRAM~97_combout  & (\tiledRasterizer|shader|cBufferTile1[5][4][1]~q )))) # (!\SRAM|tilePointerX 
// [0] & (((\SRAM|DataToSRAM~97_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][1]~q ),
	.datad(\SRAM|DataToSRAM~97_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~98_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~98 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~101 (
// Equation(s):
// \SRAM|DataToSRAM~101_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0]) # (\SRAM|DataToSRAM~98_combout )))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~100_combout  & (!\SRAM|tilePointerY [0])))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~100_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~98_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~101_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~101 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N7
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y23_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][1]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][1]~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][1]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][1] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~95 (
// Equation(s):
// \SRAM|DataToSRAM~95_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][5][1]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][5][1]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][1]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][1]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~95_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~95 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~96 (
// Equation(s):
// \SRAM|DataToSRAM~96_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~95_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][5][1]~q ))) # (!\SRAM|DataToSRAM~95_combout  & (\tiledRasterizer|shader|cBufferTile1[2][5][1]~q )))) # (!\SRAM|tilePointerX 
// [1] & (((\SRAM|DataToSRAM~95_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][5][1]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][1]~q ),
	.datad(\SRAM|DataToSRAM~95_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~96_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~96 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~104 (
// Equation(s):
// \SRAM|DataToSRAM~104_combout  = (\SRAM|DataToSRAM~101_combout  & ((\SRAM|DataToSRAM~103_combout ) # ((!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~101_combout  & (((\SRAM|tilePointerY [0] & \SRAM|DataToSRAM~96_combout ))))

	.dataa(\SRAM|DataToSRAM~103_combout ),
	.datab(\SRAM|DataToSRAM~101_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~96_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~104_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~104 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~115 (
// Equation(s):
// \SRAM|DataToSRAM~115_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1]) # (\SRAM|DataToSRAM~104_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~114_combout  & (!\SRAM|tilePointerY [1])))

	.dataa(\SRAM|DataToSRAM~114_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~104_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~115_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~115 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~126 (
// Equation(s):
// \SRAM|DataToSRAM~126_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~115_combout  & (\SRAM|DataToSRAM~125_combout )) # (!\SRAM|DataToSRAM~115_combout  & ((\SRAM|DataToSRAM~94_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~115_combout ))))

	.dataa(\SRAM|DataToSRAM~125_combout ),
	.datab(\SRAM|DataToSRAM~94_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~115_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~126_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~126 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~169 (
// Equation(s):
// \SRAM|DataToSRAM~169_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~126_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~168_combout ))

	.dataa(\SRAM|DataToSRAM~168_combout ),
	.datab(gnd),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(\SRAM|DataToSRAM~126_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~169_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~169 .lut_mask = 16'hFA0A;
defparam \SRAM|DataToSRAM~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N3
dffeas \SRAM|DataToSRAM[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[1] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y24_N23
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~174 (
// Equation(s):
// \SRAM|DataToSRAM~174_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][1][2]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[2][0][2]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][1][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~174_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~174 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y24_N5
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~175 (
// Equation(s):
// \SRAM|DataToSRAM~175_combout  = (\SRAM|DataToSRAM~174_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][1][2]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~174_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[6][0][2]~q ))))

	.dataa(\SRAM|DataToSRAM~174_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][1][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][0][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~175_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~175 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y22_N21
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][3][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][3][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~172 (
// Equation(s):
// \SRAM|DataToSRAM~172_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[2][3][2]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[2][2][2]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][2][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][3][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~172_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~172 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~173 (
// Equation(s):
// \SRAM|DataToSRAM~173_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~172_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][3][2]~q ))) # (!\SRAM|DataToSRAM~172_combout  & (\tiledRasterizer|shader|cBufferTile1[6][2][2]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~172_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][2][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][3][2]~q ),
	.datad(\SRAM|DataToSRAM~172_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~173_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~173 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~176 (
// Equation(s):
// \SRAM|DataToSRAM~176_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~173_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~175_combout ))))

	.dataa(\SRAM|DataToSRAM~175_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~173_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~176_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~176 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y23_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][6][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][6][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~177 (
// Equation(s):
// \SRAM|DataToSRAM~177_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[6][6][2]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[2][6][2]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][6][2]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][2]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~177_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~177 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~178 (
// Equation(s):
// \SRAM|DataToSRAM~178_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~177_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][7][2]~q ))) # (!\SRAM|DataToSRAM~177_combout  & (\tiledRasterizer|shader|cBufferTile1[2][7][2]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~177_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][7][2]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][2]~q ),
	.datad(\SRAM|DataToSRAM~177_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~178_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~178 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~170 (
// Equation(s):
// \SRAM|DataToSRAM~170_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[6][4][2]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[2][4][2]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][4][2]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][4][2]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~170_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~170 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~171 (
// Equation(s):
// \SRAM|DataToSRAM~171_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~170_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][5][2]~q ))) # (!\SRAM|DataToSRAM~170_combout  & (\tiledRasterizer|shader|cBufferTile1[2][5][2]~q )))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~170_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~170_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][5][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][5][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~171_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~171 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~179 (
// Equation(s):
// \SRAM|DataToSRAM~179_combout  = (\SRAM|DataToSRAM~176_combout  & ((\SRAM|DataToSRAM~178_combout ) # ((!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~176_combout  & (((\SRAM|tilePointerY [2] & \SRAM|DataToSRAM~171_combout ))))

	.dataa(\SRAM|DataToSRAM~176_combout ),
	.datab(\SRAM|DataToSRAM~178_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~171_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~179_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~179 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N15
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~201 (
// Equation(s):
// \SRAM|DataToSRAM~201_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[3][3][2]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[3][2][2]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~201_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~201 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~202 (
// Equation(s):
// \SRAM|DataToSRAM~202_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~201_combout  & (\tiledRasterizer|shader|cBufferTile1[3][7][2]~q )) # (!\SRAM|DataToSRAM~201_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][6][2]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~201_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~201_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][6][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~202_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~202 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~203 (
// Equation(s):
// \SRAM|DataToSRAM~203_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[7][4][2]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[7][0][2]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~203_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~203 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~204 (
// Equation(s):
// \SRAM|DataToSRAM~204_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~203_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][2]~q ))) # (!\SRAM|DataToSRAM~203_combout  & (\tiledRasterizer|shader|cBufferTile1[7][1][2]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~203_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][1][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][2]~q ),
	.datad(\SRAM|DataToSRAM~203_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~204_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~204 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][1][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][1][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~205 (
// Equation(s):
// \SRAM|DataToSRAM~205_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[3][1][2]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][0][2]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][1][2]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][2]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~205_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~205 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~206 (
// Equation(s):
// \SRAM|DataToSRAM~206_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~205_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][5][2]~q ))) # (!\SRAM|DataToSRAM~205_combout  & (\tiledRasterizer|shader|cBufferTile1[3][4][2]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~205_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][4][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][2]~q ),
	.datad(\SRAM|DataToSRAM~205_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~206_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~206 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~207 (
// Equation(s):
// \SRAM|DataToSRAM~207_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~204_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~206_combout )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~204_combout ),
	.datad(\SRAM|DataToSRAM~206_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~207_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~207 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y23_N21
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~208 (
// Equation(s):
// \SRAM|DataToSRAM~208_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[7][6][2]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[7][2][2]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][6][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][2]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~208_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~208 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][3][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][3][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~209 (
// Equation(s):
// \SRAM|DataToSRAM~209_combout  = (\SRAM|DataToSRAM~208_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][7][2]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~208_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[7][3][2]~q ))))

	.dataa(\SRAM|DataToSRAM~208_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][3][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~209_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~209 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~210 (
// Equation(s):
// \SRAM|DataToSRAM~210_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~207_combout  & ((\SRAM|DataToSRAM~209_combout ))) # (!\SRAM|DataToSRAM~207_combout  & (\SRAM|DataToSRAM~202_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~207_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~202_combout ),
	.datac(\SRAM|DataToSRAM~207_combout ),
	.datad(\SRAM|DataToSRAM~209_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~210_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~210 .lut_mask = 16'hF858;
defparam \SRAM|DataToSRAM~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y26_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~190 (
// Equation(s):
// \SRAM|DataToSRAM~190_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[0][3][2]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[0][2][2]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][3][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][2]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~190_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~190 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~191 (
// Equation(s):
// \SRAM|DataToSRAM~191_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~190_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][3][2]~q ))) # (!\SRAM|DataToSRAM~190_combout  & (\tiledRasterizer|shader|cBufferTile1[4][2][2]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~190_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][2][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][2]~q ),
	.datad(\SRAM|DataToSRAM~190_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~191_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~191 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~197 (
// Equation(s):
// \SRAM|DataToSRAM~197_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[4][6][2]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[0][6][2]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][6][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~197_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~197 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~198 (
// Equation(s):
// \SRAM|DataToSRAM~198_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~197_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][7][2]~q ))) # (!\SRAM|DataToSRAM~197_combout  & (\tiledRasterizer|shader|cBufferTile1[0][7][2]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~197_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][7][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][2]~q ),
	.datad(\SRAM|DataToSRAM~197_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~198_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~198 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][4][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][4][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~192 (
// Equation(s):
// \SRAM|DataToSRAM~192_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[4][4][2]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[0][4][2]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~192_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~192 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~193 (
// Equation(s):
// \SRAM|DataToSRAM~193_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~192_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][5][2]~q ))) # (!\SRAM|DataToSRAM~192_combout  & (\tiledRasterizer|shader|cBufferTile1[0][5][2]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~192_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][5][2]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][2]~q ),
	.datad(\SRAM|DataToSRAM~192_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~193_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~193 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N9
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][1][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][1][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~194 (
// Equation(s):
// \SRAM|DataToSRAM~194_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[0][1][2]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][0][2]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][1][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][2]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~194_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~194 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~195 (
// Equation(s):
// \SRAM|DataToSRAM~195_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~194_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][1][2]~q ))) # (!\SRAM|DataToSRAM~194_combout  & (\tiledRasterizer|shader|cBufferTile1[4][0][2]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~194_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[4][0][2]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][2]~q ),
	.datad(\SRAM|DataToSRAM~194_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~195_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~195 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~196 (
// Equation(s):
// \SRAM|DataToSRAM~196_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~193_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~195_combout )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~193_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~195_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~196_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~196 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~199 (
// Equation(s):
// \SRAM|DataToSRAM~199_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~196_combout  & ((\SRAM|DataToSRAM~198_combout ))) # (!\SRAM|DataToSRAM~196_combout  & (\SRAM|DataToSRAM~191_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~196_combout ))))

	.dataa(\SRAM|DataToSRAM~191_combout ),
	.datab(\SRAM|DataToSRAM~198_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~196_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~199_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~199 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~187 (
// Equation(s):
// \SRAM|DataToSRAM~187_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[1][7][2]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][5][2]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][7][2]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][5][2]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~187_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~187 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~188 (
// Equation(s):
// \SRAM|DataToSRAM~188_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~187_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][7][2]~q ))) # (!\SRAM|DataToSRAM~187_combout  & (\tiledRasterizer|shader|cBufferTile1[5][5][2]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~187_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][5][2]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][2]~q ),
	.datad(\SRAM|DataToSRAM~187_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~188_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~188 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][6][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][6][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~182 (
// Equation(s):
// \SRAM|DataToSRAM~182_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[1][6][2]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile1[1][4][2]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][6][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][4][2]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~182_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~182 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~183 (
// Equation(s):
// \SRAM|DataToSRAM~183_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~182_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][6][2]~q ))) # (!\SRAM|DataToSRAM~182_combout  & (\tiledRasterizer|shader|cBufferTile1[5][4][2]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~182_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][2]~q ),
	.datad(\SRAM|DataToSRAM~182_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~183_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~183 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N7
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~184 (
// Equation(s):
// \SRAM|DataToSRAM~184_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[1][2][2]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][0][2]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][2][2]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][2]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~184_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~184 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~185 (
// Equation(s):
// \SRAM|DataToSRAM~185_combout  = (\SRAM|DataToSRAM~184_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][2][2]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~184_combout  & (\tiledRasterizer|shader|cBufferTile1[5][0][2]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][0][2]~q ),
	.datab(\SRAM|DataToSRAM~184_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][2][2]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~185_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~185 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~186 (
// Equation(s):
// \SRAM|DataToSRAM~186_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~183_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & (((!\SRAM|tilePointerY [0] & \SRAM|DataToSRAM~185_combout ))))

	.dataa(\SRAM|DataToSRAM~183_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~185_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~186_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~186 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~180 (
// Equation(s):
// \SRAM|DataToSRAM~180_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[5][1][2]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][1][2]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][1][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~180_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~180 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y24_N21
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~181 (
// Equation(s):
// \SRAM|DataToSRAM~181_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~180_combout  & (\tiledRasterizer|shader|cBufferTile1[5][3][2]~q )) # (!\SRAM|DataToSRAM~180_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][3][2]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~180_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~180_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][3][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~181_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~181 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~189 (
// Equation(s):
// \SRAM|DataToSRAM~189_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~186_combout  & (\SRAM|DataToSRAM~188_combout )) # (!\SRAM|DataToSRAM~186_combout  & ((\SRAM|DataToSRAM~181_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~186_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~188_combout ),
	.datac(\SRAM|DataToSRAM~186_combout ),
	.datad(\SRAM|DataToSRAM~181_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~189_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~189 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~200 (
// Equation(s):
// \SRAM|DataToSRAM~200_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~189_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~199_combout ))))

	.dataa(\SRAM|DataToSRAM~199_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~189_combout ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~200_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~200 .lut_mask = 16'hFC22;
defparam \SRAM|DataToSRAM~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~211 (
// Equation(s):
// \SRAM|DataToSRAM~211_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~200_combout  & ((\SRAM|DataToSRAM~210_combout ))) # (!\SRAM|DataToSRAM~200_combout  & (\SRAM|DataToSRAM~179_combout )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~200_combout ))))

	.dataa(\SRAM|DataToSRAM~179_combout ),
	.datab(\SRAM|DataToSRAM~210_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~200_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~211_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~211 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~212 (
// Equation(s):
// \SRAM|DataToSRAM~212_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][3][2]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][1][2]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][3][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~212_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~212 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~213 (
// Equation(s):
// \SRAM|DataToSRAM~213_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~212_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][2]~q ))) # (!\SRAM|DataToSRAM~212_combout  & (\tiledRasterizer|shader|cBufferTile0[1][5][2]~q )))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~212_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~212_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][7][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~213_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~213 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y16_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~219 (
// Equation(s):
// \SRAM|DataToSRAM~219_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[3][3][2]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][1][2]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][3][2]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][2]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~219_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~219 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~220 (
// Equation(s):
// \SRAM|DataToSRAM~220_combout  = (\SRAM|DataToSRAM~219_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][7][2]~q ) # ((!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~219_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][2]~q  & 
// \SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][7][2]~q ),
	.datab(\SRAM|DataToSRAM~219_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][2]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~220_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~220 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~214 (
// Equation(s):
// \SRAM|DataToSRAM~214_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[2][5][2]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[2][1][2]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][1][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~214_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~214 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~215 (
// Equation(s):
// \SRAM|DataToSRAM~215_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~214_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][7][2]~q ))) # (!\SRAM|DataToSRAM~214_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][2]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~214_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][3][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][2]~q ),
	.datad(\SRAM|DataToSRAM~214_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~215_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~215 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~216 (
// Equation(s):
// \SRAM|DataToSRAM~216_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[0][5][2]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][1][2]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~216_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~216 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~217 (
// Equation(s):
// \SRAM|DataToSRAM~217_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~216_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][7][2]~q ))) # (!\SRAM|DataToSRAM~216_combout  & (\tiledRasterizer|shader|cBufferTile0[0][3][2]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~216_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][3][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][2]~q ),
	.datad(\SRAM|DataToSRAM~216_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~217_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~217 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~218 (
// Equation(s):
// \SRAM|DataToSRAM~218_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~215_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~217_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~215_combout ),
	.datad(\SRAM|DataToSRAM~217_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~218_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~218 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~221 (
// Equation(s):
// \SRAM|DataToSRAM~221_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~218_combout  & ((\SRAM|DataToSRAM~220_combout ))) # (!\SRAM|DataToSRAM~218_combout  & (\SRAM|DataToSRAM~213_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~218_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~213_combout ),
	.datac(\SRAM|DataToSRAM~220_combout ),
	.datad(\SRAM|DataToSRAM~218_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~221_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~221 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y21_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~245 (
// Equation(s):
// \SRAM|DataToSRAM~245_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][5][2]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[4][5][2]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~245_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~245 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~246 (
// Equation(s):
// \SRAM|DataToSRAM~246_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~245_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][2]~q ))) # (!\SRAM|DataToSRAM~245_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][2]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~245_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][5][2]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][5][2]~q ),
	.datad(\SRAM|DataToSRAM~245_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~246_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~246 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y14_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~247 (
// Equation(s):
// \SRAM|DataToSRAM~247_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[5][1][2]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][1][2]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][2]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~247_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~247 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~248 (
// Equation(s):
// \SRAM|DataToSRAM~248_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~247_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][1][2]~q ))) # (!\SRAM|DataToSRAM~247_combout  & (\tiledRasterizer|shader|cBufferTile0[6][1][2]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~247_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][1][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][2]~q ),
	.datad(\SRAM|DataToSRAM~247_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~248_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~248 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~249 (
// Equation(s):
// \SRAM|DataToSRAM~249_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~246_combout ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((!\SRAM|tilePointerY [1] & \SRAM|DataToSRAM~248_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~246_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~248_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~249_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~249 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y23_N15
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~250 (
// Equation(s):
// \SRAM|DataToSRAM~250_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][7][2]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][7][2]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][7][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~250_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~250 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~251 (
// Equation(s):
// \SRAM|DataToSRAM~251_combout  = (\SRAM|DataToSRAM~250_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][2]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~250_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][7][2]~q ))))

	.dataa(\SRAM|DataToSRAM~250_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][7][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~251_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~251 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~243 (
// Equation(s):
// \SRAM|DataToSRAM~243_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][3][2]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][3][2]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~243_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~243 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][3][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][3][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~244 (
// Equation(s):
// \SRAM|DataToSRAM~244_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~243_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][3][2]~q ))) # (!\SRAM|DataToSRAM~243_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][2]~q )))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~243_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~243_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][3][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][3][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~244_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~244 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~252 (
// Equation(s):
// \SRAM|DataToSRAM~252_combout  = (\SRAM|DataToSRAM~249_combout  & ((\SRAM|DataToSRAM~251_combout ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~249_combout  & (((\SRAM|tilePointerY [1] & \SRAM|DataToSRAM~244_combout ))))

	.dataa(\SRAM|DataToSRAM~249_combout ),
	.datab(\SRAM|DataToSRAM~251_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~244_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~252_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~252 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][2][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][2][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~229 (
// Equation(s):
// \SRAM|DataToSRAM~229_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[7][2][2]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[7][0][2]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][2][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~229_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~229 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y20_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~230 (
// Equation(s):
// \SRAM|DataToSRAM~230_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~229_combout  & (\tiledRasterizer|shader|cBufferTile0[7][6][2]~q )) # (!\SRAM|DataToSRAM~229_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][4][2]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~229_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~229_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~230_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~230 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][2][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][2][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y23_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y23_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~222 (
// Equation(s):
// \SRAM|DataToSRAM~222_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[6][4][2]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[6][0][2]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~222_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~222 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~223 (
// Equation(s):
// \SRAM|DataToSRAM~223_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~222_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][6][2]~q ))) # (!\SRAM|DataToSRAM~222_combout  & (\tiledRasterizer|shader|cBufferTile0[6][2][2]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~222_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][2]~q ),
	.datad(\SRAM|DataToSRAM~222_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~223_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~223 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~226 (
// Equation(s):
// \SRAM|DataToSRAM~226_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[4][4][2]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][0][2]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][4][2]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][2]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~226_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~226 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~227 (
// Equation(s):
// \SRAM|DataToSRAM~227_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~226_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][6][2]~q ))) # (!\SRAM|DataToSRAM~226_combout  & (\tiledRasterizer|shader|cBufferTile0[4][2][2]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~226_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][2][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][2]~q ),
	.datad(\SRAM|DataToSRAM~226_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~227_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~227 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~224 (
// Equation(s):
// \SRAM|DataToSRAM~224_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[5][2][2]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[5][0][2]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][0][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][2][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~224_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~224 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~225 (
// Equation(s):
// \SRAM|DataToSRAM~225_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~224_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][6][2]~q ))) # (!\SRAM|DataToSRAM~224_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][2]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~224_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][4][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][2]~q ),
	.datad(\SRAM|DataToSRAM~224_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~225_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~225 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~228 (
// Equation(s):
// \SRAM|DataToSRAM~228_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~225_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~227_combout ))))

	.dataa(\SRAM|DataToSRAM~227_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~225_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~228_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~228 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~231 (
// Equation(s):
// \SRAM|DataToSRAM~231_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~228_combout  & (\SRAM|DataToSRAM~230_combout )) # (!\SRAM|DataToSRAM~228_combout  & ((\SRAM|DataToSRAM~223_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~228_combout ))))

	.dataa(\SRAM|DataToSRAM~230_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~223_combout ),
	.datad(\SRAM|DataToSRAM~228_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~231_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~231 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~239 (
// Equation(s):
// \SRAM|DataToSRAM~239_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[3][2][2]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[3][0][2]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][2][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~239_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~239 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~240 (
// Equation(s):
// \SRAM|DataToSRAM~240_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~239_combout  & (\tiledRasterizer|shader|cBufferTile0[3][6][2]~q )) # (!\SRAM|DataToSRAM~239_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][4][2]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~239_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~239_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~240_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~240 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][4][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][4][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~236 (
// Equation(s):
// \SRAM|DataToSRAM~236_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[0][2][2]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[0][0][2]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][2][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~236_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~236 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~237 (
// Equation(s):
// \SRAM|DataToSRAM~237_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~236_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][6][2]~q ))) # (!\SRAM|DataToSRAM~236_combout  & (\tiledRasterizer|shader|cBufferTile0[0][4][2]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~236_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][4][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][2]~q ),
	.datad(\SRAM|DataToSRAM~236_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~237_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~237 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][2]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][2]~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][2]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~234 (
// Equation(s):
// \SRAM|DataToSRAM~234_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[2][4][2]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][0][2]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][4][2]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][2]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~234_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~234 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y21_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~235 (
// Equation(s):
// \SRAM|DataToSRAM~235_combout  = (\SRAM|DataToSRAM~234_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][6][2]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~234_combout  & (\tiledRasterizer|shader|cBufferTile0[2][2][2]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~234_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][2][2]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][2]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~235_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~235 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~238 (
// Equation(s):
// \SRAM|DataToSRAM~238_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~235_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~237_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~237_combout ),
	.datad(\SRAM|DataToSRAM~235_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~238_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~238 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~232 (
// Equation(s):
// \SRAM|DataToSRAM~232_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][2][2]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][0][2]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~232_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~232 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][2] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~233 (
// Equation(s):
// \SRAM|DataToSRAM~233_combout  = (\SRAM|DataToSRAM~232_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][6][2]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~232_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][4][2]~q ))))

	.dataa(\SRAM|DataToSRAM~232_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][2]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][2]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~233_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~233 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~241 (
// Equation(s):
// \SRAM|DataToSRAM~241_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~238_combout  & (\SRAM|DataToSRAM~240_combout )) # (!\SRAM|DataToSRAM~238_combout  & ((\SRAM|DataToSRAM~233_combout ))))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~238_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~240_combout ),
	.datac(\SRAM|DataToSRAM~238_combout ),
	.datad(\SRAM|DataToSRAM~233_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~241_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~241 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~242 (
// Equation(s):
// \SRAM|DataToSRAM~242_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~231_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~241_combout )))))

	.dataa(\SRAM|DataToSRAM~231_combout ),
	.datab(\SRAM|DataToSRAM~241_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~242_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~242 .lut_mask = 16'hFA0C;
defparam \SRAM|DataToSRAM~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~253 (
// Equation(s):
// \SRAM|DataToSRAM~253_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~242_combout  & ((\SRAM|DataToSRAM~252_combout ))) # (!\SRAM|DataToSRAM~242_combout  & (\SRAM|DataToSRAM~221_combout )))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~242_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~221_combout ),
	.datac(\SRAM|DataToSRAM~252_combout ),
	.datad(\SRAM|DataToSRAM~242_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~253_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~253 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~254 (
// Equation(s):
// \SRAM|DataToSRAM~254_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~211_combout )) # (!\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~253_combout )))

	.dataa(gnd),
	.datab(\nextStreamingTileID~0_combout ),
	.datac(\SRAM|DataToSRAM~211_combout ),
	.datad(\SRAM|DataToSRAM~253_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~254_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~254 .lut_mask = 16'hF3C0;
defparam \SRAM|DataToSRAM~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N13
dffeas \SRAM|DataToSRAM[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[2] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y21_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y21_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~304 (
// Equation(s):
// \SRAM|DataToSRAM~304_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][5][3]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][5][3]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~304_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~304 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~305 (
// Equation(s):
// \SRAM|DataToSRAM~305_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~304_combout  & (\tiledRasterizer|shader|cBufferTile0[7][5][3]~q )) # (!\SRAM|DataToSRAM~304_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][5][3]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~304_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][5][3]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][3]~q ),
	.datad(\SRAM|DataToSRAM~304_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~305_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~305 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y16_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~301 (
// Equation(s):
// \SRAM|DataToSRAM~301_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][4][3]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][4][3]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][4][3]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~301_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~301 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~302 (
// Equation(s):
// \SRAM|DataToSRAM~302_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~301_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][4][3]~q ))) # (!\SRAM|DataToSRAM~301_combout  & (\tiledRasterizer|shader|cBufferTile0[2][4][3]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~301_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][4][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][3]~q ),
	.datad(\SRAM|DataToSRAM~301_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~302_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~302 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y21_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~299 (
// Equation(s):
// \SRAM|DataToSRAM~299_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][5][3]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][5][3]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~299_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~299 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~300 (
// Equation(s):
// \SRAM|DataToSRAM~300_combout  = (\SRAM|DataToSRAM~299_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][3]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~299_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][5][3]~q ))))

	.dataa(\SRAM|DataToSRAM~299_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~300_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~300 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~303 (
// Equation(s):
// \SRAM|DataToSRAM~303_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~300_combout ))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~302_combout ))))

	.dataa(\SRAM|DataToSRAM~302_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~300_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~303_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~303 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y20_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~297 (
// Equation(s):
// \SRAM|DataToSRAM~297_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][4][3]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][4][3]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~297_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~297 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~298 (
// Equation(s):
// \SRAM|DataToSRAM~298_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~297_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][4][3]~q ))) # (!\SRAM|DataToSRAM~297_combout  & (\tiledRasterizer|shader|cBufferTile0[5][4][3]~q )))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~297_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~297_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~298_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~298 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~306 (
// Equation(s):
// \SRAM|DataToSRAM~306_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~303_combout  & (\SRAM|DataToSRAM~305_combout )) # (!\SRAM|DataToSRAM~303_combout  & ((\SRAM|DataToSRAM~298_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~303_combout ))))

	.dataa(\SRAM|DataToSRAM~305_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~303_combout ),
	.datad(\SRAM|DataToSRAM~298_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~306_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~306 .lut_mask = 16'hBCB0;
defparam \SRAM|DataToSRAM~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y18_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~307 (
// Equation(s):
// \SRAM|DataToSRAM~307_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][3][3]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][3][3]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][3][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~307_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~307 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~308 (
// Equation(s):
// \SRAM|DataToSRAM~308_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~307_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][3][3]~q ))) # (!\SRAM|DataToSRAM~307_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][3]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~307_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][3][3]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][3]~q ),
	.datad(\SRAM|DataToSRAM~307_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~308_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~308 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][2][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y14_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~309 (
// Equation(s):
// \SRAM|DataToSRAM~309_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][2][3]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][2][3]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][2][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~309_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~309 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~310 (
// Equation(s):
// \SRAM|DataToSRAM~310_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~309_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][3]~q ))) # (!\SRAM|DataToSRAM~309_combout  & (\tiledRasterizer|shader|cBufferTile0[5][2][3]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~309_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][2][3]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][3]~q ),
	.datad(\SRAM|DataToSRAM~309_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~310_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~310 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~311 (
// Equation(s):
// \SRAM|DataToSRAM~311_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][2][3]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][3]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~311_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~311 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~312 (
// Equation(s):
// \SRAM|DataToSRAM~312_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~311_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][3]~q )) # (!\SRAM|DataToSRAM~311_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][2][3]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~311_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~311_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~312_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~312 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~313 (
// Equation(s):
// \SRAM|DataToSRAM~313_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~310_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerY [0] & \SRAM|DataToSRAM~312_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~310_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~312_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~313_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~313 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~314 (
// Equation(s):
// \SRAM|DataToSRAM~314_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][3][3]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][3][3]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~314_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~314 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~315 (
// Equation(s):
// \SRAM|DataToSRAM~315_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~314_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][3][3]~q ))) # (!\SRAM|DataToSRAM~314_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][3]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~314_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][3][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][3]~q ),
	.datad(\SRAM|DataToSRAM~314_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~315_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~315 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~316 (
// Equation(s):
// \SRAM|DataToSRAM~316_combout  = (\SRAM|DataToSRAM~313_combout  & (((\SRAM|DataToSRAM~315_combout ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~313_combout  & (\SRAM|DataToSRAM~308_combout  & (\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~308_combout ),
	.datab(\SRAM|DataToSRAM~313_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~315_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~316_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~316 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~321 (
// Equation(s):
// \SRAM|DataToSRAM~321_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][0][3]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][0][3]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][0][3]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~321_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~321 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~322 (
// Equation(s):
// \SRAM|DataToSRAM~322_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~321_combout  & (\tiledRasterizer|shader|cBufferTile0[3][0][3]~q )) # (!\SRAM|DataToSRAM~321_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][0][3]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~321_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~321_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][0][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~322_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~322 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~319 (
// Equation(s):
// \SRAM|DataToSRAM~319_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][1][3]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][1][3]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][1][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~319_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~319 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~320 (
// Equation(s):
// \SRAM|DataToSRAM~320_combout  = (\SRAM|DataToSRAM~319_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][1][3]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~319_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][1][3]~q ))))

	.dataa(\SRAM|DataToSRAM~319_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][1][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~320_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~320 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~323 (
// Equation(s):
// \SRAM|DataToSRAM~323_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~320_combout ))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~322_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~322_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~320_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~323_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~323 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~324 (
// Equation(s):
// \SRAM|DataToSRAM~324_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][1][3]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][1][3]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][1][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~324_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~324 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~325 (
// Equation(s):
// \SRAM|DataToSRAM~325_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~324_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][1][3]~q ))) # (!\SRAM|DataToSRAM~324_combout  & (\tiledRasterizer|shader|cBufferTile0[5][1][3]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~324_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][3]~q ),
	.datad(\SRAM|DataToSRAM~324_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~325_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~325 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~317 (
// Equation(s):
// \SRAM|DataToSRAM~317_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][0][3]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][0][3]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][0][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~317_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~317 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~318 (
// Equation(s):
// \SRAM|DataToSRAM~318_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~317_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][3]~q ))) # (!\SRAM|DataToSRAM~317_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][3]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~317_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][0][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][3]~q ),
	.datad(\SRAM|DataToSRAM~317_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~318_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~318 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~326 (
// Equation(s):
// \SRAM|DataToSRAM~326_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~323_combout  & (\SRAM|DataToSRAM~325_combout )) # (!\SRAM|DataToSRAM~323_combout  & ((\SRAM|DataToSRAM~318_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (\SRAM|DataToSRAM~323_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~323_combout ),
	.datac(\SRAM|DataToSRAM~325_combout ),
	.datad(\SRAM|DataToSRAM~318_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~326_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~326 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~327 (
// Equation(s):
// \SRAM|DataToSRAM~327_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~316_combout )) # (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~326_combout )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~316_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~326_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~327_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~327 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~332 (
// Equation(s):
// \SRAM|DataToSRAM~332_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][6][3]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[0][6][3]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][6][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][3]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~332_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~332 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~333 (
// Equation(s):
// \SRAM|DataToSRAM~333_combout  = (\SRAM|DataToSRAM~332_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][7][3]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~332_combout  & (\tiledRasterizer|shader|cBufferTile0[0][7][3]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][7][3]~q ),
	.datab(\SRAM|DataToSRAM~332_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][3]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~333_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~333 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~330 (
// Equation(s):
// \SRAM|DataToSRAM~330_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[1][7][3]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[1][6][3]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][7][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~330_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~330 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~331 (
// Equation(s):
// \SRAM|DataToSRAM~331_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~330_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][3]~q ))) # (!\SRAM|DataToSRAM~330_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][3]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~330_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][6][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][3]~q ),
	.datad(\SRAM|DataToSRAM~330_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~331_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~331 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~334 (
// Equation(s):
// \SRAM|DataToSRAM~334_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~331_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~333_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~333_combout ),
	.datac(\SRAM|DataToSRAM~331_combout ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~334_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~334 .lut_mask = 16'hFA44;
defparam \SRAM|DataToSRAM~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N21
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][6][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][6][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~328 (
// Equation(s):
// \SRAM|DataToSRAM~328_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][6][3]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[2][6][3]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][6][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~328_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~328 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~329 (
// Equation(s):
// \SRAM|DataToSRAM~329_combout  = (\SRAM|DataToSRAM~328_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][3]~q ) # ((!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~328_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][7][3]~q  & 
// \SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][7][3]~q ),
	.datab(\SRAM|DataToSRAM~328_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][3]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~329_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~329 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~335 (
// Equation(s):
// \SRAM|DataToSRAM~335_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[3][7][3]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[3][6][3]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][7][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][3]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~335_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~335 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~336 (
// Equation(s):
// \SRAM|DataToSRAM~336_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~335_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][7][3]~q ))) # (!\SRAM|DataToSRAM~335_combout  & (\tiledRasterizer|shader|cBufferTile0[7][6][3]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~335_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][6][3]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][3]~q ),
	.datad(\SRAM|DataToSRAM~335_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~336_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~336 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~337 (
// Equation(s):
// \SRAM|DataToSRAM~337_combout  = (\SRAM|DataToSRAM~334_combout  & (((\SRAM|DataToSRAM~336_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~334_combout  & (\SRAM|DataToSRAM~329_combout  & ((\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~334_combout ),
	.datab(\SRAM|DataToSRAM~329_combout ),
	.datac(\SRAM|DataToSRAM~336_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~337_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~337 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~338 (
// Equation(s):
// \SRAM|DataToSRAM~338_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~327_combout  & ((\SRAM|DataToSRAM~337_combout ))) # (!\SRAM|DataToSRAM~327_combout  & (\SRAM|DataToSRAM~306_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~327_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~306_combout ),
	.datac(\SRAM|DataToSRAM~327_combout ),
	.datad(\SRAM|DataToSRAM~337_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~338_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~338 .lut_mask = 16'hF858;
defparam \SRAM|DataToSRAM~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][1][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][1][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~290 (
// Equation(s):
// \SRAM|DataToSRAM~290_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[5][1][3]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile1[4][1][3]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][1][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][3]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~290_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~290 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~291 (
// Equation(s):
// \SRAM|DataToSRAM~291_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~290_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][1][3]~q ))) # (!\SRAM|DataToSRAM~290_combout  & (\tiledRasterizer|shader|cBufferTile1[6][1][3]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~290_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][1][3]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][3]~q ),
	.datad(\SRAM|DataToSRAM~290_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~291_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~291 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~288 (
// Equation(s):
// \SRAM|DataToSRAM~288_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][3]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][3][3]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][3]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~288_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~288 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N7
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~289 (
// Equation(s):
// \SRAM|DataToSRAM~289_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~288_combout  & (\tiledRasterizer|shader|cBufferTile1[7][3][3]~q )) # (!\SRAM|DataToSRAM~288_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][3][3]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~288_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~288_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~289_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~289 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~292 (
// Equation(s):
// \SRAM|DataToSRAM~292_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2]) # (\SRAM|DataToSRAM~289_combout )))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~291_combout  & (!\SRAM|tilePointerY [2])))

	.dataa(\SRAM|DataToSRAM~291_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~289_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~292_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~292 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~286 (
// Equation(s):
// \SRAM|DataToSRAM~286_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[5][5][3]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[4][5][3]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~286_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~286 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~287 (
// Equation(s):
// \SRAM|DataToSRAM~287_combout  = (\SRAM|DataToSRAM~286_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][5][3]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~286_combout  & (\tiledRasterizer|shader|cBufferTile1[6][5][3]~q  & 
// ((\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~286_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][5][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][3]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~287_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~287 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N21
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~293 (
// Equation(s):
// \SRAM|DataToSRAM~293_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][7][3]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][7][3]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][7][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~293_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~293 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][7][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][7][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~294 (
// Equation(s):
// \SRAM|DataToSRAM~294_combout  = (\SRAM|DataToSRAM~293_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][7][3]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~293_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][7][3]~q ))))

	.dataa(\SRAM|DataToSRAM~293_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][7][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~294_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~294 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~295 (
// Equation(s):
// \SRAM|DataToSRAM~295_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~292_combout  & ((\SRAM|DataToSRAM~294_combout ))) # (!\SRAM|DataToSRAM~292_combout  & (\SRAM|DataToSRAM~287_combout )))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|DataToSRAM~292_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~292_combout ),
	.datac(\SRAM|DataToSRAM~287_combout ),
	.datad(\SRAM|DataToSRAM~294_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~295_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~295 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~282 (
// Equation(s):
// \SRAM|DataToSRAM~282_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][4][3]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[3][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~282_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~282 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~283 (
// Equation(s):
// \SRAM|DataToSRAM~283_combout  = (\SRAM|DataToSRAM~282_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][6][3]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~282_combout  & (\tiledRasterizer|shader|cBufferTile1[3][2][3]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][2][3]~q ),
	.datab(\SRAM|DataToSRAM~282_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][3]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~283_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~283 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~277 (
// Equation(s):
// \SRAM|DataToSRAM~277_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[2][2][3]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][0][3]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][2][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][3]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~277_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~277 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~278 (
// Equation(s):
// \SRAM|DataToSRAM~278_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~277_combout  & (\tiledRasterizer|shader|cBufferTile1[2][6][3]~q )) # (!\SRAM|DataToSRAM~277_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][4][3]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~277_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~277_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~278_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~278 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~279 (
// Equation(s):
// \SRAM|DataToSRAM~279_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[0][2][3]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[0][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~279_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~279 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~280 (
// Equation(s):
// \SRAM|DataToSRAM~280_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~279_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][6][3]~q ))) # (!\SRAM|DataToSRAM~279_combout  & (\tiledRasterizer|shader|cBufferTile1[0][4][3]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~279_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][4][3]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][3]~q ),
	.datad(\SRAM|DataToSRAM~279_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~280_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~280 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~281 (
// Equation(s):
// \SRAM|DataToSRAM~281_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~278_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~280_combout )))))

	.dataa(\SRAM|DataToSRAM~278_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~280_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~281_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~281 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y25_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y25_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~275 (
// Equation(s):
// \SRAM|DataToSRAM~275_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][4][3]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~275_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~275 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~276 (
// Equation(s):
// \SRAM|DataToSRAM~276_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~275_combout  & (\tiledRasterizer|shader|cBufferTile1[1][6][3]~q )) # (!\SRAM|DataToSRAM~275_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][2][3]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~275_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~275_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~276_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~276 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~284 (
// Equation(s):
// \SRAM|DataToSRAM~284_combout  = (\SRAM|DataToSRAM~281_combout  & ((\SRAM|DataToSRAM~283_combout ) # ((!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~281_combout  & (((\SRAM|DataToSRAM~276_combout  & \SRAM|tilePointerX [0]))))

	.dataa(\SRAM|DataToSRAM~283_combout ),
	.datab(\SRAM|DataToSRAM~281_combout ),
	.datac(\SRAM|DataToSRAM~276_combout ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~284_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~284 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~265 (
// Equation(s):
// \SRAM|DataToSRAM~265_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[1][5][3]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][1][3]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][5][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][3]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~265_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~265 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~266 (
// Equation(s):
// \SRAM|DataToSRAM~266_combout  = (\SRAM|DataToSRAM~265_combout  & (((\tiledRasterizer|shader|cBufferTile1[1][7][3]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~265_combout  & (\tiledRasterizer|shader|cBufferTile1[1][3][3]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~265_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][3][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][7][3]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~266_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~266 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~272 (
// Equation(s):
// \SRAM|DataToSRAM~272_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][5][3]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[3][1][3]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][5][3]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][3]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~272_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~272 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~273 (
// Equation(s):
// \SRAM|DataToSRAM~273_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~272_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][7][3]~q ))) # (!\SRAM|DataToSRAM~272_combout  & (\tiledRasterizer|shader|cBufferTile1[3][3][3]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~272_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][3][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][3]~q ),
	.datad(\SRAM|DataToSRAM~272_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~273_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~273 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~269 (
// Equation(s):
// \SRAM|DataToSRAM~269_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[0][3][3]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[0][1][3]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~269_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~269 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~270 (
// Equation(s):
// \SRAM|DataToSRAM~270_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~269_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][7][3]~q ))) # (!\SRAM|DataToSRAM~269_combout  & (\tiledRasterizer|shader|cBufferTile1[0][5][3]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~269_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][5][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][7][3]~q ),
	.datad(\SRAM|DataToSRAM~269_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~270_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~270 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~267 (
// Equation(s):
// \SRAM|DataToSRAM~267_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][3][3]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[2][1][3]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][1][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][3][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~267_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~267 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~268 (
// Equation(s):
// \SRAM|DataToSRAM~268_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~267_combout  & (\tiledRasterizer|shader|cBufferTile1[2][7][3]~q )) # (!\SRAM|DataToSRAM~267_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][5][3]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~267_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~267_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][7][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~268_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~268 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~271 (
// Equation(s):
// \SRAM|DataToSRAM~271_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~268_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~270_combout ))))

	.dataa(\SRAM|DataToSRAM~270_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~268_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~271_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~271 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~274 (
// Equation(s):
// \SRAM|DataToSRAM~274_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~271_combout  & ((\SRAM|DataToSRAM~273_combout ))) # (!\SRAM|DataToSRAM~271_combout  & (\SRAM|DataToSRAM~266_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~271_combout ))))

	.dataa(\SRAM|DataToSRAM~266_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~273_combout ),
	.datad(\SRAM|DataToSRAM~271_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~274_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~274 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~285 (
// Equation(s):
// \SRAM|DataToSRAM~285_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~274_combout ))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~284_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~284_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~274_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~285_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~285 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~262 (
// Equation(s):
// \SRAM|DataToSRAM~262_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[7][4][3]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[7][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~262_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~262 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~263 (
// Equation(s):
// \SRAM|DataToSRAM~263_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~262_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][6][3]~q ))) # (!\SRAM|DataToSRAM~262_combout  & (\tiledRasterizer|shader|cBufferTile1[7][2][3]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~262_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][2][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][6][3]~q ),
	.datad(\SRAM|DataToSRAM~262_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~263_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~263 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y24_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~255 (
// Equation(s):
// \SRAM|DataToSRAM~255_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][3]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[6][0][3]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~255_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~255 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~256 (
// Equation(s):
// \SRAM|DataToSRAM~256_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~255_combout  & (\tiledRasterizer|shader|cBufferTile1[6][6][3]~q )) # (!\SRAM|DataToSRAM~255_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][4][3]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~255_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][6][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][4][3]~q ),
	.datad(\SRAM|DataToSRAM~255_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~256_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~256 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N19
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~257 (
// Equation(s):
// \SRAM|DataToSRAM~257_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][3]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][0][3]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][0][3]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~257_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~257 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~258 (
// Equation(s):
// \SRAM|DataToSRAM~258_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~257_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][6][3]~q ))) # (!\SRAM|DataToSRAM~257_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][3]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~257_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][2][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][3]~q ),
	.datad(\SRAM|DataToSRAM~257_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~258_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~258 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y26_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][3] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~259 (
// Equation(s):
// \SRAM|DataToSRAM~259_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[4][2][3]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][0][3]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][3]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][2][3]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~259_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~259 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~260 (
// Equation(s):
// \SRAM|DataToSRAM~260_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~259_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][6][3]~q ))) # (!\SRAM|DataToSRAM~259_combout  & (\tiledRasterizer|shader|cBufferTile1[4][4][3]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~259_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][4][3]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][6][3]~q ),
	.datad(\SRAM|DataToSRAM~259_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~260_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~260 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~261 (
// Equation(s):
// \SRAM|DataToSRAM~261_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~258_combout )) # (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~260_combout )))))

	.dataa(\SRAM|DataToSRAM~258_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~260_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~261_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~261 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~264 (
// Equation(s):
// \SRAM|DataToSRAM~264_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~261_combout  & (\SRAM|DataToSRAM~263_combout )) # (!\SRAM|DataToSRAM~261_combout  & ((\SRAM|DataToSRAM~256_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~261_combout ))))

	.dataa(\SRAM|DataToSRAM~263_combout ),
	.datab(\SRAM|DataToSRAM~256_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~261_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~264_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~264 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~296 (
// Equation(s):
// \SRAM|DataToSRAM~296_combout  = (\SRAM|DataToSRAM~285_combout  & ((\SRAM|DataToSRAM~295_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~285_combout  & (((\SRAM|DataToSRAM~264_combout  & \SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~295_combout ),
	.datab(\SRAM|DataToSRAM~285_combout ),
	.datac(\SRAM|DataToSRAM~264_combout ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~296_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~296 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~339 (
// Equation(s):
// \SRAM|DataToSRAM~339_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~296_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~338_combout ))

	.dataa(gnd),
	.datab(\SRAM|DataToSRAM~338_combout ),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(\SRAM|DataToSRAM~296_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~339_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~339 .lut_mask = 16'hFC0C;
defparam \SRAM|DataToSRAM~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N31
dffeas \SRAM|DataToSRAM[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[3] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y18_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~392 (
// Equation(s):
// \SRAM|DataToSRAM~392_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[6][2][4]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][2][4]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][2][4]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][2][4]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~392_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~392 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y20_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~393 (
// Equation(s):
// \SRAM|DataToSRAM~393_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~392_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][4]~q ))) # (!\SRAM|DataToSRAM~392_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][4]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~392_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][3][4]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][4]~q ),
	.datad(\SRAM|DataToSRAM~392_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~393_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~393 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~399 (
// Equation(s):
// \SRAM|DataToSRAM~399_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][7][4]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[2][6][4]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][4]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~399_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~399 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y23_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~400 (
// Equation(s):
// \SRAM|DataToSRAM~400_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~399_combout  & (\tiledRasterizer|shader|cBufferTile0[6][7][4]~q )) # (!\SRAM|DataToSRAM~399_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][6][4]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~399_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~399_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~400_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~400 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~394 (
// Equation(s):
// \SRAM|DataToSRAM~394_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][5][4]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][4][4]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~394_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~394 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~395 (
// Equation(s):
// \SRAM|DataToSRAM~395_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~394_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][4]~q )) # (!\SRAM|DataToSRAM~394_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][4][4]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~394_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~394_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~395_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~395 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~396 (
// Equation(s):
// \SRAM|DataToSRAM~396_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][0][4]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][0][4]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~396_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~396 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~397 (
// Equation(s):
// \SRAM|DataToSRAM~397_combout  = (\SRAM|DataToSRAM~396_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][1][4]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~396_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][4]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~396_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][1][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][4]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~397_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~397 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~398 (
// Equation(s):
// \SRAM|DataToSRAM~398_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~395_combout ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((!\SRAM|tilePointerY [1] & \SRAM|DataToSRAM~397_combout ))))

	.dataa(\SRAM|DataToSRAM~395_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~397_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~398_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~398 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~401 (
// Equation(s):
// \SRAM|DataToSRAM~401_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~398_combout  & ((\SRAM|DataToSRAM~400_combout ))) # (!\SRAM|DataToSRAM~398_combout  & (\SRAM|DataToSRAM~393_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~398_combout ))))

	.dataa(\SRAM|DataToSRAM~393_combout ),
	.datab(\SRAM|DataToSRAM~400_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~398_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~401_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~401 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y14_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y14_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~406 (
// Equation(s):
// \SRAM|DataToSRAM~406_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][0][4]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][4]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~406_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~406 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~407 (
// Equation(s):
// \SRAM|DataToSRAM~407_combout  = (\SRAM|DataToSRAM~406_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][1][4]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~406_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][4]~q ))))

	.dataa(\SRAM|DataToSRAM~406_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~407_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~407 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~404 (
// Equation(s):
// \SRAM|DataToSRAM~404_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][5][4]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][4][4]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~404_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~404 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~405 (
// Equation(s):
// \SRAM|DataToSRAM~405_combout  = (\SRAM|DataToSRAM~404_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][5][4]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~404_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][4][4]~q ))))

	.dataa(\SRAM|DataToSRAM~404_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~405_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~405 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~408 (
// Equation(s):
// \SRAM|DataToSRAM~408_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~405_combout ))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~407_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~407_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~405_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~408_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~408 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~402 (
// Equation(s):
// \SRAM|DataToSRAM~402_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[4][2][4]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[0][2][4]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~402_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~402 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~403 (
// Equation(s):
// \SRAM|DataToSRAM~403_combout  = (\SRAM|DataToSRAM~402_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][3][4]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~402_combout  & (\tiledRasterizer|shader|cBufferTile0[0][3][4]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~402_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][3][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][4]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~403_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~403 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~409 (
// Equation(s):
// \SRAM|DataToSRAM~409_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[0][7][4]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][6][4]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][4]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~409_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~409 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~410 (
// Equation(s):
// \SRAM|DataToSRAM~410_combout  = (\SRAM|DataToSRAM~409_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][7][4]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~409_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][6][4]~q ))))

	.dataa(\SRAM|DataToSRAM~409_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~410_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~410 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~411 (
// Equation(s):
// \SRAM|DataToSRAM~411_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~408_combout  & ((\SRAM|DataToSRAM~410_combout ))) # (!\SRAM|DataToSRAM~408_combout  & (\SRAM|DataToSRAM~403_combout )))) # (!\SRAM|tilePointerY [1] & 
// (\SRAM|DataToSRAM~408_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~408_combout ),
	.datac(\SRAM|DataToSRAM~403_combout ),
	.datad(\SRAM|DataToSRAM~410_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~411_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~411 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~412 (
// Equation(s):
// \SRAM|DataToSRAM~412_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~401_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~411_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~401_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~411_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~412_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~412 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~417 (
// Equation(s):
// \SRAM|DataToSRAM~417_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][4][4]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][0][4]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~417_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~417 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~418 (
// Equation(s):
// \SRAM|DataToSRAM~418_combout  = (\SRAM|DataToSRAM~417_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][4]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~417_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][1][4]~q ))))

	.dataa(\SRAM|DataToSRAM~417_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~418_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~418 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~415 (
// Equation(s):
// \SRAM|DataToSRAM~415_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[3][6][4]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[3][2][4]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~415_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~415 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~416 (
// Equation(s):
// \SRAM|DataToSRAM~416_combout  = (\SRAM|DataToSRAM~415_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][7][4]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~415_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][3][4]~q ))))

	.dataa(\SRAM|DataToSRAM~415_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~416_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~416 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~419 (
// Equation(s):
// \SRAM|DataToSRAM~419_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~416_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~418_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~418_combout ),
	.datac(\SRAM|DataToSRAM~416_combout ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~419_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~419 .lut_mask = 16'hFA44;
defparam \SRAM|DataToSRAM~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~420 (
// Equation(s):
// \SRAM|DataToSRAM~420_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[7][3][4]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[7][2][4]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~420_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~420 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~421 (
// Equation(s):
// \SRAM|DataToSRAM~421_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~420_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][7][4]~q ))) # (!\SRAM|DataToSRAM~420_combout  & (\tiledRasterizer|shader|cBufferTile0[7][6][4]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~420_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][6][4]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][4]~q ),
	.datad(\SRAM|DataToSRAM~420_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~421_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~421 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~413 (
// Equation(s):
// \SRAM|DataToSRAM~413_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[7][1][4]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[7][0][4]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~413_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~413 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y21_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~414 (
// Equation(s):
// \SRAM|DataToSRAM~414_combout  = (\SRAM|DataToSRAM~413_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][5][4]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~413_combout  & (\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][4][4]~q )))

	.dataa(\SRAM|DataToSRAM~413_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~414_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~414 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~422 (
// Equation(s):
// \SRAM|DataToSRAM~422_combout  = (\SRAM|DataToSRAM~419_combout  & (((\SRAM|DataToSRAM~421_combout )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~419_combout  & (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~414_combout ))))

	.dataa(\SRAM|DataToSRAM~419_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~421_combout ),
	.datad(\SRAM|DataToSRAM~414_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~422_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~422 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y16_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~389 (
// Equation(s):
// \SRAM|DataToSRAM~389_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][5][4]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][4]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~389_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~389 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~390 (
// Equation(s):
// \SRAM|DataToSRAM~390_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~389_combout  & (\tiledRasterizer|shader|cBufferTile0[5][7][4]~q )) # (!\SRAM|DataToSRAM~389_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][4]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~389_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][7][4]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][4]~q ),
	.datad(\SRAM|DataToSRAM~389_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~390_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~390 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~386 (
// Equation(s):
// \SRAM|DataToSRAM~386_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][2][4]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][0][4]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~386_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~386 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~387 (
// Equation(s):
// \SRAM|DataToSRAM~387_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~386_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][2][4]~q ))) # (!\SRAM|DataToSRAM~386_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][4]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~386_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][0][4]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][2][4]~q ),
	.datad(\SRAM|DataToSRAM~386_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~387_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~387 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][1][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~384 (
// Equation(s):
// \SRAM|DataToSRAM~384_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[1][3][4]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[1][1][4]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~384_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~384 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~385 (
// Equation(s):
// \SRAM|DataToSRAM~385_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~384_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][3][4]~q ))) # (!\SRAM|DataToSRAM~384_combout  & (\tiledRasterizer|shader|cBufferTile0[5][1][4]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~384_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][3][4]~q ),
	.datad(\SRAM|DataToSRAM~384_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~385_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~385 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~388 (
// Equation(s):
// \SRAM|DataToSRAM~388_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerY [2]) # (\SRAM|DataToSRAM~385_combout )))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~387_combout  & (!\SRAM|tilePointerY [2])))

	.dataa(\SRAM|DataToSRAM~387_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~385_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~388_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~388 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~382 (
// Equation(s):
// \SRAM|DataToSRAM~382_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][4][4]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][4][4]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~382_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~382 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~383 (
// Equation(s):
// \SRAM|DataToSRAM~383_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~382_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][4]~q )) # (!\SRAM|DataToSRAM~382_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][6][4]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~382_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][4]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][4]~q ),
	.datad(\SRAM|DataToSRAM~382_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~383_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~383 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~391 (
// Equation(s):
// \SRAM|DataToSRAM~391_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~388_combout  & (\SRAM|DataToSRAM~390_combout )) # (!\SRAM|DataToSRAM~388_combout  & ((\SRAM|DataToSRAM~383_combout ))))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~388_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~390_combout ),
	.datac(\SRAM|DataToSRAM~388_combout ),
	.datad(\SRAM|DataToSRAM~383_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~391_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~391 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~423 (
// Equation(s):
// \SRAM|DataToSRAM~423_combout  = (\SRAM|DataToSRAM~412_combout  & ((\SRAM|DataToSRAM~422_combout ) # ((!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~412_combout  & (((\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~391_combout ))))

	.dataa(\SRAM|DataToSRAM~412_combout ),
	.datab(\SRAM|DataToSRAM~422_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~391_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~423_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~423 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][6][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N15
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~371 (
// Equation(s):
// \SRAM|DataToSRAM~371_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[6][6][4]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[2][6][4]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][6][4]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][4]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~371_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~371 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~372 (
// Equation(s):
// \SRAM|DataToSRAM~372_combout  = (\SRAM|DataToSRAM~371_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][7][4]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~371_combout  & (\tiledRasterizer|shader|cBufferTile1[2][7][4]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~371_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][4]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~372_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~372 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][7][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~373 (
// Equation(s):
// \SRAM|DataToSRAM~373_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[1][7][4]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][6][4]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][4]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~373_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~373 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~374 (
// Equation(s):
// \SRAM|DataToSRAM~374_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~373_combout  & (\tiledRasterizer|shader|cBufferTile1[5][7][4]~q )) # (!\SRAM|DataToSRAM~373_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][6][4]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~373_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~373_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~374_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~374 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~375 (
// Equation(s):
// \SRAM|DataToSRAM~375_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[4][6][4]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[0][6][4]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][6][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~375_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~375 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y22_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y22_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~376 (
// Equation(s):
// \SRAM|DataToSRAM~376_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~375_combout  & (\tiledRasterizer|shader|cBufferTile1[4][7][4]~q )) # (!\SRAM|DataToSRAM~375_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][7][4]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~375_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~375_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][7][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~376_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~376 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~377 (
// Equation(s):
// \SRAM|DataToSRAM~377_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~374_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~376_combout  & !\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~374_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~376_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~377_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~377 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N21
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][7][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][7][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~378 (
// Equation(s):
// \SRAM|DataToSRAM~378_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[3][7][4]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][6][4]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][7][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][4]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~378_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~378 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~379 (
// Equation(s):
// \SRAM|DataToSRAM~379_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~378_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][4]~q ))) # (!\SRAM|DataToSRAM~378_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][4]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~378_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][6][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][4]~q ),
	.datad(\SRAM|DataToSRAM~378_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~379_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~379 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~380 (
// Equation(s):
// \SRAM|DataToSRAM~380_combout  = (\SRAM|DataToSRAM~377_combout  & (((\SRAM|DataToSRAM~379_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~377_combout  & (\SRAM|DataToSRAM~372_combout  & ((\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~372_combout ),
	.datab(\SRAM|DataToSRAM~377_combout ),
	.datac(\SRAM|DataToSRAM~379_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~380_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~380 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N15
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y22_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~340 (
// Equation(s):
// \SRAM|DataToSRAM~340_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][3][4]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][3][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][3][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~340_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~340 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~341 (
// Equation(s):
// \SRAM|DataToSRAM~341_combout  = (\SRAM|DataToSRAM~340_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][3][4]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~340_combout  & (\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[2][3][4]~q )))

	.dataa(\SRAM|DataToSRAM~340_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~341_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~341 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~347 (
// Equation(s):
// \SRAM|DataToSRAM~347_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][4]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][3][4]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][4]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~347_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~347 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N19
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~348 (
// Equation(s):
// \SRAM|DataToSRAM~348_combout  = (\SRAM|DataToSRAM~347_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][3][4]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~347_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][3][4]~q ))))

	.dataa(\SRAM|DataToSRAM~347_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~348_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~348 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y23_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y26_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y26_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~342 (
// Equation(s):
// \SRAM|DataToSRAM~342_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][2][4]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][2][4]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~342_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~342 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~343 (
// Equation(s):
// \SRAM|DataToSRAM~343_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~342_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][2][4]~q ))) # (!\SRAM|DataToSRAM~342_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][4]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~342_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][2][4]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][4]~q ),
	.datad(\SRAM|DataToSRAM~342_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~343_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~343 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][2][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][2][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y26_N7
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~344 (
// Equation(s):
// \SRAM|DataToSRAM~344_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][2][4]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][2][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~344_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~344 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~345 (
// Equation(s):
// \SRAM|DataToSRAM~345_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~344_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][2][4]~q ))) # (!\SRAM|DataToSRAM~344_combout  & (\tiledRasterizer|shader|cBufferTile1[2][2][4]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~344_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][2][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][4]~q ),
	.datad(\SRAM|DataToSRAM~344_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~345_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~345 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~346 (
// Equation(s):
// \SRAM|DataToSRAM~346_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~343_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerY [0] & \SRAM|DataToSRAM~345_combout ))))

	.dataa(\SRAM|DataToSRAM~343_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~345_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~346_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~346 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~349 (
// Equation(s):
// \SRAM|DataToSRAM~349_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~346_combout  & ((\SRAM|DataToSRAM~348_combout ))) # (!\SRAM|DataToSRAM~346_combout  & (\SRAM|DataToSRAM~341_combout )))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~346_combout ))))

	.dataa(\SRAM|DataToSRAM~341_combout ),
	.datab(\SRAM|DataToSRAM~348_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~346_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~349_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~349 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~357 (
// Equation(s):
// \SRAM|DataToSRAM~357_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][5][4]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][5][4]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~357_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~357 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N23
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~358 (
// Equation(s):
// \SRAM|DataToSRAM~358_combout  = (\SRAM|DataToSRAM~357_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][5][4]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~357_combout  & (\tiledRasterizer|shader|cBufferTile1[5][5][4]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|DataToSRAM~357_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][5][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][4]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~358_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~358 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~350 (
// Equation(s):
// \SRAM|DataToSRAM~350_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][4][4]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][4][4]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~350_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~350 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~351 (
// Equation(s):
// \SRAM|DataToSRAM~351_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~350_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][4][4]~q ))) # (!\SRAM|DataToSRAM~350_combout  & (\tiledRasterizer|shader|cBufferTile1[5][4][4]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~350_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][4]~q ),
	.datad(\SRAM|DataToSRAM~350_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~351_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~351 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y25_N7
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~354 (
// Equation(s):
// \SRAM|DataToSRAM~354_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][4][4]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][4][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~354_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~354 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~355 (
// Equation(s):
// \SRAM|DataToSRAM~355_combout  = (\SRAM|DataToSRAM~354_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][4][4]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~354_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][4][4]~q ))))

	.dataa(\SRAM|DataToSRAM~354_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][4][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][4][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~355_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~355 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y19_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~352 (
// Equation(s):
// \SRAM|DataToSRAM~352_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][5][4]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][5][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~352_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~352 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~353 (
// Equation(s):
// \SRAM|DataToSRAM~353_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~352_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][5][4]~q ))) # (!\SRAM|DataToSRAM~352_combout  & (\tiledRasterizer|shader|cBufferTile1[2][5][4]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~352_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][5][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][4]~q ),
	.datad(\SRAM|DataToSRAM~352_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~353_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~353 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~356 (
// Equation(s):
// \SRAM|DataToSRAM~356_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2]) # (\SRAM|DataToSRAM~353_combout )))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~355_combout  & (!\SRAM|tilePointerX [2])))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~355_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~353_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~356_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~356 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~359 (
// Equation(s):
// \SRAM|DataToSRAM~359_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~356_combout  & (\SRAM|DataToSRAM~358_combout )) # (!\SRAM|DataToSRAM~356_combout  & ((\SRAM|DataToSRAM~351_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~356_combout ))))

	.dataa(\SRAM|DataToSRAM~358_combout ),
	.datab(\SRAM|DataToSRAM~351_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~356_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~359_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~359 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y24_N21
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~367 (
// Equation(s):
// \SRAM|DataToSRAM~367_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][1][4]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][1][4]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~367_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~367 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~368 (
// Equation(s):
// \SRAM|DataToSRAM~368_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~367_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][1][4]~q ))) # (!\SRAM|DataToSRAM~367_combout  & (\tiledRasterizer|shader|cBufferTile1[5][1][4]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~367_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][1][4]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][4]~q ),
	.datad(\SRAM|DataToSRAM~367_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~368_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~368 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~364 (
// Equation(s):
// \SRAM|DataToSRAM~364_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile1[1][0][4]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[0][0][4]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~364_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~364 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~365 (
// Equation(s):
// \SRAM|DataToSRAM~365_combout  = (\SRAM|DataToSRAM~364_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][0][4]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~364_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][0][4]~q ))))

	.dataa(\SRAM|DataToSRAM~364_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~365_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~365 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y24_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~362 (
// Equation(s):
// \SRAM|DataToSRAM~362_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][0][4]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][0][4]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~362_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~362 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~363 (
// Equation(s):
// \SRAM|DataToSRAM~363_combout  = (\SRAM|DataToSRAM~362_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][0][4]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~362_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][0][4]~q ))))

	.dataa(\SRAM|DataToSRAM~362_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][0][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~363_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~363 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~366 (
// Equation(s):
// \SRAM|DataToSRAM~366_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0]) # (\SRAM|DataToSRAM~363_combout )))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~365_combout  & (!\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~365_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~363_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~366_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~366 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~360 (
// Equation(s):
// \SRAM|DataToSRAM~360_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][1][4]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][1][4]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~360_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~360 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N5
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][4] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~361 (
// Equation(s):
// \SRAM|DataToSRAM~361_combout  = (\SRAM|DataToSRAM~360_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][1][4]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~360_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][1][4]~q ))))

	.dataa(\SRAM|DataToSRAM~360_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][4]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][1][4]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~361_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~361 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~369 (
// Equation(s):
// \SRAM|DataToSRAM~369_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~366_combout  & (\SRAM|DataToSRAM~368_combout )) # (!\SRAM|DataToSRAM~366_combout  & ((\SRAM|DataToSRAM~361_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~366_combout ))))

	.dataa(\SRAM|DataToSRAM~368_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~366_combout ),
	.datad(\SRAM|DataToSRAM~361_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~369_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~369 .lut_mask = 16'hBCB0;
defparam \SRAM|DataToSRAM~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~370 (
// Equation(s):
// \SRAM|DataToSRAM~370_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~359_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~369_combout )))))

	.dataa(\SRAM|DataToSRAM~359_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~369_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~370_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~370 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~381 (
// Equation(s):
// \SRAM|DataToSRAM~381_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~370_combout  & (\SRAM|DataToSRAM~380_combout )) # (!\SRAM|DataToSRAM~370_combout  & ((\SRAM|DataToSRAM~349_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~370_combout ))))

	.dataa(\SRAM|DataToSRAM~380_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~349_combout ),
	.datad(\SRAM|DataToSRAM~370_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~381_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~381 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~424 (
// Equation(s):
// \SRAM|DataToSRAM~424_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~381_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~423_combout ))

	.dataa(gnd),
	.datab(\SRAM|DataToSRAM~423_combout ),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(\SRAM|DataToSRAM~381_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~424_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~424 .lut_mask = 16'hFC0C;
defparam \SRAM|DataToSRAM~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N25
dffeas \SRAM|DataToSRAM[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~424_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[4] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X86_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~447 (
// Equation(s):
// \SRAM|DataToSRAM~447_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][5][5]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[0][4][5]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~447_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~447 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][4][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~448 (
// Equation(s):
// \SRAM|DataToSRAM~448_combout  = (\SRAM|DataToSRAM~447_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][5][5]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~447_combout  & (\tiledRasterizer|shader|cBufferTile1[4][4][5]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~447_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][4][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][5]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~448_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~448 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][1][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][1][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][0][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][0][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N19
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~449 (
// Equation(s):
// \SRAM|DataToSRAM~449_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[4][0][5]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[0][0][5]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][0][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][5]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~449_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~449 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~450 (
// Equation(s):
// \SRAM|DataToSRAM~450_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~449_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][1][5]~q ))) # (!\SRAM|DataToSRAM~449_combout  & (\tiledRasterizer|shader|cBufferTile1[0][1][5]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~449_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][1][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][5]~q ),
	.datad(\SRAM|DataToSRAM~449_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~450_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~450 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~451 (
// Equation(s):
// \SRAM|DataToSRAM~451_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~448_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~450_combout )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~448_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~450_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~451_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~451 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][3][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y26_N23
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N19
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~445 (
// Equation(s):
// \SRAM|DataToSRAM~445_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[4][2][5]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[0][2][5]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][2][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][5]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~445_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~445 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~446 (
// Equation(s):
// \SRAM|DataToSRAM~446_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~445_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][3][5]~q ))) # (!\SRAM|DataToSRAM~445_combout  & (\tiledRasterizer|shader|cBufferTile1[0][3][5]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~445_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][3][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][5]~q ),
	.datad(\SRAM|DataToSRAM~445_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~446_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~446 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~452 (
// Equation(s):
// \SRAM|DataToSRAM~452_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[0][7][5]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][6][5]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][7][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~452_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~452 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~453 (
// Equation(s):
// \SRAM|DataToSRAM~453_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~452_combout  & (\tiledRasterizer|shader|cBufferTile1[4][7][5]~q )) # (!\SRAM|DataToSRAM~452_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][6][5]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~452_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~452_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][6][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~453_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~453 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~454 (
// Equation(s):
// \SRAM|DataToSRAM~454_combout  = (\SRAM|DataToSRAM~451_combout  & (((\SRAM|DataToSRAM~453_combout ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~451_combout  & (\SRAM|DataToSRAM~446_combout  & (\SRAM|tilePointerY [1])))

	.dataa(\SRAM|DataToSRAM~451_combout ),
	.datab(\SRAM|DataToSRAM~446_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~453_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~454_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~454 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N9
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~435 (
// Equation(s):
// \SRAM|DataToSRAM~435_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][5]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][4][5]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][4][5]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~435_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~435 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y27_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N31
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~436 (
// Equation(s):
// \SRAM|DataToSRAM~436_combout  = (\SRAM|DataToSRAM~435_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][6][5]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~435_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][6][5]~q ))))

	.dataa(\SRAM|DataToSRAM~435_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][6][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~436_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~436 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~442 (
// Equation(s):
// \SRAM|DataToSRAM~442_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[5][5][5]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[1][5][5]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][5][5]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][5][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~442_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~442 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~443 (
// Equation(s):
// \SRAM|DataToSRAM~443_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~442_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][7][5]~q ))) # (!\SRAM|DataToSRAM~442_combout  & (\tiledRasterizer|shader|cBufferTile1[1][7][5]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~442_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][7][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][5]~q ),
	.datad(\SRAM|DataToSRAM~442_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~443_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~443 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y24_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~437 (
// Equation(s):
// \SRAM|DataToSRAM~437_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[1][3][5]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[1][1][5]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~437_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~437 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~438 (
// Equation(s):
// \SRAM|DataToSRAM~438_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~437_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][3][5]~q ))) # (!\SRAM|DataToSRAM~437_combout  & (\tiledRasterizer|shader|cBufferTile1[5][1][5]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~437_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][1][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][3][5]~q ),
	.datad(\SRAM|DataToSRAM~437_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~438_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~438 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y25_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][2][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~439 (
// Equation(s):
// \SRAM|DataToSRAM~439_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[1][2][5]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile1[1][0][5]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][2][5]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][5]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~439_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~439 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N23
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][0][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][0][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~440 (
// Equation(s):
// \SRAM|DataToSRAM~440_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~439_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][5]~q )) # (!\SRAM|DataToSRAM~439_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][0][5]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~439_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~439_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][2][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][0][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~440_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~440 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~441 (
// Equation(s):
// \SRAM|DataToSRAM~441_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~438_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~440_combout )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~438_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~440_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~441_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~441 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~444 (
// Equation(s):
// \SRAM|DataToSRAM~444_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~441_combout  & ((\SRAM|DataToSRAM~443_combout ))) # (!\SRAM|DataToSRAM~441_combout  & (\SRAM|DataToSRAM~436_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~441_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~436_combout ),
	.datac(\SRAM|DataToSRAM~443_combout ),
	.datad(\SRAM|DataToSRAM~441_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~444_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~444 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~455 (
// Equation(s):
// \SRAM|DataToSRAM~455_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~444_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~454_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~454_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~444_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~455_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~455 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~425 (
// Equation(s):
// \SRAM|DataToSRAM~425_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][5]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][2][5]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][2][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~425_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~425 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~426 (
// Equation(s):
// \SRAM|DataToSRAM~426_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~425_combout  & (\tiledRasterizer|shader|cBufferTile1[6][3][5]~q )) # (!\SRAM|DataToSRAM~425_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][3][5]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~425_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][5]~q ),
	.datad(\SRAM|DataToSRAM~425_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~426_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~426 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][0][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][0][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~429 (
// Equation(s):
// \SRAM|DataToSRAM~429_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][0][5]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][0][5]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][0][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~429_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~429 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~430 (
// Equation(s):
// \SRAM|DataToSRAM~430_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~429_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][1][5]~q ))) # (!\SRAM|DataToSRAM~429_combout  & (\tiledRasterizer|shader|cBufferTile1[2][1][5]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~429_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][1][5]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][1][5]~q ),
	.datad(\SRAM|DataToSRAM~429_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~430_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~430 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~427 (
// Equation(s):
// \SRAM|DataToSRAM~427_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[2][5][5]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[2][4][5]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][5][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][4][5]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~427_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~427 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~428 (
// Equation(s):
// \SRAM|DataToSRAM~428_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~427_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][5][5]~q ))) # (!\SRAM|DataToSRAM~427_combout  & (\tiledRasterizer|shader|cBufferTile1[6][4][5]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~427_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][4][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][5][5]~q ),
	.datad(\SRAM|DataToSRAM~427_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~428_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~428 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~431 (
// Equation(s):
// \SRAM|DataToSRAM~431_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~428_combout ))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~430_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~430_combout ),
	.datad(\SRAM|DataToSRAM~428_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~431_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~431 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][7][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][7][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~432 (
// Equation(s):
// \SRAM|DataToSRAM~432_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][7][5]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][6][5]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][7][5]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][5]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~432_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~432 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y23_N19
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~433 (
// Equation(s):
// \SRAM|DataToSRAM~433_combout  = (\SRAM|DataToSRAM~432_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][7][5]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~432_combout  & (\tiledRasterizer|shader|cBufferTile1[6][6][5]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~432_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][6][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][5]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~433_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~433 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~434 (
// Equation(s):
// \SRAM|DataToSRAM~434_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~431_combout  & ((\SRAM|DataToSRAM~433_combout ))) # (!\SRAM|DataToSRAM~431_combout  & (\SRAM|DataToSRAM~426_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~431_combout ))))

	.dataa(\SRAM|DataToSRAM~426_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~431_combout ),
	.datad(\SRAM|DataToSRAM~433_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~434_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~434 .lut_mask = 16'hF838;
defparam \SRAM|DataToSRAM~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][1][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][1][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~460 (
// Equation(s):
// \SRAM|DataToSRAM~460_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][4][5]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[3][0][5]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][4][5]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][5]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~460_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~460 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~461 (
// Equation(s):
// \SRAM|DataToSRAM~461_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~460_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][5][5]~q ))) # (!\SRAM|DataToSRAM~460_combout  & (\tiledRasterizer|shader|cBufferTile1[3][1][5]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~460_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][1][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][5]~q ),
	.datad(\SRAM|DataToSRAM~460_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~461_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~461 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~458 (
// Equation(s):
// \SRAM|DataToSRAM~458_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[3][6][5]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][2][5]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][6][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][5]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~458_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~458 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~459 (
// Equation(s):
// \SRAM|DataToSRAM~459_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~458_combout  & (\tiledRasterizer|shader|cBufferTile1[3][7][5]~q )) # (!\SRAM|DataToSRAM~458_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][3][5]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~458_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~458_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~459_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~459 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~462 (
// Equation(s):
// \SRAM|DataToSRAM~462_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~459_combout ) # (\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~461_combout  & ((!\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~461_combout ),
	.datac(\SRAM|DataToSRAM~459_combout ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~462_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~462 .lut_mask = 16'hAAE4;
defparam \SRAM|DataToSRAM~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][6][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][6][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y23_N29
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][3][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N21
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~463 (
// Equation(s):
// \SRAM|DataToSRAM~463_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[7][3][5]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[7][2][5]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][3][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~463_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~463 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~464 (
// Equation(s):
// \SRAM|DataToSRAM~464_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~463_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][5]~q ))) # (!\SRAM|DataToSRAM~463_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][5]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~463_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][6][5]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][5]~q ),
	.datad(\SRAM|DataToSRAM~463_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~464_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~464 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~456 (
// Equation(s):
// \SRAM|DataToSRAM~456_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[7][1][5]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[7][0][5]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][1][5]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][5]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~456_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~456 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~457 (
// Equation(s):
// \SRAM|DataToSRAM~457_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~456_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][5]~q ))) # (!\SRAM|DataToSRAM~456_combout  & (\tiledRasterizer|shader|cBufferTile1[7][4][5]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~456_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][4][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][5]~q ),
	.datad(\SRAM|DataToSRAM~456_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~457_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~457 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~465 (
// Equation(s):
// \SRAM|DataToSRAM~465_combout  = (\SRAM|DataToSRAM~462_combout  & ((\SRAM|DataToSRAM~464_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~462_combout  & (((\SRAM|DataToSRAM~457_combout  & \SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~462_combout ),
	.datab(\SRAM|DataToSRAM~464_combout ),
	.datac(\SRAM|DataToSRAM~457_combout ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~465_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~465 .lut_mask = 16'hD8AA;
defparam \SRAM|DataToSRAM~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~466 (
// Equation(s):
// \SRAM|DataToSRAM~466_combout  = (\SRAM|DataToSRAM~455_combout  & (((\SRAM|DataToSRAM~465_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~455_combout  & (\SRAM|DataToSRAM~434_combout  & (\SRAM|tilePointerX [1])))

	.dataa(\SRAM|DataToSRAM~455_combout ),
	.datab(\SRAM|DataToSRAM~434_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~465_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~466_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~466 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][7][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][7][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~467 (
// Equation(s):
// \SRAM|DataToSRAM~467_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][5][5]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][1][5]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~467_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~467 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~468 (
// Equation(s):
// \SRAM|DataToSRAM~468_combout  = (\SRAM|DataToSRAM~467_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][7][5]~q ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~467_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][3][5]~q  & 
// \SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][7][5]~q ),
	.datab(\SRAM|DataToSRAM~467_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~468_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~468 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~469 (
// Equation(s):
// \SRAM|DataToSRAM~469_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][3][5]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[2][1][5]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][1][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~469_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~469 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~470 (
// Equation(s):
// \SRAM|DataToSRAM~470_combout  = (\SRAM|DataToSRAM~469_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][7][5]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~469_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][5][5]~q ))))

	.dataa(\SRAM|DataToSRAM~469_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~470_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~470 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~471 (
// Equation(s):
// \SRAM|DataToSRAM~471_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[0][3][5]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][5]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][3][5]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~471_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~471 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~472 (
// Equation(s):
// \SRAM|DataToSRAM~472_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~471_combout  & (\tiledRasterizer|shader|cBufferTile0[0][7][5]~q )) # (!\SRAM|DataToSRAM~471_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][5][5]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~471_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~471_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~472_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~472 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~473 (
// Equation(s):
// \SRAM|DataToSRAM~473_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~470_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~472_combout )))))

	.dataa(\SRAM|DataToSRAM~470_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~472_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~473_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~473 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~474 (
// Equation(s):
// \SRAM|DataToSRAM~474_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][5][5]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[3][1][5]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][5][5]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~474_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~474 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][7][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][7][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~475 (
// Equation(s):
// \SRAM|DataToSRAM~475_combout  = (\SRAM|DataToSRAM~474_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][7][5]~q ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~474_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][3][5]~q  & 
// \SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~474_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][7][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~475_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~475 .lut_mask = 16'hD8AA;
defparam \SRAM|DataToSRAM~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~476 (
// Equation(s):
// \SRAM|DataToSRAM~476_combout  = (\SRAM|DataToSRAM~473_combout  & (((\SRAM|DataToSRAM~475_combout ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~473_combout  & (\SRAM|DataToSRAM~468_combout  & (\SRAM|tilePointerX [0])))

	.dataa(\SRAM|DataToSRAM~468_combout ),
	.datab(\SRAM|DataToSRAM~473_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~475_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~476_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~476 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~489 (
// Equation(s):
// \SRAM|DataToSRAM~489_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[2][2][5]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[2][0][5]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][2][5]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][5]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~489_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~489 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~490 (
// Equation(s):
// \SRAM|DataToSRAM~490_combout  = (\SRAM|DataToSRAM~489_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][6][5]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~489_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][4][5]~q ))))

	.dataa(\SRAM|DataToSRAM~489_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~490_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~490 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~491 (
// Equation(s):
// \SRAM|DataToSRAM~491_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][5]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][0][5]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][2][5]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~491_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~491 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~492 (
// Equation(s):
// \SRAM|DataToSRAM~492_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~491_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][6][5]~q ))) # (!\SRAM|DataToSRAM~491_combout  & (\tiledRasterizer|shader|cBufferTile0[0][4][5]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~491_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][4][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][5]~q ),
	.datad(\SRAM|DataToSRAM~491_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~492_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~492 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~493 (
// Equation(s):
// \SRAM|DataToSRAM~493_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~490_combout ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((!\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~492_combout ))))

	.dataa(\SRAM|DataToSRAM~490_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~492_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~493_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~493 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~487 (
// Equation(s):
// \SRAM|DataToSRAM~487_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][4][5]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][0][5]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~487_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~487 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~488 (
// Equation(s):
// \SRAM|DataToSRAM~488_combout  = (\SRAM|DataToSRAM~487_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][6][5]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~487_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][2][5]~q ))))

	.dataa(\SRAM|DataToSRAM~487_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~488_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~488 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~494 (
// Equation(s):
// \SRAM|DataToSRAM~494_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][4][5]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][0][5]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~494_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~494 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~495 (
// Equation(s):
// \SRAM|DataToSRAM~495_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~494_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][6][5]~q ))) # (!\SRAM|DataToSRAM~494_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][5]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~494_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][2][5]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][5]~q ),
	.datad(\SRAM|DataToSRAM~494_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~495_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~495 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~496 (
// Equation(s):
// \SRAM|DataToSRAM~496_combout  = (\SRAM|DataToSRAM~493_combout  & (((\SRAM|DataToSRAM~495_combout ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~493_combout  & (\SRAM|DataToSRAM~488_combout  & (\SRAM|tilePointerX [0])))

	.dataa(\SRAM|DataToSRAM~493_combout ),
	.datab(\SRAM|DataToSRAM~488_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~495_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~496_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~496 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y23_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~477 (
// Equation(s):
// \SRAM|DataToSRAM~477_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[6][2][5]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[6][0][5]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][2][5]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][5]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~477_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~477 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y23_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y23_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~478 (
// Equation(s):
// \SRAM|DataToSRAM~478_combout  = (\SRAM|DataToSRAM~477_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][6][5]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~477_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[6][4][5]~q ))))

	.dataa(\SRAM|DataToSRAM~477_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~478_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~478 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~479 (
// Equation(s):
// \SRAM|DataToSRAM~479_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][4][5]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[5][0][5]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~479_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~479 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~480 (
// Equation(s):
// \SRAM|DataToSRAM~480_combout  = (\SRAM|DataToSRAM~479_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][6][5]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~479_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][2][5]~q ))))

	.dataa(\SRAM|DataToSRAM~479_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][2][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~480_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~480 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~481 (
// Equation(s):
// \SRAM|DataToSRAM~481_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[4][2][5]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[4][0][5]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][2][5]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][5]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~481_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~481 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~482 (
// Equation(s):
// \SRAM|DataToSRAM~482_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~481_combout  & (\tiledRasterizer|shader|cBufferTile0[4][6][5]~q )) # (!\SRAM|DataToSRAM~481_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][4][5]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~481_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~481_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~482_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~482 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~483 (
// Equation(s):
// \SRAM|DataToSRAM~483_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~480_combout )) # (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~482_combout )))))

	.dataa(\SRAM|DataToSRAM~480_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~482_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~483_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~483 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~484 (
// Equation(s):
// \SRAM|DataToSRAM~484_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[7][4][5]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][0][5]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~484_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~484 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~485 (
// Equation(s):
// \SRAM|DataToSRAM~485_combout  = (\SRAM|DataToSRAM~484_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][6][5]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~484_combout  & (\tiledRasterizer|shader|cBufferTile0[7][2][5]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][2][5]~q ),
	.datab(\SRAM|DataToSRAM~484_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][5]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~485_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~485 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~486 (
// Equation(s):
// \SRAM|DataToSRAM~486_combout  = (\SRAM|DataToSRAM~483_combout  & (((\SRAM|DataToSRAM~485_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~483_combout  & (\SRAM|DataToSRAM~478_combout  & (\SRAM|tilePointerX [1])))

	.dataa(\SRAM|DataToSRAM~478_combout ),
	.datab(\SRAM|DataToSRAM~483_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~485_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~486_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~486 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~497 (
// Equation(s):
// \SRAM|DataToSRAM~497_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~486_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~496_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~496_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~486_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~497_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~497 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~498 (
// Equation(s):
// \SRAM|DataToSRAM~498_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][5][5]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[4][5][5]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~498_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~498 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y20_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~499 (
// Equation(s):
// \SRAM|DataToSRAM~499_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~498_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][5]~q ))) # (!\SRAM|DataToSRAM~498_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][5]~q )))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~498_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~498_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~499_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~499 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~502 (
// Equation(s):
// \SRAM|DataToSRAM~502_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][1][5]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[4][1][5]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][5]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][5]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~502_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~502 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y14_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~503 (
// Equation(s):
// \SRAM|DataToSRAM~503_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~502_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][5]~q )) # (!\SRAM|DataToSRAM~502_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][5]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~502_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~502_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][1][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~503_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~503 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~500 (
// Equation(s):
// \SRAM|DataToSRAM~500_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[6][3][5]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][3][5]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][3][5]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][5]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~500_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~500 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~501 (
// Equation(s):
// \SRAM|DataToSRAM~501_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~500_combout  & (\tiledRasterizer|shader|cBufferTile0[7][3][5]~q )) # (!\SRAM|DataToSRAM~500_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][3][5]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~500_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~500_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~501_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~501 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~504 (
// Equation(s):
// \SRAM|DataToSRAM~504_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~501_combout ) # (\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~503_combout  & ((!\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~503_combout ),
	.datac(\SRAM|DataToSRAM~501_combout ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~504_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~504 .lut_mask = 16'hAAE4;
defparam \SRAM|DataToSRAM~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y23_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~505 (
// Equation(s):
// \SRAM|DataToSRAM~505_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][7][5]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][7][5]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][7][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~505_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~505 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][5]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][5]~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][5]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][5] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~506 (
// Equation(s):
// \SRAM|DataToSRAM~506_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~505_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][5]~q )) # (!\SRAM|DataToSRAM~505_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][5]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~505_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~505_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][5]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][7][5]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~506_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~506 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~507 (
// Equation(s):
// \SRAM|DataToSRAM~507_combout  = (\SRAM|DataToSRAM~504_combout  & (((\SRAM|DataToSRAM~506_combout ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~504_combout  & (\SRAM|DataToSRAM~499_combout  & (\SRAM|tilePointerY [2])))

	.dataa(\SRAM|DataToSRAM~499_combout ),
	.datab(\SRAM|DataToSRAM~504_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~506_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~507_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~507 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~508 (
// Equation(s):
// \SRAM|DataToSRAM~508_combout  = (\SRAM|DataToSRAM~497_combout  & (((\SRAM|DataToSRAM~507_combout ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~497_combout  & (\SRAM|DataToSRAM~476_combout  & (\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~476_combout ),
	.datab(\SRAM|DataToSRAM~497_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~507_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~508_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~508 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~509 (
// Equation(s):
// \SRAM|DataToSRAM~509_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~466_combout )) # (!\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~508_combout )))

	.dataa(\SRAM|DataToSRAM~466_combout ),
	.datab(\nextStreamingTileID~0_combout ),
	.datac(\SRAM|DataToSRAM~508_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~509_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~509 .lut_mask = 16'hB8B8;
defparam \SRAM|DataToSRAM~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N27
dffeas \SRAM|DataToSRAM[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[5] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~579 (
// Equation(s):
// \SRAM|DataToSRAM~579_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][1][6]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][1][6]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][1][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~579_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~579 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y14_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~580 (
// Equation(s):
// \SRAM|DataToSRAM~580_combout  = (\SRAM|DataToSRAM~579_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][1][6]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~579_combout  & (\tiledRasterizer|shader|cBufferTile0[5][1][6]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][1][6]~q ),
	.datab(\SRAM|DataToSRAM~579_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~580_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~580 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~572 (
// Equation(s):
// \SRAM|DataToSRAM~572_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][1][6]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][1][6]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][1][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~572_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~572 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~573 (
// Equation(s):
// \SRAM|DataToSRAM~573_combout  = (\SRAM|DataToSRAM~572_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][1][6]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~572_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][1][6]~q ))))

	.dataa(\SRAM|DataToSRAM~572_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][1][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~573_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~573 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][0][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][0][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~576 (
// Equation(s):
// \SRAM|DataToSRAM~576_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][0][6]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[0][0][6]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][0][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][6]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~576_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~576 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~577 (
// Equation(s):
// \SRAM|DataToSRAM~577_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~576_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][0][6]~q ))) # (!\SRAM|DataToSRAM~576_combout  & (\tiledRasterizer|shader|cBufferTile0[2][0][6]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~576_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][0][6]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][6]~q ),
	.datad(\SRAM|DataToSRAM~576_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~577_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~577 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][0][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][0][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~574 (
// Equation(s):
// \SRAM|DataToSRAM~574_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][0][6]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][0][6]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][0][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~574_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~574 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~575 (
// Equation(s):
// \SRAM|DataToSRAM~575_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~574_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][6]~q ))) # (!\SRAM|DataToSRAM~574_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][6]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~574_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][0][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][6]~q ),
	.datad(\SRAM|DataToSRAM~574_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~575_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~575 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~578 (
// Equation(s):
// \SRAM|DataToSRAM~578_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~575_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~577_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~577_combout ),
	.datad(\SRAM|DataToSRAM~575_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~578_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~578 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~581 (
// Equation(s):
// \SRAM|DataToSRAM~581_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~578_combout  & (\SRAM|DataToSRAM~580_combout )) # (!\SRAM|DataToSRAM~578_combout  & ((\SRAM|DataToSRAM~573_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~578_combout ))))

	.dataa(\SRAM|DataToSRAM~580_combout ),
	.datab(\SRAM|DataToSRAM~573_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~578_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~581_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~581 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~569 (
// Equation(s):
// \SRAM|DataToSRAM~569_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][3][6]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][3][6]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~569_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~569 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~570 (
// Equation(s):
// \SRAM|DataToSRAM~570_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~569_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][3][6]~q ))) # (!\SRAM|DataToSRAM~569_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][6]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~569_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][3][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][6]~q ),
	.datad(\SRAM|DataToSRAM~569_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~570_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~570 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~562 (
// Equation(s):
// \SRAM|DataToSRAM~562_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][3][6]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][3][6]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][3][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~562_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~562 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y18_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~563 (
// Equation(s):
// \SRAM|DataToSRAM~563_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~562_combout  & (\tiledRasterizer|shader|cBufferTile0[3][3][6]~q )) # (!\SRAM|DataToSRAM~562_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][3][6]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~562_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~562_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~563_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~563 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~564 (
// Equation(s):
// \SRAM|DataToSRAM~564_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][2][6]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][2][6]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][2][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~564_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~564 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~565 (
// Equation(s):
// \SRAM|DataToSRAM~565_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~564_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][6]~q ))) # (!\SRAM|DataToSRAM~564_combout  & (\tiledRasterizer|shader|cBufferTile0[5][2][6]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~564_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][2][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][6]~q ),
	.datad(\SRAM|DataToSRAM~564_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~565_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~565 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~566 (
// Equation(s):
// \SRAM|DataToSRAM~566_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][2][6]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][6]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~566_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~566 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~567 (
// Equation(s):
// \SRAM|DataToSRAM~567_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~566_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][2][6]~q ))) # (!\SRAM|DataToSRAM~566_combout  & (\tiledRasterizer|shader|cBufferTile0[2][2][6]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~566_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][2][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][6]~q ),
	.datad(\SRAM|DataToSRAM~566_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~567_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~567 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~568 (
// Equation(s):
// \SRAM|DataToSRAM~568_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~565_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~567_combout )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~565_combout ),
	.datad(\SRAM|DataToSRAM~567_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~568_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~568 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~571 (
// Equation(s):
// \SRAM|DataToSRAM~571_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~568_combout  & (\SRAM|DataToSRAM~570_combout )) # (!\SRAM|DataToSRAM~568_combout  & ((\SRAM|DataToSRAM~563_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~568_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~570_combout ),
	.datac(\SRAM|DataToSRAM~563_combout ),
	.datad(\SRAM|DataToSRAM~568_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~571_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~571 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~582 (
// Equation(s):
// \SRAM|DataToSRAM~582_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~571_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~581_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~581_combout ),
	.datad(\SRAM|DataToSRAM~571_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~582_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~582 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y20_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~552 (
// Equation(s):
// \SRAM|DataToSRAM~552_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][4][6]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][4][6]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~552_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~552 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~553 (
// Equation(s):
// \SRAM|DataToSRAM~553_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~552_combout  & (\tiledRasterizer|shader|cBufferTile0[7][4][6]~q )) # (!\SRAM|DataToSRAM~552_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][4][6]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~552_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][4][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][6]~q ),
	.datad(\SRAM|DataToSRAM~552_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~553_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~553 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~556 (
// Equation(s):
// \SRAM|DataToSRAM~556_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][4][6]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][4][6]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~556_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~556 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~557 (
// Equation(s):
// \SRAM|DataToSRAM~557_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~556_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][4][6]~q ))) # (!\SRAM|DataToSRAM~556_combout  & (\tiledRasterizer|shader|cBufferTile0[2][4][6]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~556_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][4][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][6]~q ),
	.datad(\SRAM|DataToSRAM~556_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~557_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~557 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~554 (
// Equation(s):
// \SRAM|DataToSRAM~554_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][5][6]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][5][6]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][5][6]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~554_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~554 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~555 (
// Equation(s):
// \SRAM|DataToSRAM~555_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~554_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][5][6]~q ))) # (!\SRAM|DataToSRAM~554_combout  & (\tiledRasterizer|shader|cBufferTile0[2][5][6]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~554_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][5][6]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][6]~q ),
	.datad(\SRAM|DataToSRAM~554_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~555_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~555 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~558 (
// Equation(s):
// \SRAM|DataToSRAM~558_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~555_combout ))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~557_combout ))))

	.dataa(\SRAM|DataToSRAM~557_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~555_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~558_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~558 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~559 (
// Equation(s):
// \SRAM|DataToSRAM~559_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][5][6]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][5][6]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~559_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~559 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~560 (
// Equation(s):
// \SRAM|DataToSRAM~560_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~559_combout  & (\tiledRasterizer|shader|cBufferTile0[7][5][6]~q )) # (!\SRAM|DataToSRAM~559_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][5][6]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~559_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][5][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][6]~q ),
	.datad(\SRAM|DataToSRAM~559_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~560_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~560 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~561 (
// Equation(s):
// \SRAM|DataToSRAM~561_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~558_combout  & ((\SRAM|DataToSRAM~560_combout ))) # (!\SRAM|DataToSRAM~558_combout  & (\SRAM|DataToSRAM~553_combout )))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~558_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~553_combout ),
	.datac(\SRAM|DataToSRAM~558_combout ),
	.datad(\SRAM|DataToSRAM~560_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~561_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~561 .lut_mask = 16'hF858;
defparam \SRAM|DataToSRAM~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~590 (
// Equation(s):
// \SRAM|DataToSRAM~590_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[3][7][6]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[3][6][6]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][7][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][6]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~590_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~590 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y18_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~591 (
// Equation(s):
// \SRAM|DataToSRAM~591_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~590_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][6]~q )) # (!\SRAM|DataToSRAM~590_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][6]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~590_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~590_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~591_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~591 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~587 (
// Equation(s):
// \SRAM|DataToSRAM~587_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][6][6]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[0][6][6]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][6][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][6]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~587_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~587 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~588 (
// Equation(s):
// \SRAM|DataToSRAM~588_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~587_combout  & (\tiledRasterizer|shader|cBufferTile0[4][7][6]~q )) # (!\SRAM|DataToSRAM~587_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][7][6]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~587_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~587_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][7][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~588_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~588 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][7][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][7][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~585 (
// Equation(s):
// \SRAM|DataToSRAM~585_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[1][7][6]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[1][6][6]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][7][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~585_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~585 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~586 (
// Equation(s):
// \SRAM|DataToSRAM~586_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~585_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][6]~q ))) # (!\SRAM|DataToSRAM~585_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][6]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~585_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][6][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][6]~q ),
	.datad(\SRAM|DataToSRAM~585_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~586_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~586 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~589 (
// Equation(s):
// \SRAM|DataToSRAM~589_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~586_combout ) # (\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~588_combout  & ((!\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~588_combout ),
	.datac(\SRAM|DataToSRAM~586_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~589_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~589 .lut_mask = 16'hAAE4;
defparam \SRAM|DataToSRAM~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y24_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][6][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][6][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~583 (
// Equation(s):
// \SRAM|DataToSRAM~583_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][6][6]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[2][6][6]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][6][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~583_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~583 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~584 (
// Equation(s):
// \SRAM|DataToSRAM~584_combout  = (\SRAM|DataToSRAM~583_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][6]~q ) # ((!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~583_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][7][6]~q  & 
// \SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~583_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][7][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][6]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~584_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~584 .lut_mask = 16'hD8AA;
defparam \SRAM|DataToSRAM~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~592 (
// Equation(s):
// \SRAM|DataToSRAM~592_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~589_combout  & (\SRAM|DataToSRAM~591_combout )) # (!\SRAM|DataToSRAM~589_combout  & ((\SRAM|DataToSRAM~584_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~589_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~591_combout ),
	.datac(\SRAM|DataToSRAM~589_combout ),
	.datad(\SRAM|DataToSRAM~584_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~592_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~592 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~593 (
// Equation(s):
// \SRAM|DataToSRAM~593_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~582_combout  & ((\SRAM|DataToSRAM~592_combout ))) # (!\SRAM|DataToSRAM~582_combout  & (\SRAM|DataToSRAM~561_combout )))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|DataToSRAM~582_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~582_combout ),
	.datac(\SRAM|DataToSRAM~561_combout ),
	.datad(\SRAM|DataToSRAM~592_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~593_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~593 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N23
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~510 (
// Equation(s):
// \SRAM|DataToSRAM~510_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][6]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[6][0][6]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][0][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~510_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~510 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][6][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][6][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~511 (
// Equation(s):
// \SRAM|DataToSRAM~511_combout  = (\SRAM|DataToSRAM~510_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][6][6]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~510_combout  & (\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[6][4][6]~q )))

	.dataa(\SRAM|DataToSRAM~510_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][4][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][6][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~511_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~511 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N31
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~512 (
// Equation(s):
// \SRAM|DataToSRAM~512_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][6]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][0][6]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][4][6]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][0][6]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~512_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~512 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~513 (
// Equation(s):
// \SRAM|DataToSRAM~513_combout  = (\SRAM|DataToSRAM~512_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][6][6]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~512_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][6]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~512_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][2][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][6]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~513_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~513 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y21_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~514 (
// Equation(s):
// \SRAM|DataToSRAM~514_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[4][2][6]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][0][6]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][2][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][6]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~514_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~514 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~515 (
// Equation(s):
// \SRAM|DataToSRAM~515_combout  = (\SRAM|DataToSRAM~514_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][6][6]~q ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~514_combout  & (\tiledRasterizer|shader|cBufferTile1[4][4][6]~q  & 
// ((\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[4][4][6]~q ),
	.datab(\SRAM|DataToSRAM~514_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][6][6]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~515_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~515 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~516 (
// Equation(s):
// \SRAM|DataToSRAM~516_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~513_combout )) # (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~515_combout )))))

	.dataa(\SRAM|DataToSRAM~513_combout ),
	.datab(\SRAM|DataToSRAM~515_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~516_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~516 .lut_mask = 16'hFA0C;
defparam \SRAM|DataToSRAM~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y24_N21
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~517 (
// Equation(s):
// \SRAM|DataToSRAM~517_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[7][4][6]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[7][0][6]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~517_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~517 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~518 (
// Equation(s):
// \SRAM|DataToSRAM~518_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~517_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][6][6]~q ))) # (!\SRAM|DataToSRAM~517_combout  & (\tiledRasterizer|shader|cBufferTile1[7][2][6]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~517_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][2][6]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][6][6]~q ),
	.datad(\SRAM|DataToSRAM~517_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~518_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~518 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~519 (
// Equation(s):
// \SRAM|DataToSRAM~519_combout  = (\SRAM|DataToSRAM~516_combout  & (((\SRAM|DataToSRAM~518_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~516_combout  & (\SRAM|DataToSRAM~511_combout  & (\SRAM|tilePointerX [1])))

	.dataa(\SRAM|DataToSRAM~511_combout ),
	.datab(\SRAM|DataToSRAM~516_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~518_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~519_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~519 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~541 (
// Equation(s):
// \SRAM|DataToSRAM~541_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[5][5][6]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[4][5][6]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~541_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~541 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~542 (
// Equation(s):
// \SRAM|DataToSRAM~542_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~541_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][6]~q ))) # (!\SRAM|DataToSRAM~541_combout  & (\tiledRasterizer|shader|cBufferTile1[6][5][6]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~541_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][5][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][6]~q ),
	.datad(\SRAM|DataToSRAM~541_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~542_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~542 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N5
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~543 (
// Equation(s):
// \SRAM|DataToSRAM~543_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][6]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][3][6]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][6]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~543_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~543 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N23
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][3][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~544 (
// Equation(s):
// \SRAM|DataToSRAM~544_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~543_combout  & (\tiledRasterizer|shader|cBufferTile1[7][3][6]~q )) # (!\SRAM|DataToSRAM~543_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][3][6]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~543_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~543_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~544_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~544 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~545 (
// Equation(s):
// \SRAM|DataToSRAM~545_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[5][1][6]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[4][1][6]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][1][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~545_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~545 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y25_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~546 (
// Equation(s):
// \SRAM|DataToSRAM~546_combout  = (\SRAM|DataToSRAM~545_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][1][6]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~545_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[6][1][6]~q ))))

	.dataa(\SRAM|DataToSRAM~545_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][1][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~546_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~546 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~547 (
// Equation(s):
// \SRAM|DataToSRAM~547_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\SRAM|DataToSRAM~544_combout )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~546_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~544_combout ),
	.datad(\SRAM|DataToSRAM~546_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~547_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~547 .lut_mask = 16'hB9A8;
defparam \SRAM|DataToSRAM~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y22_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~548 (
// Equation(s):
// \SRAM|DataToSRAM~548_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[6][7][6]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][7][6]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][7][6]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][6]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~548_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~548 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N7
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~549 (
// Equation(s):
// \SRAM|DataToSRAM~549_combout  = (\SRAM|DataToSRAM~548_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][7][6]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~548_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][7][6]~q ))))

	.dataa(\SRAM|DataToSRAM~548_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][7][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~549_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~549 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~550 (
// Equation(s):
// \SRAM|DataToSRAM~550_combout  = (\SRAM|DataToSRAM~547_combout  & (((\SRAM|DataToSRAM~549_combout ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~547_combout  & (\SRAM|DataToSRAM~542_combout  & (\SRAM|tilePointerY [2])))

	.dataa(\SRAM|DataToSRAM~542_combout ),
	.datab(\SRAM|DataToSRAM~547_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~549_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~550_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~550 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][5][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][5][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~527 (
// Equation(s):
// \SRAM|DataToSRAM~527_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][5][6]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[3][1][6]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][5][6]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][6]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~527_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~527 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~528 (
// Equation(s):
// \SRAM|DataToSRAM~528_combout  = (\SRAM|DataToSRAM~527_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][7][6]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~527_combout  & (\tiledRasterizer|shader|cBufferTile1[3][3][6]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][3][6]~q ),
	.datab(\SRAM|DataToSRAM~527_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][6]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~528_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~528 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y19_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y24_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~520 (
// Equation(s):
// \SRAM|DataToSRAM~520_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][5][6]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][1][6]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~520_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~520 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~521 (
// Equation(s):
// \SRAM|DataToSRAM~521_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~520_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][7][6]~q ))) # (!\SRAM|DataToSRAM~520_combout  & (\tiledRasterizer|shader|cBufferTile1[1][3][6]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~520_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][3][6]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][7][6]~q ),
	.datad(\SRAM|DataToSRAM~520_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~521_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~521 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~522 (
// Equation(s):
// \SRAM|DataToSRAM~522_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][3][6]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[2][1][6]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~522_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~522 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~523 (
// Equation(s):
// \SRAM|DataToSRAM~523_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~522_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][7][6]~q ))) # (!\SRAM|DataToSRAM~522_combout  & (\tiledRasterizer|shader|cBufferTile1[2][5][6]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~522_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][5][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][7][6]~q ),
	.datad(\SRAM|DataToSRAM~522_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~523_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~523 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][3][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][3][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~524 (
// Equation(s):
// \SRAM|DataToSRAM~524_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][3][6]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[0][1][6]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][3][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~524_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~524 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~525 (
// Equation(s):
// \SRAM|DataToSRAM~525_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~524_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][7][6]~q ))) # (!\SRAM|DataToSRAM~524_combout  & (\tiledRasterizer|shader|cBufferTile1[0][5][6]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~524_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][5][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][7][6]~q ),
	.datad(\SRAM|DataToSRAM~524_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~525_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~525 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~526 (
// Equation(s):
// \SRAM|DataToSRAM~526_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~523_combout ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((!\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~525_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~523_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~525_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~526_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~526 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~529 (
// Equation(s):
// \SRAM|DataToSRAM~529_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~526_combout  & (\SRAM|DataToSRAM~528_combout )) # (!\SRAM|DataToSRAM~526_combout  & ((\SRAM|DataToSRAM~521_combout ))))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~526_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~528_combout ),
	.datac(\SRAM|DataToSRAM~521_combout ),
	.datad(\SRAM|DataToSRAM~526_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~529_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~529 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y25_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~530 (
// Equation(s):
// \SRAM|DataToSRAM~530_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][4][6]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][0][6]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~530_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~530 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~531 (
// Equation(s):
// \SRAM|DataToSRAM~531_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~530_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][6][6]~q ))) # (!\SRAM|DataToSRAM~530_combout  & (\tiledRasterizer|shader|cBufferTile1[1][2][6]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~530_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][2][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][6]~q ),
	.datad(\SRAM|DataToSRAM~530_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~531_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~531 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][2][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][2][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y26_N29
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~534 (
// Equation(s):
// \SRAM|DataToSRAM~534_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[0][2][6]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[0][0][6]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][2][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~534_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~534 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~535 (
// Equation(s):
// \SRAM|DataToSRAM~535_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~534_combout  & (\tiledRasterizer|shader|cBufferTile1[0][6][6]~q )) # (!\SRAM|DataToSRAM~534_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][4][6]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~534_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~534_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][6]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][4][6]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~535_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~535 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][6]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][6]~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][6]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~532 (
// Equation(s):
// \SRAM|DataToSRAM~532_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[2][2][6]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][0][6]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][2][6]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][6]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~532_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~532 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~533 (
// Equation(s):
// \SRAM|DataToSRAM~533_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~532_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][6][6]~q ))) # (!\SRAM|DataToSRAM~532_combout  & (\tiledRasterizer|shader|cBufferTile1[2][4][6]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~532_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][4][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][6]~q ),
	.datad(\SRAM|DataToSRAM~532_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~533_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~533 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~536 (
// Equation(s):
// \SRAM|DataToSRAM~536_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~533_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~535_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~535_combout ),
	.datad(\SRAM|DataToSRAM~533_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~536_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~536 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~537 (
// Equation(s):
// \SRAM|DataToSRAM~537_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][4][6]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[3][0][6]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][4][6]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][6]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~537_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~537 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N5
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][6] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~538 (
// Equation(s):
// \SRAM|DataToSRAM~538_combout  = (\SRAM|DataToSRAM~537_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][6][6]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~537_combout  & (\tiledRasterizer|shader|cBufferTile1[3][2][6]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~537_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][2][6]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][6]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~538_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~538 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~539 (
// Equation(s):
// \SRAM|DataToSRAM~539_combout  = (\SRAM|DataToSRAM~536_combout  & (((\SRAM|DataToSRAM~538_combout ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~536_combout  & (\SRAM|DataToSRAM~531_combout  & (\SRAM|tilePointerX [0])))

	.dataa(\SRAM|DataToSRAM~531_combout ),
	.datab(\SRAM|DataToSRAM~536_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~538_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~539_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~539 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~540 (
// Equation(s):
// \SRAM|DataToSRAM~540_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~529_combout ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((!\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~539_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~529_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~539_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~540_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~540 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~551 (
// Equation(s):
// \SRAM|DataToSRAM~551_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~540_combout  & ((\SRAM|DataToSRAM~550_combout ))) # (!\SRAM|DataToSRAM~540_combout  & (\SRAM|DataToSRAM~519_combout )))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~540_combout ))))

	.dataa(\SRAM|DataToSRAM~519_combout ),
	.datab(\SRAM|DataToSRAM~550_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~540_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~551_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~551 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~594 (
// Equation(s):
// \SRAM|DataToSRAM~594_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~551_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~593_combout ))

	.dataa(gnd),
	.datab(\nextStreamingTileID~0_combout ),
	.datac(\SRAM|DataToSRAM~593_combout ),
	.datad(\SRAM|DataToSRAM~551_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~594_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~594 .lut_mask = 16'hFC30;
defparam \SRAM|DataToSRAM~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N5
dffeas \SRAM|DataToSRAM[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[6] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y26_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~602 (
// Equation(s):
// \SRAM|DataToSRAM~602_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][7]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][3][7]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][7]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~602_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~602 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~603 (
// Equation(s):
// \SRAM|DataToSRAM~603_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~602_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][3][7]~q ))) # (!\SRAM|DataToSRAM~602_combout  & (\tiledRasterizer|shader|cBufferTile1[5][3][7]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~602_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][3][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][7]~q ),
	.datad(\SRAM|DataToSRAM~602_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~603_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~603 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y22_N31
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~595 (
// Equation(s):
// \SRAM|DataToSRAM~595_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[1][3][7]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][3][7]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][3][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][3][7]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~595_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~595 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~596 (
// Equation(s):
// \SRAM|DataToSRAM~596_combout  = (\SRAM|DataToSRAM~595_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][3][7]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~595_combout  & (\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[2][3][7]~q )))

	.dataa(\SRAM|DataToSRAM~595_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~596_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~596 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~599 (
// Equation(s):
// \SRAM|DataToSRAM~599_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][2][7]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile1[0][2][7]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][2][7]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][7]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~599_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~599 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~600 (
// Equation(s):
// \SRAM|DataToSRAM~600_combout  = (\SRAM|DataToSRAM~599_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][2][7]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~599_combout  & (\tiledRasterizer|shader|cBufferTile1[2][2][7]~q  & 
// ((\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][2][7]~q ),
	.datab(\SRAM|DataToSRAM~599_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][7]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~600_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~600 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y26_N19
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~597 (
// Equation(s):
// \SRAM|DataToSRAM~597_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][2][7]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][2][7]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][2][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][2][7]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~597_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~597 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~598 (
// Equation(s):
// \SRAM|DataToSRAM~598_combout  = (\SRAM|DataToSRAM~597_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][2][7]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~597_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][2][7]~q ))))

	.dataa(\SRAM|DataToSRAM~597_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][2][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~598_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~598 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~601 (
// Equation(s):
// \SRAM|DataToSRAM~601_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0]) # (\SRAM|DataToSRAM~598_combout )))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~600_combout  & (!\SRAM|tilePointerY [0])))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~600_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~598_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~601_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~601 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~604 (
// Equation(s):
// \SRAM|DataToSRAM~604_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~601_combout  & (\SRAM|DataToSRAM~603_combout )) # (!\SRAM|DataToSRAM~601_combout  & ((\SRAM|DataToSRAM~596_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~601_combout ))))

	.dataa(\SRAM|DataToSRAM~603_combout ),
	.datab(\SRAM|DataToSRAM~596_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~601_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~604_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~604 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~605 (
// Equation(s):
// \SRAM|DataToSRAM~605_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][4][7]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][4][7]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][4][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~605_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~605 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~606 (
// Equation(s):
// \SRAM|DataToSRAM~606_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~605_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][4][7]~q ))) # (!\SRAM|DataToSRAM~605_combout  & (\tiledRasterizer|shader|cBufferTile1[5][4][7]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~605_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][7]~q ),
	.datad(\SRAM|DataToSRAM~605_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~606_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~606 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~612 (
// Equation(s):
// \SRAM|DataToSRAM~612_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][5][7]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][5][7]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~612_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~612 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~613 (
// Equation(s):
// \SRAM|DataToSRAM~613_combout  = (\SRAM|DataToSRAM~612_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][5][7]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~612_combout  & (\tiledRasterizer|shader|cBufferTile1[5][5][7]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][5][7]~q ),
	.datab(\SRAM|DataToSRAM~612_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][7]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~613_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~613 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~607 (
// Equation(s):
// \SRAM|DataToSRAM~607_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][5][7]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][5][7]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~607_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~607 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~608 (
// Equation(s):
// \SRAM|DataToSRAM~608_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~607_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][5][7]~q ))) # (!\SRAM|DataToSRAM~607_combout  & (\tiledRasterizer|shader|cBufferTile1[2][5][7]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~607_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][5][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][7]~q ),
	.datad(\SRAM|DataToSRAM~607_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~608_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~608 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y25_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~609 (
// Equation(s):
// \SRAM|DataToSRAM~609_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[1][4][7]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][4][7]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][4][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][7]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~609_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~609 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~610 (
// Equation(s):
// \SRAM|DataToSRAM~610_combout  = (\SRAM|DataToSRAM~609_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][4][7]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~609_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][4][7]~q ))))

	.dataa(\SRAM|DataToSRAM~609_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][4][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][4][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~610_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~610 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~611 (
// Equation(s):
// \SRAM|DataToSRAM~611_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~608_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~610_combout )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~608_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~610_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~611_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~611 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~614 (
// Equation(s):
// \SRAM|DataToSRAM~614_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~611_combout  & ((\SRAM|DataToSRAM~613_combout ))) # (!\SRAM|DataToSRAM~611_combout  & (\SRAM|DataToSRAM~606_combout )))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~611_combout ))))

	.dataa(\SRAM|DataToSRAM~606_combout ),
	.datab(\SRAM|DataToSRAM~613_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~611_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~614_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~614 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~615 (
// Equation(s):
// \SRAM|DataToSRAM~615_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][1][7]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][1][7]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~615_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~615 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][1][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][1][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~616 (
// Equation(s):
// \SRAM|DataToSRAM~616_combout  = (\SRAM|DataToSRAM~615_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][1][7]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~615_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][1][7]~q ))))

	.dataa(\SRAM|DataToSRAM~615_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~616_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~616 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N15
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~619 (
// Equation(s):
// \SRAM|DataToSRAM~619_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile1[1][0][7]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[0][0][7]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][0][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~619_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~619 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~620 (
// Equation(s):
// \SRAM|DataToSRAM~620_combout  = (\SRAM|DataToSRAM~619_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][0][7]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~619_combout  & (\tiledRasterizer|shader|cBufferTile1[2][0][7]~q  & 
// ((\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][0][7]~q ),
	.datab(\SRAM|DataToSRAM~619_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][7]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~620_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~620 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~617 (
// Equation(s):
// \SRAM|DataToSRAM~617_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][0][7]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][0][7]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][0][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~617_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~617 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~618 (
// Equation(s):
// \SRAM|DataToSRAM~618_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~617_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][0][7]~q ))) # (!\SRAM|DataToSRAM~617_combout  & (\tiledRasterizer|shader|cBufferTile1[5][0][7]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~617_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][0][7]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][7]~q ),
	.datad(\SRAM|DataToSRAM~617_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~618_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~618 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~621 (
// Equation(s):
// \SRAM|DataToSRAM~621_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~618_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~620_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~620_combout ),
	.datad(\SRAM|DataToSRAM~618_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~621_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~621 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~622 (
// Equation(s):
// \SRAM|DataToSRAM~622_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][1][7]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][1][7]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~622_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~622 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~623 (
// Equation(s):
// \SRAM|DataToSRAM~623_combout  = (\SRAM|DataToSRAM~622_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][1][7]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~622_combout  & (\tiledRasterizer|shader|cBufferTile1[5][1][7]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][1][7]~q ),
	.datab(\SRAM|DataToSRAM~622_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][7]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~623_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~623 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~624 (
// Equation(s):
// \SRAM|DataToSRAM~624_combout  = (\SRAM|DataToSRAM~621_combout  & (((\SRAM|DataToSRAM~623_combout ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~621_combout  & (\SRAM|DataToSRAM~616_combout  & (\SRAM|tilePointerY [0])))

	.dataa(\SRAM|DataToSRAM~616_combout ),
	.datab(\SRAM|DataToSRAM~621_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~623_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~624_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~624 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~625 (
// Equation(s):
// \SRAM|DataToSRAM~625_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~614_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~624_combout )))))

	.dataa(\SRAM|DataToSRAM~614_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~624_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~625_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~625 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~633 (
// Equation(s):
// \SRAM|DataToSRAM~633_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[3][7][7]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][6][7]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][7][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][7]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~633_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~633 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~634 (
// Equation(s):
// \SRAM|DataToSRAM~634_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~633_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][7]~q ))) # (!\SRAM|DataToSRAM~633_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][7]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~633_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][6][7]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][7]~q ),
	.datad(\SRAM|DataToSRAM~633_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~634_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~634 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N23
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y23_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~628 (
// Equation(s):
// \SRAM|DataToSRAM~628_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[1][7][7]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[1][6][7]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][7][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~628_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~628 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~629 (
// Equation(s):
// \SRAM|DataToSRAM~629_combout  = (\SRAM|DataToSRAM~628_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][7][7]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~628_combout  & (\tiledRasterizer|shader|cBufferTile1[5][6][7]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][6][7]~q ),
	.datab(\SRAM|DataToSRAM~628_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][7]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~629_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~629 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][6][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][6][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~630 (
// Equation(s):
// \SRAM|DataToSRAM~630_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[4][6][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[0][6][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][6][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~630_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~630 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~631 (
// Equation(s):
// \SRAM|DataToSRAM~631_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~630_combout  & (\tiledRasterizer|shader|cBufferTile1[4][7][7]~q )) # (!\SRAM|DataToSRAM~630_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][7][7]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~630_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~630_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][7][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~631_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~631 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~632 (
// Equation(s):
// \SRAM|DataToSRAM~632_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~629_combout )) # (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~631_combout )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~629_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~631_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~632_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~632 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N5
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~626 (
// Equation(s):
// \SRAM|DataToSRAM~626_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][6][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][6][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][6][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~626_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~626 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~627 (
// Equation(s):
// \SRAM|DataToSRAM~627_combout  = (\SRAM|DataToSRAM~626_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][7][7]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~626_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][7][7]~q ))))

	.dataa(\SRAM|DataToSRAM~626_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][7][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~627_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~627 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~635 (
// Equation(s):
// \SRAM|DataToSRAM~635_combout  = (\SRAM|DataToSRAM~632_combout  & ((\SRAM|DataToSRAM~634_combout ) # ((!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~632_combout  & (((\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~627_combout ))))

	.dataa(\SRAM|DataToSRAM~634_combout ),
	.datab(\SRAM|DataToSRAM~632_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~627_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~635_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~635 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~636 (
// Equation(s):
// \SRAM|DataToSRAM~636_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~625_combout  & ((\SRAM|DataToSRAM~635_combout ))) # (!\SRAM|DataToSRAM~625_combout  & (\SRAM|DataToSRAM~604_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~625_combout ))))

	.dataa(\SRAM|DataToSRAM~604_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~625_combout ),
	.datad(\SRAM|DataToSRAM~635_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~636_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~636 .lut_mask = 16'hF838;
defparam \SRAM|DataToSRAM~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~637 (
// Equation(s):
// \SRAM|DataToSRAM~637_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[5][4][7]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[1][4][7]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~637_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~637 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~638 (
// Equation(s):
// \SRAM|DataToSRAM~638_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~637_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][7]~q )) # (!\SRAM|DataToSRAM~637_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][6][7]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~637_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][6][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][7]~q ),
	.datad(\SRAM|DataToSRAM~637_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~638_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~638 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~641 (
// Equation(s):
// \SRAM|DataToSRAM~641_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][2][7]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][0][7]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~641_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~641 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~642 (
// Equation(s):
// \SRAM|DataToSRAM~642_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~641_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][2][7]~q ))) # (!\SRAM|DataToSRAM~641_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][7]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~641_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][0][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][2][7]~q ),
	.datad(\SRAM|DataToSRAM~641_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~642_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~642 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~639 (
// Equation(s):
// \SRAM|DataToSRAM~639_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[1][3][7]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[1][1][7]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][3][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~639_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~639 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~640 (
// Equation(s):
// \SRAM|DataToSRAM~640_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~639_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][7]~q )) # (!\SRAM|DataToSRAM~639_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][1][7]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~639_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~639_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][3][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~640_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~640 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~643 (
// Equation(s):
// \SRAM|DataToSRAM~643_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~640_combout ) # (\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~642_combout  & ((!\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~642_combout ),
	.datab(\SRAM|DataToSRAM~640_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~643_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~643 .lut_mask = 16'hF0CA;
defparam \SRAM|DataToSRAM~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~644 (
// Equation(s):
// \SRAM|DataToSRAM~644_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][5][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~644_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~644 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~645 (
// Equation(s):
// \SRAM|DataToSRAM~645_combout  = (\SRAM|DataToSRAM~644_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][7][7]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~644_combout  & (\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][7][7]~q )))

	.dataa(\SRAM|DataToSRAM~644_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][7][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~645_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~645 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~646 (
// Equation(s):
// \SRAM|DataToSRAM~646_combout  = (\SRAM|DataToSRAM~643_combout  & (((\SRAM|DataToSRAM~645_combout ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~643_combout  & (\SRAM|DataToSRAM~638_combout  & (\SRAM|tilePointerY [2])))

	.dataa(\SRAM|DataToSRAM~638_combout ),
	.datab(\SRAM|DataToSRAM~643_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~645_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~646_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~646 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~659 (
// Equation(s):
// \SRAM|DataToSRAM~659_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][5][7]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][4][7]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~659_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~659 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~660 (
// Equation(s):
// \SRAM|DataToSRAM~660_combout  = (\SRAM|DataToSRAM~659_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][5][7]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~659_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][4][7]~q ))))

	.dataa(\SRAM|DataToSRAM~659_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~660_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~660 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y14_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~661 (
// Equation(s):
// \SRAM|DataToSRAM~661_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][0][7]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][7]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][0][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~661_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~661 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~662 (
// Equation(s):
// \SRAM|DataToSRAM~662_combout  = (\SRAM|DataToSRAM~661_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][1][7]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~661_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][7]~q ))))

	.dataa(\SRAM|DataToSRAM~661_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~662_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~662 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~663 (
// Equation(s):
// \SRAM|DataToSRAM~663_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~660_combout ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((!\SRAM|tilePointerY [1] & \SRAM|DataToSRAM~662_combout ))))

	.dataa(\SRAM|DataToSRAM~660_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~662_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~663_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~663 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~657 (
// Equation(s):
// \SRAM|DataToSRAM~657_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[4][2][7]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][2][7]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][2][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][7]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~657_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~657 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~658 (
// Equation(s):
// \SRAM|DataToSRAM~658_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~657_combout  & (\tiledRasterizer|shader|cBufferTile0[4][3][7]~q )) # (!\SRAM|DataToSRAM~657_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][3][7]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~657_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~657_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][3][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~658_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~658 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~664 (
// Equation(s):
// \SRAM|DataToSRAM~664_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[0][7][7]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][6][7]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][7][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][7]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~664_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~664 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~665 (
// Equation(s):
// \SRAM|DataToSRAM~665_combout  = (\SRAM|DataToSRAM~664_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][7][7]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~664_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][6][7]~q ))))

	.dataa(\SRAM|DataToSRAM~664_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][6][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~665_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~665 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~666 (
// Equation(s):
// \SRAM|DataToSRAM~666_combout  = (\SRAM|DataToSRAM~663_combout  & (((\SRAM|DataToSRAM~665_combout )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~663_combout  & (\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~658_combout )))

	.dataa(\SRAM|DataToSRAM~663_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~658_combout ),
	.datad(\SRAM|DataToSRAM~665_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~666_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~666 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y23_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][6][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][6][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y23_N15
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y23_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~654 (
// Equation(s):
// \SRAM|DataToSRAM~654_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][7][7]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[2][6][7]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][7][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~654_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~654 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~655 (
// Equation(s):
// \SRAM|DataToSRAM~655_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~654_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][7]~q ))) # (!\SRAM|DataToSRAM~654_combout  & (\tiledRasterizer|shader|cBufferTile0[6][6][7]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~654_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][6][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][7]~q ),
	.datad(\SRAM|DataToSRAM~654_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~655_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~655 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~647 (
// Equation(s):
// \SRAM|DataToSRAM~647_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][2][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][2][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][2][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][2][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~647_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~647 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~648 (
// Equation(s):
// \SRAM|DataToSRAM~648_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~647_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][7]~q ))) # (!\SRAM|DataToSRAM~647_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][7]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~647_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][3][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][7]~q ),
	.datad(\SRAM|DataToSRAM~647_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~648_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~648 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y21_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~649 (
// Equation(s):
// \SRAM|DataToSRAM~649_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][5][7]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][4][7]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~649_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~649 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~650 (
// Equation(s):
// \SRAM|DataToSRAM~650_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~649_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][7]~q )) # (!\SRAM|DataToSRAM~649_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][4][7]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~649_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~649_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~650_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~650 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~651 (
// Equation(s):
// \SRAM|DataToSRAM~651_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][0][7]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][0][7]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][0][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~651_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~651 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~652 (
// Equation(s):
// \SRAM|DataToSRAM~652_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~651_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][7]~q ))) # (!\SRAM|DataToSRAM~651_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][7]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~651_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][1][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][7]~q ),
	.datad(\SRAM|DataToSRAM~651_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~652_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~652 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~653 (
// Equation(s):
// \SRAM|DataToSRAM~653_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~650_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~652_combout )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~650_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~652_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~653_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~653 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y18_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~656 (
// Equation(s):
// \SRAM|DataToSRAM~656_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~653_combout  & (\SRAM|DataToSRAM~655_combout )) # (!\SRAM|DataToSRAM~653_combout  & ((\SRAM|DataToSRAM~648_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~653_combout ))))

	.dataa(\SRAM|DataToSRAM~655_combout ),
	.datab(\SRAM|DataToSRAM~648_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~653_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~656_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~656 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~667 (
// Equation(s):
// \SRAM|DataToSRAM~667_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~656_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~666_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~666_combout ),
	.datad(\SRAM|DataToSRAM~656_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~667_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~667 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][1][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][1][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~672 (
// Equation(s):
// \SRAM|DataToSRAM~672_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][4][7]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[3][0][7]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][4][7]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][7]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~672_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~672 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~673 (
// Equation(s):
// \SRAM|DataToSRAM~673_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~672_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][5][7]~q ))) # (!\SRAM|DataToSRAM~672_combout  & (\tiledRasterizer|shader|cBufferTile0[3][1][7]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~672_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][1][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][7]~q ),
	.datad(\SRAM|DataToSRAM~672_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~673_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~673 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~670 (
// Equation(s):
// \SRAM|DataToSRAM~670_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[3][6][7]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[3][2][7]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~670_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~670 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~671 (
// Equation(s):
// \SRAM|DataToSRAM~671_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~670_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][7][7]~q ))) # (!\SRAM|DataToSRAM~670_combout  & (\tiledRasterizer|shader|cBufferTile0[3][3][7]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~670_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][3][7]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][7]~q ),
	.datad(\SRAM|DataToSRAM~670_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~671_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~671 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~674 (
// Equation(s):
// \SRAM|DataToSRAM~674_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~671_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~673_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~673_combout ),
	.datad(\SRAM|DataToSRAM~671_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~674_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~674 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~675 (
// Equation(s):
// \SRAM|DataToSRAM~675_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[7][3][7]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[7][2][7]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][3][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~675_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~675 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~676 (
// Equation(s):
// \SRAM|DataToSRAM~676_combout  = (\SRAM|DataToSRAM~675_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][7]~q ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~675_combout  & (\tiledRasterizer|shader|cBufferTile0[7][6][7]~q  & 
// ((\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~675_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][6][7]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][7]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~676_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~676 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~668 (
// Equation(s):
// \SRAM|DataToSRAM~668_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[7][1][7]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[7][0][7]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][1][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~668_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~668 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y21_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][7] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~669 (
// Equation(s):
// \SRAM|DataToSRAM~669_combout  = (\SRAM|DataToSRAM~668_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][5][7]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~668_combout  & (\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][4][7]~q )))

	.dataa(\SRAM|DataToSRAM~668_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][4][7]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][7]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~669_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~669 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y23_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~677 (
// Equation(s):
// \SRAM|DataToSRAM~677_combout  = (\SRAM|DataToSRAM~674_combout  & ((\SRAM|DataToSRAM~676_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~674_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~669_combout ))))

	.dataa(\SRAM|DataToSRAM~674_combout ),
	.datab(\SRAM|DataToSRAM~676_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~669_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~677_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~677 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~678 (
// Equation(s):
// \SRAM|DataToSRAM~678_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~667_combout  & ((\SRAM|DataToSRAM~677_combout ))) # (!\SRAM|DataToSRAM~667_combout  & (\SRAM|DataToSRAM~646_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~667_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~646_combout ),
	.datac(\SRAM|DataToSRAM~667_combout ),
	.datad(\SRAM|DataToSRAM~677_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~678_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~678 .lut_mask = 16'hF858;
defparam \SRAM|DataToSRAM~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~679 (
// Equation(s):
// \SRAM|DataToSRAM~679_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~636_combout )) # (!\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~678_combout )))

	.dataa(\SRAM|DataToSRAM~636_combout ),
	.datab(gnd),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(\SRAM|DataToSRAM~678_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~679_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~679 .lut_mask = 16'hAFA0;
defparam \SRAM|DataToSRAM~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N15
dffeas \SRAM|DataToSRAM[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~679_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[7] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~739 (
// Equation(s):
// \SRAM|DataToSRAM~739_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[7][4][8]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][0][8]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~739_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~739 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~740 (
// Equation(s):
// \SRAM|DataToSRAM~740_combout  = (\SRAM|DataToSRAM~739_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][6][8]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~739_combout  & (\tiledRasterizer|shader|cBufferTile0[7][2][8]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~739_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][2][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~740_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~740 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~734 (
// Equation(s):
// \SRAM|DataToSRAM~734_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][4][8]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[5][0][8]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~734_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~734 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~735 (
// Equation(s):
// \SRAM|DataToSRAM~735_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~734_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][8]~q )) # (!\SRAM|DataToSRAM~734_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][2][8]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~734_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~734_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~735_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~735 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~736 (
// Equation(s):
// \SRAM|DataToSRAM~736_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[4][2][8]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[4][0][8]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][2][8]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~736_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~736 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~737 (
// Equation(s):
// \SRAM|DataToSRAM~737_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~736_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][6][8]~q ))) # (!\SRAM|DataToSRAM~736_combout  & (\tiledRasterizer|shader|cBufferTile0[4][4][8]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~736_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][4][8]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][8]~q ),
	.datad(\SRAM|DataToSRAM~736_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~737_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~737 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~738 (
// Equation(s):
// \SRAM|DataToSRAM~738_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~735_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~737_combout ))))

	.dataa(\SRAM|DataToSRAM~735_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~737_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~738_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~738 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y23_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y23_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~732 (
// Equation(s):
// \SRAM|DataToSRAM~732_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[6][2][8]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[6][0][8]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][2][8]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~732_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~732 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y23_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~733 (
// Equation(s):
// \SRAM|DataToSRAM~733_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~732_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][6][8]~q ))) # (!\SRAM|DataToSRAM~732_combout  & (\tiledRasterizer|shader|cBufferTile0[6][4][8]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~732_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][4][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][8]~q ),
	.datad(\SRAM|DataToSRAM~732_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~733_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~733 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~741 (
// Equation(s):
// \SRAM|DataToSRAM~741_combout  = (\SRAM|DataToSRAM~738_combout  & ((\SRAM|DataToSRAM~740_combout ) # ((!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~738_combout  & (((\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~733_combout ))))

	.dataa(\SRAM|DataToSRAM~740_combout ),
	.datab(\SRAM|DataToSRAM~738_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~733_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~741_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~741 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~742 (
// Equation(s):
// \SRAM|DataToSRAM~742_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][4][8]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][0][8]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~742_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~742 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~743 (
// Equation(s):
// \SRAM|DataToSRAM~743_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~742_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][6][8]~q ))) # (!\SRAM|DataToSRAM~742_combout  & (\tiledRasterizer|shader|cBufferTile0[1][2][8]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~742_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][2][8]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][8]~q ),
	.datad(\SRAM|DataToSRAM~742_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~743_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~743 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~749 (
// Equation(s):
// \SRAM|DataToSRAM~749_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[3][4][8]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][0][8]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][4][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~749_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~749 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~750 (
// Equation(s):
// \SRAM|DataToSRAM~750_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~749_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][6][8]~q ))) # (!\SRAM|DataToSRAM~749_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][8]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~749_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][2][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][8]~q ),
	.datad(\SRAM|DataToSRAM~749_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~750_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~750 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y21_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y21_N31
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~744 (
// Equation(s):
// \SRAM|DataToSRAM~744_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[2][2][8]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[2][0][8]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][2][8]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~744_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~744 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~745 (
// Equation(s):
// \SRAM|DataToSRAM~745_combout  = (\SRAM|DataToSRAM~744_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][6][8]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~744_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][4][8]~q ))))

	.dataa(\SRAM|DataToSRAM~744_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~745_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~745 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~746 (
// Equation(s):
// \SRAM|DataToSRAM~746_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[0][2][8]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[0][0][8]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~746_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~746 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~747 (
// Equation(s):
// \SRAM|DataToSRAM~747_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~746_combout  & (\tiledRasterizer|shader|cBufferTile0[0][6][8]~q )) # (!\SRAM|DataToSRAM~746_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][4][8]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~746_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~746_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~747_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~747 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~748 (
// Equation(s):
// \SRAM|DataToSRAM~748_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~745_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~747_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~745_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~747_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~748_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~748 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~751 (
// Equation(s):
// \SRAM|DataToSRAM~751_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~748_combout  & ((\SRAM|DataToSRAM~750_combout ))) # (!\SRAM|DataToSRAM~748_combout  & (\SRAM|DataToSRAM~743_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~748_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~743_combout ),
	.datac(\SRAM|DataToSRAM~750_combout ),
	.datad(\SRAM|DataToSRAM~748_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~751_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~751 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~752 (
// Equation(s):
// \SRAM|DataToSRAM~752_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~741_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((!\SRAM|tilePointerY [0] & \SRAM|DataToSRAM~751_combout ))))

	.dataa(\SRAM|DataToSRAM~741_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~751_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~752_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~752 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y14_N15
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][1][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][1][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~757 (
// Equation(s):
// \SRAM|DataToSRAM~757_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][1][8]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[4][1][8]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][1][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~757_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~757 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~758 (
// Equation(s):
// \SRAM|DataToSRAM~758_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~757_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][1][8]~q ))) # (!\SRAM|DataToSRAM~757_combout  & (\tiledRasterizer|shader|cBufferTile0[6][1][8]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~757_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][1][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][8]~q ),
	.datad(\SRAM|DataToSRAM~757_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~758_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~758 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~755 (
// Equation(s):
// \SRAM|DataToSRAM~755_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][3][8]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][3][8]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~755_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~755 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~756 (
// Equation(s):
// \SRAM|DataToSRAM~756_combout  = (\SRAM|DataToSRAM~755_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][3][8]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~755_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][3][8]~q ))))

	.dataa(\SRAM|DataToSRAM~755_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~756_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~756 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~759 (
// Equation(s):
// \SRAM|DataToSRAM~759_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2]) # (\SRAM|DataToSRAM~756_combout )))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~758_combout  & (!\SRAM|tilePointerY [2])))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~758_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~756_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~759_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~759 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y16_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~753 (
// Equation(s):
// \SRAM|DataToSRAM~753_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][5][8]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[4][5][8]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~753_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~753 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y21_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~754 (
// Equation(s):
// \SRAM|DataToSRAM~754_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~753_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][8]~q ))) # (!\SRAM|DataToSRAM~753_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][8]~q )))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~753_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~753_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~754_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~754 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y23_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~760 (
// Equation(s):
// \SRAM|DataToSRAM~760_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][7][8]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][7][8]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][7][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~760_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~760 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~761 (
// Equation(s):
// \SRAM|DataToSRAM~761_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~760_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][7][8]~q ))) # (!\SRAM|DataToSRAM~760_combout  & (\tiledRasterizer|shader|cBufferTile0[5][7][8]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~760_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][7][8]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][8]~q ),
	.datad(\SRAM|DataToSRAM~760_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~761_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~761 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~762 (
// Equation(s):
// \SRAM|DataToSRAM~762_combout  = (\SRAM|DataToSRAM~759_combout  & (((\SRAM|DataToSRAM~761_combout )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~759_combout  & (\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~754_combout )))

	.dataa(\SRAM|DataToSRAM~759_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~754_combout ),
	.datad(\SRAM|DataToSRAM~761_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~762_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~762 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~724 (
// Equation(s):
// \SRAM|DataToSRAM~724_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][3][8]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[2][1][8]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][1][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~724_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~724 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y23_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y22_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~725 (
// Equation(s):
// \SRAM|DataToSRAM~725_combout  = (\SRAM|DataToSRAM~724_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][7][8]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~724_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][5][8]~q ))))

	.dataa(\SRAM|DataToSRAM~724_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~725_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~725 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N15
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y17_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~726 (
// Equation(s):
// \SRAM|DataToSRAM~726_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[0][3][8]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[0][1][8]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][3][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~726_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~726 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~727 (
// Equation(s):
// \SRAM|DataToSRAM~727_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~726_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][7][8]~q ))) # (!\SRAM|DataToSRAM~726_combout  & (\tiledRasterizer|shader|cBufferTile0[0][5][8]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~726_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][5][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][8]~q ),
	.datad(\SRAM|DataToSRAM~726_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~727_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~727 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~728 (
// Equation(s):
// \SRAM|DataToSRAM~728_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~725_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~727_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~725_combout ),
	.datac(\SRAM|DataToSRAM~727_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~728_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~728 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y18_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~729 (
// Equation(s):
// \SRAM|DataToSRAM~729_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][5][8]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[3][1][8]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][5][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~729_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~729 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y16_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~730 (
// Equation(s):
// \SRAM|DataToSRAM~730_combout  = (\SRAM|DataToSRAM~729_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][7][8]~q ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~729_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][3][8]~q  & 
// \SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~729_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][7][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~730_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~730 .lut_mask = 16'hD8AA;
defparam \SRAM|DataToSRAM~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~722 (
// Equation(s):
// \SRAM|DataToSRAM~722_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[1][5][8]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile0[1][1][8]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][5][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~722_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~722 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~723 (
// Equation(s):
// \SRAM|DataToSRAM~723_combout  = (\SRAM|DataToSRAM~722_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][7][8]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~722_combout  & (\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][3][8]~q )))

	.dataa(\SRAM|DataToSRAM~722_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][7][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~723_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~723 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~731 (
// Equation(s):
// \SRAM|DataToSRAM~731_combout  = (\SRAM|DataToSRAM~728_combout  & ((\SRAM|DataToSRAM~730_combout ) # ((!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~728_combout  & (((\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~723_combout ))))

	.dataa(\SRAM|DataToSRAM~728_combout ),
	.datab(\SRAM|DataToSRAM~730_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~723_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~731_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~731 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~763 (
// Equation(s):
// \SRAM|DataToSRAM~763_combout  = (\SRAM|DataToSRAM~752_combout  & (((\SRAM|DataToSRAM~762_combout )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~752_combout  & (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~731_combout ))))

	.dataa(\SRAM|DataToSRAM~752_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~762_combout ),
	.datad(\SRAM|DataToSRAM~731_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~763_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~763 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][6][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][6][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][3][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y23_N1
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~718 (
// Equation(s):
// \SRAM|DataToSRAM~718_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[7][3][8]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[7][2][8]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][3][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~718_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~718 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~719 (
// Equation(s):
// \SRAM|DataToSRAM~719_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~718_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][8]~q ))) # (!\SRAM|DataToSRAM~718_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][8]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~718_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][6][8]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][8]~q ),
	.datad(\SRAM|DataToSRAM~718_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~719_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~719 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~713 (
// Equation(s):
// \SRAM|DataToSRAM~713_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][6][8]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[3][2][8]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][6][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~713_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~713 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~714 (
// Equation(s):
// \SRAM|DataToSRAM~714_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~713_combout  & (\tiledRasterizer|shader|cBufferTile1[3][7][8]~q )) # (!\SRAM|DataToSRAM~713_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][3][8]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~713_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~713_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~714_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~714 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][1][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][1][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~715 (
// Equation(s):
// \SRAM|DataToSRAM~715_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][4][8]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[3][0][8]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][4][8]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][8]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~715_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~715 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~716 (
// Equation(s):
// \SRAM|DataToSRAM~716_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~715_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][5][8]~q ))) # (!\SRAM|DataToSRAM~715_combout  & (\tiledRasterizer|shader|cBufferTile1[3][1][8]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~715_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][1][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][8]~q ),
	.datad(\SRAM|DataToSRAM~715_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~716_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~716 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~717 (
// Equation(s):
// \SRAM|DataToSRAM~717_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~714_combout ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~716_combout  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~714_combout ),
	.datac(\SRAM|DataToSRAM~716_combout ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~717_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~717 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y24_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~711 (
// Equation(s):
// \SRAM|DataToSRAM~711_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[7][1][8]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[7][0][8]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][1][8]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][8]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~711_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~711 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~712 (
// Equation(s):
// \SRAM|DataToSRAM~712_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~711_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][8]~q ))) # (!\SRAM|DataToSRAM~711_combout  & (\tiledRasterizer|shader|cBufferTile1[7][4][8]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~711_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][4][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][8]~q ),
	.datad(\SRAM|DataToSRAM~711_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~712_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~712 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~720 (
// Equation(s):
// \SRAM|DataToSRAM~720_combout  = (\SRAM|DataToSRAM~717_combout  & ((\SRAM|DataToSRAM~719_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~717_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~712_combout ))))

	.dataa(\SRAM|DataToSRAM~719_combout ),
	.datab(\SRAM|DataToSRAM~717_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~712_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~720_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~720 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][7][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][7][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~687 (
// Equation(s):
// \SRAM|DataToSRAM~687_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[2][7][8]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[2][6][8]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][7][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~687_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~687 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N7
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~688 (
// Equation(s):
// \SRAM|DataToSRAM~688_combout  = (\SRAM|DataToSRAM~687_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][7][8]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~687_combout  & (\tiledRasterizer|shader|cBufferTile1[6][6][8]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][6][8]~q ),
	.datab(\SRAM|DataToSRAM~687_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][8]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~688_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~688 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][1][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][1][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][0][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][0][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N31
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~684 (
// Equation(s):
// \SRAM|DataToSRAM~684_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][0][8]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][0][8]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][0][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~684_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~684 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~685 (
// Equation(s):
// \SRAM|DataToSRAM~685_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~684_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][1][8]~q ))) # (!\SRAM|DataToSRAM~684_combout  & (\tiledRasterizer|shader|cBufferTile1[2][1][8]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~684_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][1][8]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][1][8]~q ),
	.datad(\SRAM|DataToSRAM~684_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~685_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~685 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~682 (
// Equation(s):
// \SRAM|DataToSRAM~682_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[2][5][8]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[2][4][8]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][4][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~682_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~682 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~683 (
// Equation(s):
// \SRAM|DataToSRAM~683_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~682_combout  & (\tiledRasterizer|shader|cBufferTile1[6][5][8]~q )) # (!\SRAM|DataToSRAM~682_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][4][8]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~682_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~682_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][5][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~683_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~683 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~686 (
// Equation(s):
// \SRAM|DataToSRAM~686_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1]) # (\SRAM|DataToSRAM~683_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~685_combout  & (!\SRAM|tilePointerY [1])))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~685_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~683_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~686_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~686 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y26_N29
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~680 (
// Equation(s):
// \SRAM|DataToSRAM~680_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][8]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][2][8]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][2][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~680_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~680 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~681 (
// Equation(s):
// \SRAM|DataToSRAM~681_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~680_combout  & (\tiledRasterizer|shader|cBufferTile1[6][3][8]~q )) # (!\SRAM|DataToSRAM~680_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][3][8]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~680_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][3][8]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][8]~q ),
	.datad(\SRAM|DataToSRAM~680_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~681_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~681 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~689 (
// Equation(s):
// \SRAM|DataToSRAM~689_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~686_combout  & (\SRAM|DataToSRAM~688_combout )) # (!\SRAM|DataToSRAM~686_combout  & ((\SRAM|DataToSRAM~681_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~686_combout ))))

	.dataa(\SRAM|DataToSRAM~688_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~686_combout ),
	.datad(\SRAM|DataToSRAM~681_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~689_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~689 .lut_mask = 16'hBCB0;
defparam \SRAM|DataToSRAM~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~707 (
// Equation(s):
// \SRAM|DataToSRAM~707_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[0][7][8]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][6][8]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][7][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~707_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~707 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~708 (
// Equation(s):
// \SRAM|DataToSRAM~708_combout  = (\SRAM|DataToSRAM~707_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][7][8]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~707_combout  & (\tiledRasterizer|shader|cBufferTile1[4][6][8]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~707_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][6][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][8]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~708_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~708 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N5
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y26_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~700 (
// Equation(s):
// \SRAM|DataToSRAM~700_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[4][2][8]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[0][2][8]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][2][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~700_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~700 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~701 (
// Equation(s):
// \SRAM|DataToSRAM~701_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~700_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][3][8]~q ))) # (!\SRAM|DataToSRAM~700_combout  & (\tiledRasterizer|shader|cBufferTile1[0][3][8]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~700_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][3][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][8]~q ),
	.datad(\SRAM|DataToSRAM~700_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~701_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~701 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~702 (
// Equation(s):
// \SRAM|DataToSRAM~702_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][5][8]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[0][4][8]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~702_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~702 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~703 (
// Equation(s):
// \SRAM|DataToSRAM~703_combout  = (\SRAM|DataToSRAM~702_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][5][8]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~702_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][4][8]~q ))))

	.dataa(\SRAM|DataToSRAM~702_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~703_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~703 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][1][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][1][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N5
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][0][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][0][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N23
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~704 (
// Equation(s):
// \SRAM|DataToSRAM~704_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[4][0][8]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][0][8]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[4][0][8]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][8]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~704_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~704 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~705 (
// Equation(s):
// \SRAM|DataToSRAM~705_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~704_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][1][8]~q ))) # (!\SRAM|DataToSRAM~704_combout  & (\tiledRasterizer|shader|cBufferTile1[0][1][8]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~704_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][1][8]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][8]~q ),
	.datad(\SRAM|DataToSRAM~704_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~705_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~705 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~706 (
// Equation(s):
// \SRAM|DataToSRAM~706_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~703_combout ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((!\SRAM|tilePointerY [1] & \SRAM|DataToSRAM~705_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~703_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~705_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~706_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~706 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~709 (
// Equation(s):
// \SRAM|DataToSRAM~709_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~706_combout  & (\SRAM|DataToSRAM~708_combout )) # (!\SRAM|DataToSRAM~706_combout  & ((\SRAM|DataToSRAM~701_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~706_combout ))))

	.dataa(\SRAM|DataToSRAM~708_combout ),
	.datab(\SRAM|DataToSRAM~701_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~706_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~709_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~709 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][7][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][7][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y20_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~697 (
// Equation(s):
// \SRAM|DataToSRAM~697_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[5][5][8]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[1][5][8]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][5][8]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][5][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~697_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~697 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~698 (
// Equation(s):
// \SRAM|DataToSRAM~698_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~697_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][7][8]~q ))) # (!\SRAM|DataToSRAM~697_combout  & (\tiledRasterizer|shader|cBufferTile1[1][7][8]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~697_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][7][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][8]~q ),
	.datad(\SRAM|DataToSRAM~697_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~698_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~698 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][6][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][6][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~690 (
// Equation(s):
// \SRAM|DataToSRAM~690_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[5][4][8]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][4][8]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][4][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~690_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~690 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N7
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~691 (
// Equation(s):
// \SRAM|DataToSRAM~691_combout  = (\SRAM|DataToSRAM~690_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][6][8]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~690_combout  & (\tiledRasterizer|shader|cBufferTile1[1][6][8]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][6][8]~q ),
	.datab(\SRAM|DataToSRAM~690_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][8]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~691_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~691 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y25_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~694 (
// Equation(s):
// \SRAM|DataToSRAM~694_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[1][2][8]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile1[1][0][8]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][2][8]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][8]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~694_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~694 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][0][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][0][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y24_N21
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~695 (
// Equation(s):
// \SRAM|DataToSRAM~695_combout  = (\SRAM|DataToSRAM~694_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][2][8]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~694_combout  & (\tiledRasterizer|shader|cBufferTile1[5][0][8]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~694_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][0][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][2][8]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~695_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~695 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][1][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][1][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N19
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][8]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][8]~feeder_combout  = \SW[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][8]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][8] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~692 (
// Equation(s):
// \SRAM|DataToSRAM~692_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[1][3][8]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[1][1][8]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][8]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][8]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~692_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~692 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~693 (
// Equation(s):
// \SRAM|DataToSRAM~693_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~692_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][3][8]~q ))) # (!\SRAM|DataToSRAM~692_combout  & (\tiledRasterizer|shader|cBufferTile1[5][1][8]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~692_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][1][8]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][3][8]~q ),
	.datad(\SRAM|DataToSRAM~692_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~693_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~693 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~696 (
// Equation(s):
// \SRAM|DataToSRAM~696_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~693_combout ))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~695_combout ))))

	.dataa(\SRAM|DataToSRAM~695_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~693_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~696_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~696 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~699 (
// Equation(s):
// \SRAM|DataToSRAM~699_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~696_combout  & (\SRAM|DataToSRAM~698_combout )) # (!\SRAM|DataToSRAM~696_combout  & ((\SRAM|DataToSRAM~691_combout ))))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~696_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~698_combout ),
	.datac(\SRAM|DataToSRAM~691_combout ),
	.datad(\SRAM|DataToSRAM~696_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~699_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~699 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~710 (
// Equation(s):
// \SRAM|DataToSRAM~710_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~699_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~709_combout ))))

	.dataa(\SRAM|DataToSRAM~709_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~699_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~710_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~710 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~721 (
// Equation(s):
// \SRAM|DataToSRAM~721_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~710_combout  & (\SRAM|DataToSRAM~720_combout )) # (!\SRAM|DataToSRAM~710_combout  & ((\SRAM|DataToSRAM~689_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~710_combout ))))

	.dataa(\SRAM|DataToSRAM~720_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~689_combout ),
	.datad(\SRAM|DataToSRAM~710_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~721_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~721 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~764 (
// Equation(s):
// \SRAM|DataToSRAM~764_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~721_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~763_combout ))

	.dataa(\SRAM|DataToSRAM~763_combout ),
	.datab(gnd),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(\SRAM|DataToSRAM~721_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~764_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~764 .lut_mask = 16'hFA0A;
defparam \SRAM|DataToSRAM~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N9
dffeas \SRAM|DataToSRAM[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~764_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[8] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N7
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N1
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~785 (
// Equation(s):
// \SRAM|DataToSRAM~785_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][4][9]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[1][0][9]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][4][9]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][9]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~785_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~785 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N1
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~786 (
// Equation(s):
// \SRAM|DataToSRAM~786_combout  = (\SRAM|DataToSRAM~785_combout  & (((\tiledRasterizer|shader|cBufferTile1[1][6][9]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~785_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][2][9]~q ))))

	.dataa(\SRAM|DataToSRAM~785_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~786_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~786 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~792 (
// Equation(s):
// \SRAM|DataToSRAM~792_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][4][9]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[3][0][9]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~792_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~792 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~793 (
// Equation(s):
// \SRAM|DataToSRAM~793_combout  = (\SRAM|DataToSRAM~792_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][6][9]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~792_combout  & (\tiledRasterizer|shader|cBufferTile1[3][2][9]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][2][9]~q ),
	.datab(\SRAM|DataToSRAM~792_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][9]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~793_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~793 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y23_N13
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~787 (
// Equation(s):
// \SRAM|DataToSRAM~787_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[2][2][9]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][0][9]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][2][9]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][9]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~787_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~787 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~788 (
// Equation(s):
// \SRAM|DataToSRAM~788_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~787_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][6][9]~q ))) # (!\SRAM|DataToSRAM~787_combout  & (\tiledRasterizer|shader|cBufferTile1[2][4][9]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~787_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][4][9]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][9]~q ),
	.datad(\SRAM|DataToSRAM~787_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~788_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~788 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][2][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~789 (
// Equation(s):
// \SRAM|DataToSRAM~789_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[0][2][9]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][0][9]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][2][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][9]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~789_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~789 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][4][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~790 (
// Equation(s):
// \SRAM|DataToSRAM~790_combout  = (\SRAM|DataToSRAM~789_combout  & (((\tiledRasterizer|shader|cBufferTile1[0][6][9]~q ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~789_combout  & (\tiledRasterizer|shader|cBufferTile1[0][4][9]~q  & 
// ((\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~789_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][4][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][9]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~790_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~790 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~791 (
// Equation(s):
// \SRAM|DataToSRAM~791_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~788_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~790_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~788_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~790_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~791_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~791 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~794 (
// Equation(s):
// \SRAM|DataToSRAM~794_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~791_combout  & ((\SRAM|DataToSRAM~793_combout ))) # (!\SRAM|DataToSRAM~791_combout  & (\SRAM|DataToSRAM~786_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~791_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~786_combout ),
	.datac(\SRAM|DataToSRAM~793_combout ),
	.datad(\SRAM|DataToSRAM~791_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~794_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~794 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~775 (
// Equation(s):
// \SRAM|DataToSRAM~775_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][5][9]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][1][9]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~775_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~775 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~776 (
// Equation(s):
// \SRAM|DataToSRAM~776_combout  = (\SRAM|DataToSRAM~775_combout  & (((\tiledRasterizer|shader|cBufferTile1[1][7][9]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~775_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][3][9]~q ))))

	.dataa(\SRAM|DataToSRAM~775_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][7][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~776_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~776 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][5][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~782 (
// Equation(s):
// \SRAM|DataToSRAM~782_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][5][9]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[3][1][9]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~782_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~782 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~783 (
// Equation(s):
// \SRAM|DataToSRAM~783_combout  = (\SRAM|DataToSRAM~782_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][7][9]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~782_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][3][9]~q ))))

	.dataa(\SRAM|DataToSRAM~782_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~783_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~783 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~779 (
// Equation(s):
// \SRAM|DataToSRAM~779_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][3][9]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[0][1][9]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~779_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~779 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][5][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~780 (
// Equation(s):
// \SRAM|DataToSRAM~780_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~779_combout  & (\tiledRasterizer|shader|cBufferTile1[0][7][9]~q )) # (!\SRAM|DataToSRAM~779_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][5][9]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~779_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~779_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][7][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~780_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~780 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~777 (
// Equation(s):
// \SRAM|DataToSRAM~777_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][3][9]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[2][1][9]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][1][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~777_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~777 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~778 (
// Equation(s):
// \SRAM|DataToSRAM~778_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~777_combout  & (\tiledRasterizer|shader|cBufferTile1[2][7][9]~q )) # (!\SRAM|DataToSRAM~777_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][5][9]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~777_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~777_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][7][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~778_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~778 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~781 (
// Equation(s):
// \SRAM|DataToSRAM~781_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~778_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~780_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~780_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~778_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~781_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~781 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~784 (
// Equation(s):
// \SRAM|DataToSRAM~784_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~781_combout  & ((\SRAM|DataToSRAM~783_combout ))) # (!\SRAM|DataToSRAM~781_combout  & (\SRAM|DataToSRAM~776_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~781_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~776_combout ),
	.datac(\SRAM|DataToSRAM~783_combout ),
	.datad(\SRAM|DataToSRAM~781_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~784_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~784 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~795 (
// Equation(s):
// \SRAM|DataToSRAM~795_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2]) # (\SRAM|DataToSRAM~784_combout )))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~794_combout  & (!\SRAM|tilePointerX [2])))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~794_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~784_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~795_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~795 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~769 (
// Equation(s):
// \SRAM|DataToSRAM~769_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[4][2][9]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][0][9]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][2][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~769_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~769 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~770 (
// Equation(s):
// \SRAM|DataToSRAM~770_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~769_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][6][9]~q ))) # (!\SRAM|DataToSRAM~769_combout  & (\tiledRasterizer|shader|cBufferTile1[4][4][9]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~769_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][4][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][6][9]~q ),
	.datad(\SRAM|DataToSRAM~769_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~770_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~770 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N5
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~767 (
// Equation(s):
// \SRAM|DataToSRAM~767_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[5][4][9]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[5][0][9]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][0][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~767_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~767 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~768 (
// Equation(s):
// \SRAM|DataToSRAM~768_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~767_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][6][9]~q ))) # (!\SRAM|DataToSRAM~767_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][9]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~767_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][2][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][9]~q ),
	.datad(\SRAM|DataToSRAM~767_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~768_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~768 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~771 (
// Equation(s):
// \SRAM|DataToSRAM~771_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\SRAM|DataToSRAM~768_combout )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~770_combout )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~770_combout ),
	.datad(\SRAM|DataToSRAM~768_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~771_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~771 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][6][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][6][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y23_N7
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~765 (
// Equation(s):
// \SRAM|DataToSRAM~765_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][9]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[6][0][9]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][0][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~765_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~765 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~766 (
// Equation(s):
// \SRAM|DataToSRAM~766_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~765_combout  & (\tiledRasterizer|shader|cBufferTile1[6][6][9]~q )) # (!\SRAM|DataToSRAM~765_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][4][9]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~765_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][6][9]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][4][9]~q ),
	.datad(\SRAM|DataToSRAM~765_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~766_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~766 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~772 (
// Equation(s):
// \SRAM|DataToSRAM~772_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[7][4][9]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[7][0][9]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][4][9]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][9]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~772_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~772 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~773 (
// Equation(s):
// \SRAM|DataToSRAM~773_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~772_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][6][9]~q ))) # (!\SRAM|DataToSRAM~772_combout  & (\tiledRasterizer|shader|cBufferTile1[7][2][9]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~772_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][2][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][6][9]~q ),
	.datad(\SRAM|DataToSRAM~772_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~773_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~773 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~774 (
// Equation(s):
// \SRAM|DataToSRAM~774_combout  = (\SRAM|DataToSRAM~771_combout  & (((\SRAM|DataToSRAM~773_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~771_combout  & (\SRAM|DataToSRAM~766_combout  & (\SRAM|tilePointerX [1])))

	.dataa(\SRAM|DataToSRAM~771_combout ),
	.datab(\SRAM|DataToSRAM~766_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~773_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~774_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~774 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y22_N21
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][7][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][7][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~803 (
// Equation(s):
// \SRAM|DataToSRAM~803_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[6][7][9]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][7][9]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][7][9]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][9]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~803_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~803 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~804 (
// Equation(s):
// \SRAM|DataToSRAM~804_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~803_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][9]~q ))) # (!\SRAM|DataToSRAM~803_combout  & (\tiledRasterizer|shader|cBufferTile1[5][7][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~803_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][7][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][9]~q ),
	.datad(\SRAM|DataToSRAM~803_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~804_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~804 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~796 (
// Equation(s):
// \SRAM|DataToSRAM~796_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[5][5][9]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[4][5][9]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~796_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~796 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~797 (
// Equation(s):
// \SRAM|DataToSRAM~797_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~796_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][9]~q ))) # (!\SRAM|DataToSRAM~796_combout  & (\tiledRasterizer|shader|cBufferTile1[6][5][9]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~796_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][5][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][9]~q ),
	.datad(\SRAM|DataToSRAM~796_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~797_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~797 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y21_N31
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y24_N19
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~800 (
// Equation(s):
// \SRAM|DataToSRAM~800_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[5][1][9]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][1][9]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][1][9]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~800_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~800 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~801 (
// Equation(s):
// \SRAM|DataToSRAM~801_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~800_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][1][9]~q ))) # (!\SRAM|DataToSRAM~800_combout  & (\tiledRasterizer|shader|cBufferTile1[6][1][9]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~800_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][1][9]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][9]~q ),
	.datad(\SRAM|DataToSRAM~800_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~801_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~801 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N21
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N23
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~798 (
// Equation(s):
// \SRAM|DataToSRAM~798_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][9]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][3][9]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~798_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~798 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~799 (
// Equation(s):
// \SRAM|DataToSRAM~799_combout  = (\SRAM|DataToSRAM~798_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][3][9]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~798_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][3][9]~q ))))

	.dataa(\SRAM|DataToSRAM~798_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~799_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~799 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~802 (
// Equation(s):
// \SRAM|DataToSRAM~802_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2]) # (\SRAM|DataToSRAM~799_combout )))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~801_combout  & (!\SRAM|tilePointerY [2])))

	.dataa(\SRAM|DataToSRAM~801_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~799_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~802_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~802 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~805 (
// Equation(s):
// \SRAM|DataToSRAM~805_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~802_combout  & (\SRAM|DataToSRAM~804_combout )) # (!\SRAM|DataToSRAM~802_combout  & ((\SRAM|DataToSRAM~797_combout ))))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~802_combout ))))

	.dataa(\SRAM|DataToSRAM~804_combout ),
	.datab(\SRAM|DataToSRAM~797_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~802_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~805_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~805 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~806 (
// Equation(s):
// \SRAM|DataToSRAM~806_combout  = (\SRAM|DataToSRAM~795_combout  & (((\SRAM|DataToSRAM~805_combout ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~795_combout  & (\SRAM|DataToSRAM~774_combout  & (\SRAM|tilePointerX [2])))

	.dataa(\SRAM|DataToSRAM~795_combout ),
	.datab(\SRAM|DataToSRAM~774_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~805_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~806_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~806 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~834 (
// Equation(s):
// \SRAM|DataToSRAM~834_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][1][9]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][1][9]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][1][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~834_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~834 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~835 (
// Equation(s):
// \SRAM|DataToSRAM~835_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~834_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][1][9]~q ))) # (!\SRAM|DataToSRAM~834_combout  & (\tiledRasterizer|shader|cBufferTile0[5][1][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~834_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][9]~q ),
	.datad(\SRAM|DataToSRAM~834_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~835_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~835 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][1][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][1][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~827 (
// Equation(s):
// \SRAM|DataToSRAM~827_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][1][9]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][1][9]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][1][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~827_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~827 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~828 (
// Equation(s):
// \SRAM|DataToSRAM~828_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~827_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][1][9]~q ))) # (!\SRAM|DataToSRAM~827_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][9]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~827_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][1][9]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][9]~q ),
	.datad(\SRAM|DataToSRAM~827_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~828_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~828 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y14_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~831 (
// Equation(s):
// \SRAM|DataToSRAM~831_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][0][9]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][0][9]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][0][9]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~831_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~831 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~832 (
// Equation(s):
// \SRAM|DataToSRAM~832_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~831_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][0][9]~q ))) # (!\SRAM|DataToSRAM~831_combout  & (\tiledRasterizer|shader|cBufferTile0[2][0][9]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~831_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][0][9]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][9]~q ),
	.datad(\SRAM|DataToSRAM~831_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~832_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~832 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][0][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][0][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~829 (
// Equation(s):
// \SRAM|DataToSRAM~829_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][0][9]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][0][9]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][0][9]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~829_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~829 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~830 (
// Equation(s):
// \SRAM|DataToSRAM~830_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~829_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][9]~q ))) # (!\SRAM|DataToSRAM~829_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~829_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][0][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][9]~q ),
	.datad(\SRAM|DataToSRAM~829_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~830_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~830 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~833 (
// Equation(s):
// \SRAM|DataToSRAM~833_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~830_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~832_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~832_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~830_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~833_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~833 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~836 (
// Equation(s):
// \SRAM|DataToSRAM~836_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~833_combout  & (\SRAM|DataToSRAM~835_combout )) # (!\SRAM|DataToSRAM~833_combout  & ((\SRAM|DataToSRAM~828_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~833_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~835_combout ),
	.datac(\SRAM|DataToSRAM~828_combout ),
	.datad(\SRAM|DataToSRAM~833_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~836_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~836 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y14_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y14_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][2][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][2][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y14_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~819 (
// Equation(s):
// \SRAM|DataToSRAM~819_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][2][9]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][2][9]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][2][9]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~819_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~819 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~820 (
// Equation(s):
// \SRAM|DataToSRAM~820_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~819_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][9]~q ))) # (!\SRAM|DataToSRAM~819_combout  & (\tiledRasterizer|shader|cBufferTile0[5][2][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~819_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][2][9]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][9]~q ),
	.datad(\SRAM|DataToSRAM~819_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~820_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~820 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~821 (
// Equation(s):
// \SRAM|DataToSRAM~821_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][2][9]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][9]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~821_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~821 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~822 (
// Equation(s):
// \SRAM|DataToSRAM~822_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~821_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][2][9]~q ))) # (!\SRAM|DataToSRAM~821_combout  & (\tiledRasterizer|shader|cBufferTile0[2][2][9]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~821_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][2][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][9]~q ),
	.datad(\SRAM|DataToSRAM~821_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~822_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~822 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~823 (
// Equation(s):
// \SRAM|DataToSRAM~823_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~820_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~822_combout )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~820_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~822_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~823_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~823 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~824 (
// Equation(s):
// \SRAM|DataToSRAM~824_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][3][9]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][3][9]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~824_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~824 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~825 (
// Equation(s):
// \SRAM|DataToSRAM~825_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~824_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][3][9]~q ))) # (!\SRAM|DataToSRAM~824_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~824_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][3][9]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][9]~q ),
	.datad(\SRAM|DataToSRAM~824_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~825_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~825 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~817 (
// Equation(s):
// \SRAM|DataToSRAM~817_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][3][9]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][3][9]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~817_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~817 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~818 (
// Equation(s):
// \SRAM|DataToSRAM~818_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~817_combout  & (\tiledRasterizer|shader|cBufferTile0[3][3][9]~q )) # (!\SRAM|DataToSRAM~817_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][3][9]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~817_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~817_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~818_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~818 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~826 (
// Equation(s):
// \SRAM|DataToSRAM~826_combout  = (\SRAM|DataToSRAM~823_combout  & (((\SRAM|DataToSRAM~825_combout )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~823_combout  & (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~818_combout ))))

	.dataa(\SRAM|DataToSRAM~823_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~825_combout ),
	.datad(\SRAM|DataToSRAM~818_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~826_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~826 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~837 (
// Equation(s):
// \SRAM|DataToSRAM~837_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~826_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~836_combout ))))

	.dataa(\SRAM|DataToSRAM~836_combout ),
	.datab(\SRAM|DataToSRAM~826_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~837_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~837 .lut_mask = 16'hFC0A;
defparam \SRAM|DataToSRAM~837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y24_N31
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~838 (
// Equation(s):
// \SRAM|DataToSRAM~838_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][6][9]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[2][6][9]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][6][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~838_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~838 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][7][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][7][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y23_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~839 (
// Equation(s):
// \SRAM|DataToSRAM~839_combout  = (\SRAM|DataToSRAM~838_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][9]~q ) # ((!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~838_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][7][9]~q  & 
// \SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~838_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][7][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][9]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~839_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~839 .lut_mask = 16'hD8AA;
defparam \SRAM|DataToSRAM~839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~842 (
// Equation(s):
// \SRAM|DataToSRAM~842_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[4][6][9]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[0][6][9]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][6][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~842_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~842 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~843 (
// Equation(s):
// \SRAM|DataToSRAM~843_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~842_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][7][9]~q ))) # (!\SRAM|DataToSRAM~842_combout  & (\tiledRasterizer|shader|cBufferTile0[0][7][9]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~842_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][7][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][9]~q ),
	.datad(\SRAM|DataToSRAM~842_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~843_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~843 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y19_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~840 (
// Equation(s):
// \SRAM|DataToSRAM~840_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[1][7][9]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[1][6][9]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][7][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][9]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~840_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~840 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~841 (
// Equation(s):
// \SRAM|DataToSRAM~841_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~840_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][9]~q ))) # (!\SRAM|DataToSRAM~840_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][9]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~840_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][6][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][9]~q ),
	.datad(\SRAM|DataToSRAM~840_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~841_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~841 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~844 (
// Equation(s):
// \SRAM|DataToSRAM~844_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1]) # (\SRAM|DataToSRAM~841_combout )))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~843_combout  & (!\SRAM|tilePointerX [1])))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~843_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~841_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~844_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~844 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~845 (
// Equation(s):
// \SRAM|DataToSRAM~845_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[3][7][9]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[3][6][9]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][7][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~845_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~845 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~846 (
// Equation(s):
// \SRAM|DataToSRAM~846_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~845_combout  & (\tiledRasterizer|shader|cBufferTile0[7][7][9]~q )) # (!\SRAM|DataToSRAM~845_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][9]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~845_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~845_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~846_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~846 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~847 (
// Equation(s):
// \SRAM|DataToSRAM~847_combout  = (\SRAM|DataToSRAM~844_combout  & (((\SRAM|DataToSRAM~846_combout ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~844_combout  & (\SRAM|DataToSRAM~839_combout  & (\SRAM|tilePointerX [1])))

	.dataa(\SRAM|DataToSRAM~839_combout ),
	.datab(\SRAM|DataToSRAM~844_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~846_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~847_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~847 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y20_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~807 (
// Equation(s):
// \SRAM|DataToSRAM~807_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[6][4][9]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][4][9]~q )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][4][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][9]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~807_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~807 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~808 (
// Equation(s):
// \SRAM|DataToSRAM~808_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~807_combout  & (\tiledRasterizer|shader|cBufferTile0[7][4][9]~q )) # (!\SRAM|DataToSRAM~807_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][4][9]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~807_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][4][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][9]~q ),
	.datad(\SRAM|DataToSRAM~807_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~808_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~808 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~809 (
// Equation(s):
// \SRAM|DataToSRAM~809_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][5][9]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][5][9]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~809_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~809 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~810 (
// Equation(s):
// \SRAM|DataToSRAM~810_combout  = (\SRAM|DataToSRAM~809_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][9]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~809_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][5][9]~q ))))

	.dataa(\SRAM|DataToSRAM~809_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~810_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~810 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~811 (
// Equation(s):
// \SRAM|DataToSRAM~811_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][4][9]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile0[0][4][9]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][4][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][9]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~811_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~811 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~812 (
// Equation(s):
// \SRAM|DataToSRAM~812_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~811_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][4][9]~q ))) # (!\SRAM|DataToSRAM~811_combout  & (\tiledRasterizer|shader|cBufferTile0[2][4][9]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~811_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][4][9]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][9]~q ),
	.datad(\SRAM|DataToSRAM~811_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~812_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~812 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~813 (
// Equation(s):
// \SRAM|DataToSRAM~813_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\SRAM|DataToSRAM~810_combout )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~812_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~810_combout ),
	.datad(\SRAM|DataToSRAM~812_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~813_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~813 .lut_mask = 16'hB9A8;
defparam \SRAM|DataToSRAM~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder_combout  = \SW[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~814 (
// Equation(s):
// \SRAM|DataToSRAM~814_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][5][9]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][5][9]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~814_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~814 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][9] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y16_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~815 (
// Equation(s):
// \SRAM|DataToSRAM~815_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~814_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][9]~q ))) # (!\SRAM|DataToSRAM~814_combout  & (\tiledRasterizer|shader|cBufferTile0[5][5][9]~q )))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~814_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~814_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][9]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][9]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~815_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~815 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~816 (
// Equation(s):
// \SRAM|DataToSRAM~816_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~813_combout  & ((\SRAM|DataToSRAM~815_combout ))) # (!\SRAM|DataToSRAM~813_combout  & (\SRAM|DataToSRAM~808_combout )))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~813_combout ))))

	.dataa(\SRAM|DataToSRAM~808_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~813_combout ),
	.datad(\SRAM|DataToSRAM~815_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~816_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~816 .lut_mask = 16'hF838;
defparam \SRAM|DataToSRAM~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~848 (
// Equation(s):
// \SRAM|DataToSRAM~848_combout  = (\SRAM|DataToSRAM~837_combout  & ((\SRAM|DataToSRAM~847_combout ) # ((!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~837_combout  & (((\SRAM|tilePointerY [2] & \SRAM|DataToSRAM~816_combout ))))

	.dataa(\SRAM|DataToSRAM~837_combout ),
	.datab(\SRAM|DataToSRAM~847_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~816_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~848_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~848 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~849 (
// Equation(s):
// \SRAM|DataToSRAM~849_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~806_combout )) # (!\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~848_combout )))

	.dataa(gnd),
	.datab(\SRAM|DataToSRAM~806_combout ),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(\SRAM|DataToSRAM~848_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~849_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~849 .lut_mask = 16'hCFC0;
defparam \SRAM|DataToSRAM~849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N19
dffeas \SRAM|DataToSRAM[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~849_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[9] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X100_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~912 (
// Equation(s):
// \SRAM|DataToSRAM~912_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[4][2][10]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][2][10]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][2][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][10]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~912_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~912 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~913 (
// Equation(s):
// \SRAM|DataToSRAM~913_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~912_combout  & (\tiledRasterizer|shader|cBufferTile0[4][3][10]~q )) # (!\SRAM|DataToSRAM~912_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][3][10]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~912_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~912_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][3][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~913_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~913 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y14_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y14_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~916 (
// Equation(s):
// \SRAM|DataToSRAM~916_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][0][10]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][10]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][0][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~916_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~916 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~917 (
// Equation(s):
// \SRAM|DataToSRAM~917_combout  = (\SRAM|DataToSRAM~916_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][1][10]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~916_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][10]~q ))))

	.dataa(\SRAM|DataToSRAM~916_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~917_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~917 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~914 (
// Equation(s):
// \SRAM|DataToSRAM~914_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][5][10]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][4][10]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~914_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~914 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~915 (
// Equation(s):
// \SRAM|DataToSRAM~915_combout  = (\SRAM|DataToSRAM~914_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][5][10]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~914_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][4][10]~q ))))

	.dataa(\SRAM|DataToSRAM~914_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~915_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~915 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y20_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~918 (
// Equation(s):
// \SRAM|DataToSRAM~918_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1]) # (\SRAM|DataToSRAM~915_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~917_combout  & (!\SRAM|tilePointerY [1])))

	.dataa(\SRAM|DataToSRAM~917_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~915_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~918_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~918 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~919 (
// Equation(s):
// \SRAM|DataToSRAM~919_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][7][10]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][6][10]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][7][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~919_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~919 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~920 (
// Equation(s):
// \SRAM|DataToSRAM~920_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~919_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][7][10]~q ))) # (!\SRAM|DataToSRAM~919_combout  & (\tiledRasterizer|shader|cBufferTile0[4][6][10]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~919_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][6][10]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][10]~q ),
	.datad(\SRAM|DataToSRAM~919_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~920_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~920 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~921 (
// Equation(s):
// \SRAM|DataToSRAM~921_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~918_combout  & ((\SRAM|DataToSRAM~920_combout ))) # (!\SRAM|DataToSRAM~918_combout  & (\SRAM|DataToSRAM~913_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~918_combout ))))

	.dataa(\SRAM|DataToSRAM~913_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~918_combout ),
	.datad(\SRAM|DataToSRAM~920_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~921_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~921 .lut_mask = 16'hF838;
defparam \SRAM|DataToSRAM~921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~902 (
// Equation(s):
// \SRAM|DataToSRAM~902_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][2][10]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[2][2][10]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][2][10]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~902_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~902 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~903 (
// Equation(s):
// \SRAM|DataToSRAM~903_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~902_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][3][10]~q ))) # (!\SRAM|DataToSRAM~902_combout  & (\tiledRasterizer|shader|cBufferTile0[2][3][10]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~902_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][3][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][10]~q ),
	.datad(\SRAM|DataToSRAM~902_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~903_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~903 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y23_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][6][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y23_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~909 (
// Equation(s):
// \SRAM|DataToSRAM~909_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][7][10]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[2][6][10]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][7][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~909_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~909 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~910 (
// Equation(s):
// \SRAM|DataToSRAM~910_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~909_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][10]~q ))) # (!\SRAM|DataToSRAM~909_combout  & (\tiledRasterizer|shader|cBufferTile0[6][6][10]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~909_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][6][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][10]~q ),
	.datad(\SRAM|DataToSRAM~909_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~910_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~910 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~904 (
// Equation(s):
// \SRAM|DataToSRAM~904_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][5][10]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][4][10]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~904_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~904 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~905 (
// Equation(s):
// \SRAM|DataToSRAM~905_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~904_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][10]~q )) # (!\SRAM|DataToSRAM~904_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][4][10]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~904_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~904_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~905_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~905 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~906 (
// Equation(s):
// \SRAM|DataToSRAM~906_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][0][10]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[2][0][10]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][0][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~906_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~906 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~907 (
// Equation(s):
// \SRAM|DataToSRAM~907_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~906_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][10]~q ))) # (!\SRAM|DataToSRAM~906_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][10]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~906_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][1][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][10]~q ),
	.datad(\SRAM|DataToSRAM~906_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~907_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~907 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~908 (
// Equation(s):
// \SRAM|DataToSRAM~908_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\SRAM|DataToSRAM~905_combout )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~907_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~905_combout ),
	.datad(\SRAM|DataToSRAM~907_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~908_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~908 .lut_mask = 16'hB9A8;
defparam \SRAM|DataToSRAM~908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~911 (
// Equation(s):
// \SRAM|DataToSRAM~911_combout  = (\SRAM|DataToSRAM~908_combout  & (((\SRAM|DataToSRAM~910_combout ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~908_combout  & (\SRAM|DataToSRAM~903_combout  & ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~903_combout ),
	.datab(\SRAM|DataToSRAM~910_combout ),
	.datac(\SRAM|DataToSRAM~908_combout ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~911_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~911 .lut_mask = 16'hCAF0;
defparam \SRAM|DataToSRAM~911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~922 (
// Equation(s):
// \SRAM|DataToSRAM~922_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~911_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~921_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~921_combout ),
	.datac(\SRAM|DataToSRAM~911_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~922_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~922 .lut_mask = 16'hFA44;
defparam \SRAM|DataToSRAM~922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~930 (
// Equation(s):
// \SRAM|DataToSRAM~930_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[7][3][10]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[7][2][10]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][3][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~930_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~930 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y18_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~931 (
// Equation(s):
// \SRAM|DataToSRAM~931_combout  = (\SRAM|DataToSRAM~930_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][10]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~930_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][6][10]~q ))))

	.dataa(\SRAM|DataToSRAM~930_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~931_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~931 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~923 (
// Equation(s):
// \SRAM|DataToSRAM~923_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[7][1][10]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[7][0][10]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][1][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~923_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~923 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y20_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~924 (
// Equation(s):
// \SRAM|DataToSRAM~924_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~923_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][10]~q ))) # (!\SRAM|DataToSRAM~923_combout  & (\tiledRasterizer|shader|cBufferTile0[7][4][10]~q )))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~923_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~923_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][4][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~924_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~924 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~925 (
// Equation(s):
// \SRAM|DataToSRAM~925_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[3][6][10]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[3][2][10]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~925_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~925 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~926 (
// Equation(s):
// \SRAM|DataToSRAM~926_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~925_combout  & (\tiledRasterizer|shader|cBufferTile0[3][7][10]~q )) # (!\SRAM|DataToSRAM~925_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][3][10]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~925_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~925_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][3][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~926_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~926 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~927 (
// Equation(s):
// \SRAM|DataToSRAM~927_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][4][10]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][0][10]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~927_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~927 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~928 (
// Equation(s):
// \SRAM|DataToSRAM~928_combout  = (\SRAM|DataToSRAM~927_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][10]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~927_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][1][10]~q ))))

	.dataa(\SRAM|DataToSRAM~927_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][1][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~928_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~928 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~929 (
// Equation(s):
// \SRAM|DataToSRAM~929_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~926_combout )) # (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~928_combout )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~926_combout ),
	.datad(\SRAM|DataToSRAM~928_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~929_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~929 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~932 (
// Equation(s):
// \SRAM|DataToSRAM~932_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~929_combout  & (\SRAM|DataToSRAM~931_combout )) # (!\SRAM|DataToSRAM~929_combout  & ((\SRAM|DataToSRAM~924_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~929_combout ))))

	.dataa(\SRAM|DataToSRAM~931_combout ),
	.datab(\SRAM|DataToSRAM~924_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~929_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~932_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~932 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~894 (
// Equation(s):
// \SRAM|DataToSRAM~894_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[1][3][10]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[1][1][10]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][3][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~894_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~894 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~895 (
// Equation(s):
// \SRAM|DataToSRAM~895_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~894_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][3][10]~q ))) # (!\SRAM|DataToSRAM~894_combout  & (\tiledRasterizer|shader|cBufferTile0[5][1][10]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~894_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][3][10]~q ),
	.datad(\SRAM|DataToSRAM~894_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~895_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~895 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~896 (
// Equation(s):
// \SRAM|DataToSRAM~896_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][2][10]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][0][10]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][2][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][10]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~896_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~896 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~897 (
// Equation(s):
// \SRAM|DataToSRAM~897_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~896_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][2][10]~q ))) # (!\SRAM|DataToSRAM~896_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][10]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~896_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][0][10]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][2][10]~q ),
	.datad(\SRAM|DataToSRAM~896_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~897_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~897 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~898 (
// Equation(s):
// \SRAM|DataToSRAM~898_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~895_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~897_combout )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~895_combout ),
	.datad(\SRAM|DataToSRAM~897_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~898_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~898 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y19_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y16_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~899 (
// Equation(s):
// \SRAM|DataToSRAM~899_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][5][10]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][5][10]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~899_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~899 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~900 (
// Equation(s):
// \SRAM|DataToSRAM~900_combout  = (\SRAM|DataToSRAM~899_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][7][10]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~899_combout  & (\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][7][10]~q )))

	.dataa(\SRAM|DataToSRAM~899_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][7][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~900_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~900 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~892 (
// Equation(s):
// \SRAM|DataToSRAM~892_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][4][10]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][4][10]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~892_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~892 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~893 (
// Equation(s):
// \SRAM|DataToSRAM~893_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~892_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][10]~q )) # (!\SRAM|DataToSRAM~892_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][6][10]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~892_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][10]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][10]~q ),
	.datad(\SRAM|DataToSRAM~892_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~893_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~893 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~901 (
// Equation(s):
// \SRAM|DataToSRAM~901_combout  = (\SRAM|DataToSRAM~898_combout  & ((\SRAM|DataToSRAM~900_combout ) # ((!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~898_combout  & (((\SRAM|tilePointerY [2] & \SRAM|DataToSRAM~893_combout ))))

	.dataa(\SRAM|DataToSRAM~898_combout ),
	.datab(\SRAM|DataToSRAM~900_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~893_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~901_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~901 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~933 (
// Equation(s):
// \SRAM|DataToSRAM~933_combout  = (\SRAM|DataToSRAM~922_combout  & ((\SRAM|DataToSRAM~932_combout ) # ((!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~922_combout  & (((\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~901_combout ))))

	.dataa(\SRAM|DataToSRAM~922_combout ),
	.datab(\SRAM|DataToSRAM~932_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~901_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~933_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~933 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N21
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][0][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][0][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~874 (
// Equation(s):
// \SRAM|DataToSRAM~874_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile1[1][0][10]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[0][0][10]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][0][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~874_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~874 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~875 (
// Equation(s):
// \SRAM|DataToSRAM~875_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~874_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][0][10]~q ))) # (!\SRAM|DataToSRAM~874_combout  & (\tiledRasterizer|shader|cBufferTile1[2][0][10]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~874_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][0][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][10]~q ),
	.datad(\SRAM|DataToSRAM~874_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~875_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~875 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~872 (
// Equation(s):
// \SRAM|DataToSRAM~872_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][0][10]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][0][10]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][0][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~872_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~872 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~873 (
// Equation(s):
// \SRAM|DataToSRAM~873_combout  = (\SRAM|DataToSRAM~872_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][0][10]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~872_combout  & (\tiledRasterizer|shader|cBufferTile1[5][0][10]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][0][10]~q ),
	.datab(\SRAM|DataToSRAM~872_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][10]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~873_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~873 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~876 (
// Equation(s):
// \SRAM|DataToSRAM~876_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~873_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~875_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~875_combout ),
	.datad(\SRAM|DataToSRAM~873_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~876_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~876 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][1][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][1][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][1][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][1][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~870 (
// Equation(s):
// \SRAM|DataToSRAM~870_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][1][10]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][1][10]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][1][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~870_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~870 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~871 (
// Equation(s):
// \SRAM|DataToSRAM~871_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~870_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][1][10]~q ))) # (!\SRAM|DataToSRAM~870_combout  & (\tiledRasterizer|shader|cBufferTile1[2][1][10]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~870_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][1][10]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][10]~q ),
	.datad(\SRAM|DataToSRAM~870_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~871_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~871 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][1][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][1][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~877 (
// Equation(s):
// \SRAM|DataToSRAM~877_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[6][1][10]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][1][10]~q )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][1][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][10]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~877_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~877 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~878 (
// Equation(s):
// \SRAM|DataToSRAM~878_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~877_combout  & (\tiledRasterizer|shader|cBufferTile1[7][1][10]~q )) # (!\SRAM|DataToSRAM~877_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][1][10]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~877_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~877_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][1][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~878_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~878 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~879 (
// Equation(s):
// \SRAM|DataToSRAM~879_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~876_combout  & ((\SRAM|DataToSRAM~878_combout ))) # (!\SRAM|DataToSRAM~876_combout  & (\SRAM|DataToSRAM~871_combout )))) # (!\SRAM|tilePointerY [0] & 
// (\SRAM|DataToSRAM~876_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~876_combout ),
	.datac(\SRAM|DataToSRAM~871_combout ),
	.datad(\SRAM|DataToSRAM~878_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~879_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~879 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y19_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~867 (
// Equation(s):
// \SRAM|DataToSRAM~867_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][5][10]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][5][10]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~867_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~867 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~868 (
// Equation(s):
// \SRAM|DataToSRAM~868_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~867_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][10]~q ))) # (!\SRAM|DataToSRAM~867_combout  & (\tiledRasterizer|shader|cBufferTile1[5][5][10]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~867_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][5][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][10]~q ),
	.datad(\SRAM|DataToSRAM~867_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~868_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~868 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~864 (
// Equation(s):
// \SRAM|DataToSRAM~864_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][4][10]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][4][10]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~864_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~864 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~865 (
// Equation(s):
// \SRAM|DataToSRAM~865_combout  = (\SRAM|DataToSRAM~864_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][4][10]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~864_combout  & (\tiledRasterizer|shader|cBufferTile1[2][4][10]~q  & 
// ((\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][4][10]~q ),
	.datab(\SRAM|DataToSRAM~864_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][4][10]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~865_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~865 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~862 (
// Equation(s):
// \SRAM|DataToSRAM~862_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][5][10]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][5][10]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~862_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~862 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~863 (
// Equation(s):
// \SRAM|DataToSRAM~863_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~862_combout  & (\tiledRasterizer|shader|cBufferTile1[3][5][10]~q )) # (!\SRAM|DataToSRAM~862_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][5][10]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~862_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~862_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~863_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~863 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~866 (
// Equation(s):
// \SRAM|DataToSRAM~866_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\SRAM|DataToSRAM~863_combout )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~865_combout )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~865_combout ),
	.datad(\SRAM|DataToSRAM~863_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~866_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~866 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~860 (
// Equation(s):
// \SRAM|DataToSRAM~860_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][4][10]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][4][10]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][4][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~860_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~860 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~861 (
// Equation(s):
// \SRAM|DataToSRAM~861_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~860_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][4][10]~q ))) # (!\SRAM|DataToSRAM~860_combout  & (\tiledRasterizer|shader|cBufferTile1[5][4][10]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~860_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][10]~q ),
	.datad(\SRAM|DataToSRAM~860_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~861_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~861 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~869 (
// Equation(s):
// \SRAM|DataToSRAM~869_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~866_combout  & (\SRAM|DataToSRAM~868_combout )) # (!\SRAM|DataToSRAM~866_combout  & ((\SRAM|DataToSRAM~861_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~866_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~868_combout ),
	.datac(\SRAM|DataToSRAM~866_combout ),
	.datad(\SRAM|DataToSRAM~861_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~869_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~869 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~880 (
// Equation(s):
// \SRAM|DataToSRAM~880_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~869_combout ))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~879_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~879_combout ),
	.datad(\SRAM|DataToSRAM~869_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~880_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~880 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][7][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][7][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~888 (
// Equation(s):
// \SRAM|DataToSRAM~888_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[3][7][10]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[3][6][10]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][7][10]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][10]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~888_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~888 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][6][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y22_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~889 (
// Equation(s):
// \SRAM|DataToSRAM~889_combout  = (\SRAM|DataToSRAM~888_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][7][10]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~888_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][10]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~888_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][6][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][10]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~889_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~889 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][6][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~881 (
// Equation(s):
// \SRAM|DataToSRAM~881_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[6][6][10]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[2][6][10]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][6][10]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][10]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~881_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~881 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~882 (
// Equation(s):
// \SRAM|DataToSRAM~882_combout  = (\SRAM|DataToSRAM~881_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][7][10]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~881_combout  & (\tiledRasterizer|shader|cBufferTile1[2][7][10]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][7][10]~q ),
	.datab(\SRAM|DataToSRAM~881_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][10]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~882_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~882 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N27
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~883 (
// Equation(s):
// \SRAM|DataToSRAM~883_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[1][7][10]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][6][10]~q )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[1][7][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][10]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~883_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~883 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][6][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][6][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~884 (
// Equation(s):
// \SRAM|DataToSRAM~884_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~883_combout  & (\tiledRasterizer|shader|cBufferTile1[5][7][10]~q )) # (!\SRAM|DataToSRAM~883_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][6][10]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~883_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~883_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][6][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~884_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~884 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~885 (
// Equation(s):
// \SRAM|DataToSRAM~885_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[4][6][10]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[0][6][10]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][6][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~885_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~885 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~886 (
// Equation(s):
// \SRAM|DataToSRAM~886_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~885_combout  & (\tiledRasterizer|shader|cBufferTile1[4][7][10]~q )) # (!\SRAM|DataToSRAM~885_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][7][10]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~885_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~885_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][7][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~886_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~886 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~887 (
// Equation(s):
// \SRAM|DataToSRAM~887_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~884_combout )) # (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~886_combout )))))

	.dataa(\SRAM|DataToSRAM~884_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~886_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~887_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~887 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~890 (
// Equation(s):
// \SRAM|DataToSRAM~890_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~887_combout  & (\SRAM|DataToSRAM~889_combout )) # (!\SRAM|DataToSRAM~887_combout  & ((\SRAM|DataToSRAM~882_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~887_combout ))))

	.dataa(\SRAM|DataToSRAM~889_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~882_combout ),
	.datad(\SRAM|DataToSRAM~887_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~890_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~890 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y23_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y26_N9
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~852 (
// Equation(s):
// \SRAM|DataToSRAM~852_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][2][10]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][2][10]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][2][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][2][10]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~852_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~852 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~853 (
// Equation(s):
// \SRAM|DataToSRAM~853_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~852_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][2][10]~q ))) # (!\SRAM|DataToSRAM~852_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][10]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~852_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][2][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][10]~q ),
	.datad(\SRAM|DataToSRAM~852_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~853_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~853 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N31
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][2][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][2][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y26_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~854 (
// Equation(s):
// \SRAM|DataToSRAM~854_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][2][10]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][2][10]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~854_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~854 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~855 (
// Equation(s):
// \SRAM|DataToSRAM~855_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~854_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][2][10]~q ))) # (!\SRAM|DataToSRAM~854_combout  & (\tiledRasterizer|shader|cBufferTile1[2][2][10]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~854_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][2][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][10]~q ),
	.datad(\SRAM|DataToSRAM~854_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~855_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~855 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~856 (
// Equation(s):
// \SRAM|DataToSRAM~856_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~853_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~855_combout )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~853_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~855_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~856_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~856 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N5
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N15
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N19
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~857 (
// Equation(s):
// \SRAM|DataToSRAM~857_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][10]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][3][10]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][10]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~857_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~857 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~858 (
// Equation(s):
// \SRAM|DataToSRAM~858_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~857_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][3][10]~q ))) # (!\SRAM|DataToSRAM~857_combout  & (\tiledRasterizer|shader|cBufferTile1[5][3][10]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~857_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][3][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][10]~q ),
	.datad(\SRAM|DataToSRAM~857_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~858_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~858 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~850 (
// Equation(s):
// \SRAM|DataToSRAM~850_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][3][10]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][3][10]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][3][10]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][10]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~850_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~850 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][10]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][10]~feeder_combout  = \SW[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][10]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y21_N13
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][10] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~851 (
// Equation(s):
// \SRAM|DataToSRAM~851_combout  = (\SRAM|DataToSRAM~850_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][3][10]~q ) # ((!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~850_combout  & (((\tiledRasterizer|shader|cBufferTile1[2][3][10]~q  & 
// \SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~850_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][3][10]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][10]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~851_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~851 .lut_mask = 16'hD8AA;
defparam \SRAM|DataToSRAM~851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~859 (
// Equation(s):
// \SRAM|DataToSRAM~859_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~856_combout  & (\SRAM|DataToSRAM~858_combout )) # (!\SRAM|DataToSRAM~856_combout  & ((\SRAM|DataToSRAM~851_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (\SRAM|DataToSRAM~856_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~856_combout ),
	.datac(\SRAM|DataToSRAM~858_combout ),
	.datad(\SRAM|DataToSRAM~851_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~859_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~859 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~891 (
// Equation(s):
// \SRAM|DataToSRAM~891_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~880_combout  & (\SRAM|DataToSRAM~890_combout )) # (!\SRAM|DataToSRAM~880_combout  & ((\SRAM|DataToSRAM~859_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (\SRAM|DataToSRAM~880_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~880_combout ),
	.datac(\SRAM|DataToSRAM~890_combout ),
	.datad(\SRAM|DataToSRAM~859_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~891_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~891 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~934 (
// Equation(s):
// \SRAM|DataToSRAM~934_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~891_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~933_combout ))

	.dataa(\SRAM|DataToSRAM~933_combout ),
	.datab(\nextStreamingTileID~0_combout ),
	.datac(\SRAM|DataToSRAM~891_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~934_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~934 .lut_mask = 16'hE2E2;
defparam \SRAM|DataToSRAM~934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N21
dffeas \SRAM|DataToSRAM[10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~934_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[10] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X100_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y19_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y23_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1015 (
// Equation(s):
// \SRAM|DataToSRAM~1015_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][7][11]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][7][11]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][7][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1015_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1015 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1016 (
// Equation(s):
// \SRAM|DataToSRAM~1016_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1015_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][7][11]~q ))) # (!\SRAM|DataToSRAM~1015_combout  & (\tiledRasterizer|shader|cBufferTile0[5][7][11]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1015_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][7][11]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][11]~q ),
	.datad(\SRAM|DataToSRAM~1015_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1016_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1016 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y14_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1012 (
// Equation(s):
// \SRAM|DataToSRAM~1012_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[5][1][11]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][1][11]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][11]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1012_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1012 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1013 (
// Equation(s):
// \SRAM|DataToSRAM~1013_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1012_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][1][11]~q ))) # (!\SRAM|DataToSRAM~1012_combout  & (\tiledRasterizer|shader|cBufferTile0[6][1][11]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1012_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][1][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][11]~q ),
	.datad(\SRAM|DataToSRAM~1012_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1013_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1013 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1010 (
// Equation(s):
// \SRAM|DataToSRAM~1010_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][3][11]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][3][11]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1010_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1010 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1011 (
// Equation(s):
// \SRAM|DataToSRAM~1011_combout  = (\SRAM|DataToSRAM~1010_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][3][11]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~1010_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][3][11]~q ))))

	.dataa(\SRAM|DataToSRAM~1010_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1011_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1011 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1014 (
// Equation(s):
// \SRAM|DataToSRAM~1014_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2]) # (\SRAM|DataToSRAM~1011_combout )))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1013_combout  & (!\SRAM|tilePointerY [2])))

	.dataa(\SRAM|DataToSRAM~1013_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~1011_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1014_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1014 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~1014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1008 (
// Equation(s):
// \SRAM|DataToSRAM~1008_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][5][11]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[4][5][11]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1008_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1008 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y17_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1009 (
// Equation(s):
// \SRAM|DataToSRAM~1009_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1008_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][5][11]~q ))) # (!\SRAM|DataToSRAM~1008_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][11]~q )))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1008_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1008_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1009_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1009 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~1009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1017 (
// Equation(s):
// \SRAM|DataToSRAM~1017_combout  = (\SRAM|DataToSRAM~1014_combout  & ((\SRAM|DataToSRAM~1016_combout ) # ((!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~1014_combout  & (((\SRAM|tilePointerY [2] & \SRAM|DataToSRAM~1009_combout ))))

	.dataa(\SRAM|DataToSRAM~1016_combout ),
	.datab(\SRAM|DataToSRAM~1014_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~1009_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1017_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1017 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~1017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~977 (
// Equation(s):
// \SRAM|DataToSRAM~977_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][5][11]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][1][11]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~977_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~977 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~978 (
// Equation(s):
// \SRAM|DataToSRAM~978_combout  = (\SRAM|DataToSRAM~977_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][7][11]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~977_combout  & (\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][3][11]~q )))

	.dataa(\SRAM|DataToSRAM~977_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][7][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~978_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~978 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y16_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][7][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][7][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~984 (
// Equation(s):
// \SRAM|DataToSRAM~984_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][5][11]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][1][11]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~984_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~984 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~985 (
// Equation(s):
// \SRAM|DataToSRAM~985_combout  = (\SRAM|DataToSRAM~984_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][7][11]~q ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~984_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][3][11]~q  & 
// \SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][7][11]~q ),
	.datab(\SRAM|DataToSRAM~984_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][11]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~985_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~985 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y22_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~979 (
// Equation(s):
// \SRAM|DataToSRAM~979_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][3][11]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[2][1][11]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][1][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~979_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~979 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y22_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y22_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~980 (
// Equation(s):
// \SRAM|DataToSRAM~980_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~979_combout  & (\tiledRasterizer|shader|cBufferTile0[2][7][11]~q )) # (!\SRAM|DataToSRAM~979_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][5][11]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~979_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~979_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~980_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~980 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][3][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~981 (
// Equation(s):
// \SRAM|DataToSRAM~981_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[0][3][11]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[0][1][11]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][3][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][11]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~981_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~981 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~982 (
// Equation(s):
// \SRAM|DataToSRAM~982_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~981_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][7][11]~q ))) # (!\SRAM|DataToSRAM~981_combout  & (\tiledRasterizer|shader|cBufferTile0[0][5][11]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~981_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][5][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][11]~q ),
	.datad(\SRAM|DataToSRAM~981_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~982_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~982 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~983 (
// Equation(s):
// \SRAM|DataToSRAM~983_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~980_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~982_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~980_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~982_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~983_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~983 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~986 (
// Equation(s):
// \SRAM|DataToSRAM~986_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~983_combout  & ((\SRAM|DataToSRAM~985_combout ))) # (!\SRAM|DataToSRAM~983_combout  & (\SRAM|DataToSRAM~978_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~983_combout ))))

	.dataa(\SRAM|DataToSRAM~978_combout ),
	.datab(\SRAM|DataToSRAM~985_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~983_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~986_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~986 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~997 (
// Equation(s):
// \SRAM|DataToSRAM~997_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][4][11]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][0][11]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~997_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~997 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~998 (
// Equation(s):
// \SRAM|DataToSRAM~998_combout  = (\SRAM|DataToSRAM~997_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][6][11]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~997_combout  & (\tiledRasterizer|shader|cBufferTile0[1][2][11]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][2][11]~q ),
	.datab(\SRAM|DataToSRAM~997_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][11]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~998_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~998 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y20_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y21_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y14_N21
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y21_N9
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~999 (
// Equation(s):
// \SRAM|DataToSRAM~999_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][2][11]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[2][0][11]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~999_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~999 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1000 (
// Equation(s):
// \SRAM|DataToSRAM~1000_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~999_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][6][11]~q ))) # (!\SRAM|DataToSRAM~999_combout  & (\tiledRasterizer|shader|cBufferTile0[2][4][11]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~999_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][4][11]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][11]~q ),
	.datad(\SRAM|DataToSRAM~999_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1000_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1000 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1001 (
// Equation(s):
// \SRAM|DataToSRAM~1001_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][11]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][0][11]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][2][11]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][11]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1001_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1001 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1002 (
// Equation(s):
// \SRAM|DataToSRAM~1002_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1001_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][6][11]~q ))) # (!\SRAM|DataToSRAM~1001_combout  & (\tiledRasterizer|shader|cBufferTile0[0][4][11]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1001_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][4][11]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][11]~q ),
	.datad(\SRAM|DataToSRAM~1001_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1002_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1002 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y17_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1003 (
// Equation(s):
// \SRAM|DataToSRAM~1003_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1000_combout ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((!\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~1002_combout ))))

	.dataa(\SRAM|DataToSRAM~1000_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1002_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1003_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1003 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~1003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1004 (
// Equation(s):
// \SRAM|DataToSRAM~1004_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][4][11]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][0][11]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1004_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1004 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1005 (
// Equation(s):
// \SRAM|DataToSRAM~1005_combout  = (\SRAM|DataToSRAM~1004_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][6][11]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~1004_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][11]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~1004_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][2][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][11]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1005_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1005 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~1005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1006 (
// Equation(s):
// \SRAM|DataToSRAM~1006_combout  = (\SRAM|DataToSRAM~1003_combout  & (((\SRAM|DataToSRAM~1005_combout ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~1003_combout  & (\SRAM|DataToSRAM~998_combout  & (\SRAM|tilePointerX [0])))

	.dataa(\SRAM|DataToSRAM~998_combout ),
	.datab(\SRAM|DataToSRAM~1003_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1005_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1006_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1006 .lut_mask = 16'hEC2C;
defparam \SRAM|DataToSRAM~1006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~994 (
// Equation(s):
// \SRAM|DataToSRAM~994_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[7][4][11]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][0][11]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~994_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~994 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y17_N3
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y17_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~995 (
// Equation(s):
// \SRAM|DataToSRAM~995_combout  = (\SRAM|DataToSRAM~994_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][6][11]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~994_combout  & (\tiledRasterizer|shader|cBufferTile0[7][2][11]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~994_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][2][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][11]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~995_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~995 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][2][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][2][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y14_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~987 (
// Equation(s):
// \SRAM|DataToSRAM~987_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[6][2][11]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[6][0][11]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][2][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~987_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~987 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~988 (
// Equation(s):
// \SRAM|DataToSRAM~988_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~987_combout  & (\tiledRasterizer|shader|cBufferTile0[6][6][11]~q )) # (!\SRAM|DataToSRAM~987_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][4][11]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~987_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~987_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~988_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~988 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~991 (
// Equation(s):
// \SRAM|DataToSRAM~991_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[4][2][11]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[4][0][11]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][2][11]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][11]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~991_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~991 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~992 (
// Equation(s):
// \SRAM|DataToSRAM~992_combout  = (\SRAM|DataToSRAM~991_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][6][11]~q ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~991_combout  & (\tiledRasterizer|shader|cBufferTile0[4][4][11]~q  & 
// ((\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~991_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][4][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][11]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~992_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~992 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~989 (
// Equation(s):
// \SRAM|DataToSRAM~989_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[5][4][11]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[5][0][11]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~989_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~989 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~990 (
// Equation(s):
// \SRAM|DataToSRAM~990_combout  = (\SRAM|DataToSRAM~989_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][6][11]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~989_combout  & (\tiledRasterizer|shader|cBufferTile0[5][2][11]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][2][11]~q ),
	.datab(\SRAM|DataToSRAM~989_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][11]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~990_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~990 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~993 (
// Equation(s):
// \SRAM|DataToSRAM~993_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~990_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~992_combout ))))

	.dataa(\SRAM|DataToSRAM~992_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~990_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~993_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~993 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~996 (
// Equation(s):
// \SRAM|DataToSRAM~996_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~993_combout  & (\SRAM|DataToSRAM~995_combout )) # (!\SRAM|DataToSRAM~993_combout  & ((\SRAM|DataToSRAM~988_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~993_combout ))))

	.dataa(\SRAM|DataToSRAM~995_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~988_combout ),
	.datad(\SRAM|DataToSRAM~993_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~996_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~996 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1007 (
// Equation(s):
// \SRAM|DataToSRAM~1007_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0]) # (\SRAM|DataToSRAM~996_combout )))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1006_combout  & (!\SRAM|tilePointerY [0])))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1006_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~996_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1007_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1007 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~1007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1018 (
// Equation(s):
// \SRAM|DataToSRAM~1018_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1007_combout  & (\SRAM|DataToSRAM~1017_combout )) # (!\SRAM|DataToSRAM~1007_combout  & ((\SRAM|DataToSRAM~986_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~1007_combout ))))

	.dataa(\SRAM|DataToSRAM~1017_combout ),
	.datab(\SRAM|DataToSRAM~986_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~1007_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1018_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1018 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~1018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~937 (
// Equation(s):
// \SRAM|DataToSRAM~937_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[2][5][11]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[2][4][11]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][5][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][4][11]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~937_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~937 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~938 (
// Equation(s):
// \SRAM|DataToSRAM~938_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~937_combout  & (\tiledRasterizer|shader|cBufferTile1[6][5][11]~q )) # (!\SRAM|DataToSRAM~937_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][4][11]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~937_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~937_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][5][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~938_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~938 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][0][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][0][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N19
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~939 (
// Equation(s):
// \SRAM|DataToSRAM~939_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[6][0][11]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[2][0][11]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][0][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~939_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~939 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][1][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][1][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~940 (
// Equation(s):
// \SRAM|DataToSRAM~940_combout  = (\SRAM|DataToSRAM~939_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][1][11]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~939_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][1][11]~q ))))

	.dataa(\SRAM|DataToSRAM~939_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][1][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][1][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~940_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~940 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~941 (
// Equation(s):
// \SRAM|DataToSRAM~941_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~938_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~940_combout )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~938_combout ),
	.datad(\SRAM|DataToSRAM~940_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~941_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~941 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][7][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][7][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~942 (
// Equation(s):
// \SRAM|DataToSRAM~942_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][7][11]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[2][6][11]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][7][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~942_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~942 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~943 (
// Equation(s):
// \SRAM|DataToSRAM~943_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~942_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][7][11]~q ))) # (!\SRAM|DataToSRAM~942_combout  & (\tiledRasterizer|shader|cBufferTile1[6][6][11]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~942_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][6][11]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][11]~q ),
	.datad(\SRAM|DataToSRAM~942_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~943_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~943 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~935 (
// Equation(s):
// \SRAM|DataToSRAM~935_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][11]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][2][11]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][2][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~935_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~935 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~936 (
// Equation(s):
// \SRAM|DataToSRAM~936_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~935_combout  & (\tiledRasterizer|shader|cBufferTile1[6][3][11]~q )) # (!\SRAM|DataToSRAM~935_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][3][11]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~935_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][11]~q ),
	.datad(\SRAM|DataToSRAM~935_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~936_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~936 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~944 (
// Equation(s):
// \SRAM|DataToSRAM~944_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~941_combout  & (\SRAM|DataToSRAM~943_combout )) # (!\SRAM|DataToSRAM~941_combout  & ((\SRAM|DataToSRAM~936_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (\SRAM|DataToSRAM~941_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~941_combout ),
	.datac(\SRAM|DataToSRAM~943_combout ),
	.datad(\SRAM|DataToSRAM~936_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~944_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~944 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][4][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~966 (
// Equation(s):
// \SRAM|DataToSRAM~966_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[7][1][11]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[7][0][11]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][1][11]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][11]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~966_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~966 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~967 (
// Equation(s):
// \SRAM|DataToSRAM~967_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~966_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][11]~q ))) # (!\SRAM|DataToSRAM~966_combout  & (\tiledRasterizer|shader|cBufferTile1[7][4][11]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~966_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][4][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][11]~q ),
	.datad(\SRAM|DataToSRAM~966_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~967_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~967 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y23_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y25_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][3][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~973 (
// Equation(s):
// \SRAM|DataToSRAM~973_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[7][3][11]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[7][2][11]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][3][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~973_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~973 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N15
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~974 (
// Equation(s):
// \SRAM|DataToSRAM~974_combout  = (\SRAM|DataToSRAM~973_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][7][11]~q ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~973_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][11]~q  & 
// ((\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~973_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][6][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][11]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~974_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~974 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][6][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][6][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~968 (
// Equation(s):
// \SRAM|DataToSRAM~968_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[3][6][11]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][2][11]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][6][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][11]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~968_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~968 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~969 (
// Equation(s):
// \SRAM|DataToSRAM~969_combout  = (\SRAM|DataToSRAM~968_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][7][11]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~968_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][3][11]~q ))))

	.dataa(\SRAM|DataToSRAM~968_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~969_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~969 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~970 (
// Equation(s):
// \SRAM|DataToSRAM~970_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][4][11]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[3][0][11]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[3][4][11]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~970_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~970 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~971 (
// Equation(s):
// \SRAM|DataToSRAM~971_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~970_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][5][11]~q ))) # (!\SRAM|DataToSRAM~970_combout  & (\tiledRasterizer|shader|cBufferTile1[3][1][11]~q )))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~970_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~970_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~971_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~971 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~972 (
// Equation(s):
// \SRAM|DataToSRAM~972_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~969_combout )) # (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~971_combout )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~969_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~971_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~972_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~972 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~975 (
// Equation(s):
// \SRAM|DataToSRAM~975_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~972_combout  & ((\SRAM|DataToSRAM~974_combout ))) # (!\SRAM|DataToSRAM~972_combout  & (\SRAM|DataToSRAM~967_combout )))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~972_combout ))))

	.dataa(\SRAM|DataToSRAM~967_combout ),
	.datab(\SRAM|DataToSRAM~974_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~972_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~975_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~975 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y27_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N15
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~945 (
// Equation(s):
// \SRAM|DataToSRAM~945_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][11]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][4][11]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][4][11]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~945_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~945 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~946 (
// Equation(s):
// \SRAM|DataToSRAM~946_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~945_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][6][11]~q ))) # (!\SRAM|DataToSRAM~945_combout  & (\tiledRasterizer|shader|cBufferTile1[1][6][11]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~945_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][6][11]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][11]~q ),
	.datad(\SRAM|DataToSRAM~945_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~946_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~946 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~947 (
// Equation(s):
// \SRAM|DataToSRAM~947_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[1][3][11]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[1][1][11]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~947_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~947 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y24_N31
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~948 (
// Equation(s):
// \SRAM|DataToSRAM~948_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~947_combout  & (\tiledRasterizer|shader|cBufferTile1[5][3][11]~q )) # (!\SRAM|DataToSRAM~947_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][1][11]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~947_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~947_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][3][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][1][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~948_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~948 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][0][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][0][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N31
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~949 (
// Equation(s):
// \SRAM|DataToSRAM~949_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[1][2][11]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[1][0][11]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~949_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~949 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~950 (
// Equation(s):
// \SRAM|DataToSRAM~950_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~949_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][2][11]~q ))) # (!\SRAM|DataToSRAM~949_combout  & (\tiledRasterizer|shader|cBufferTile1[5][0][11]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~949_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][0][11]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][2][11]~q ),
	.datad(\SRAM|DataToSRAM~949_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~950_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~950 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y25_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~951 (
// Equation(s):
// \SRAM|DataToSRAM~951_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~948_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~950_combout )))))

	.dataa(\SRAM|DataToSRAM~948_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~950_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~951_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~951 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~952 (
// Equation(s):
// \SRAM|DataToSRAM~952_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[5][5][11]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[1][5][11]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][5][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~952_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~952 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~953 (
// Equation(s):
// \SRAM|DataToSRAM~953_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~952_combout  & (\tiledRasterizer|shader|cBufferTile1[5][7][11]~q )) # (!\SRAM|DataToSRAM~952_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][7][11]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~952_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~952_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][7][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~953_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~953 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~954 (
// Equation(s):
// \SRAM|DataToSRAM~954_combout  = (\SRAM|DataToSRAM~951_combout  & (((\SRAM|DataToSRAM~953_combout ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~951_combout  & (\SRAM|DataToSRAM~946_combout  & ((\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~946_combout ),
	.datab(\SRAM|DataToSRAM~951_combout ),
	.datac(\SRAM|DataToSRAM~953_combout ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~954_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~954 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y26_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~955 (
// Equation(s):
// \SRAM|DataToSRAM~955_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[4][2][11]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[0][2][11]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][2][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~955_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~955 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][3][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][3][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~956 (
// Equation(s):
// \SRAM|DataToSRAM~956_combout  = (\SRAM|DataToSRAM~955_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][3][11]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~955_combout  & (\tiledRasterizer|shader|cBufferTile1[0][3][11]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~955_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][3][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~956_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~956 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~957 (
// Equation(s):
// \SRAM|DataToSRAM~957_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][5][11]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[0][4][11]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~957_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~957 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~958 (
// Equation(s):
// \SRAM|DataToSRAM~958_combout  = (\SRAM|DataToSRAM~957_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][5][11]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~957_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][4][11]~q ))))

	.dataa(\SRAM|DataToSRAM~957_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][11]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][11]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~958_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~958 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][1][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][1][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N19
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][0][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][0][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N31
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~959 (
// Equation(s):
// \SRAM|DataToSRAM~959_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[4][0][11]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[0][0][11]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][0][11]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~959_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~959 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~960 (
// Equation(s):
// \SRAM|DataToSRAM~960_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~959_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][1][11]~q ))) # (!\SRAM|DataToSRAM~959_combout  & (\tiledRasterizer|shader|cBufferTile1[0][1][11]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~959_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][1][11]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][11]~q ),
	.datad(\SRAM|DataToSRAM~959_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~960_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~960 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~961 (
// Equation(s):
// \SRAM|DataToSRAM~961_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\SRAM|DataToSRAM~958_combout )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~960_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~958_combout ),
	.datad(\SRAM|DataToSRAM~960_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~961_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~961 .lut_mask = 16'hB9A8;
defparam \SRAM|DataToSRAM~961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][6][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][6][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][11]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][11]~feeder_combout  = \SW[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[11]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][11]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~962 (
// Equation(s):
// \SRAM|DataToSRAM~962_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[0][7][11]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[0][6][11]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][7][11]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][11]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~962_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~962 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][11] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~963 (
// Equation(s):
// \SRAM|DataToSRAM~963_combout  = (\SRAM|DataToSRAM~962_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][7][11]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~962_combout  & (\tiledRasterizer|shader|cBufferTile1[4][6][11]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[4][6][11]~q ),
	.datab(\SRAM|DataToSRAM~962_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][11]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~963_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~963 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~964 (
// Equation(s):
// \SRAM|DataToSRAM~964_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~961_combout  & ((\SRAM|DataToSRAM~963_combout ))) # (!\SRAM|DataToSRAM~961_combout  & (\SRAM|DataToSRAM~956_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~961_combout ))))

	.dataa(\SRAM|DataToSRAM~956_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|DataToSRAM~961_combout ),
	.datad(\SRAM|DataToSRAM~963_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~964_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~964 .lut_mask = 16'hF838;
defparam \SRAM|DataToSRAM~964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~965 (
// Equation(s):
// \SRAM|DataToSRAM~965_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~954_combout )) # (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~964_combout )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~954_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~964_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~965_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~965 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~976 (
// Equation(s):
// \SRAM|DataToSRAM~976_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~965_combout  & ((\SRAM|DataToSRAM~975_combout ))) # (!\SRAM|DataToSRAM~965_combout  & (\SRAM|DataToSRAM~944_combout )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~965_combout ))))

	.dataa(\SRAM|DataToSRAM~944_combout ),
	.datab(\SRAM|DataToSRAM~975_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~965_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~976_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~976 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1019 (
// Equation(s):
// \SRAM|DataToSRAM~1019_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~976_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~1018_combout ))

	.dataa(gnd),
	.datab(\nextStreamingTileID~0_combout ),
	.datac(\SRAM|DataToSRAM~1018_combout ),
	.datad(\SRAM|DataToSRAM~976_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1019_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1019 .lut_mask = 16'hFC30;
defparam \SRAM|DataToSRAM~1019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N23
dffeas \SRAM|DataToSRAM[11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~1019_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[11] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1066 (
// Equation(s):
// \SRAM|DataToSRAM~1066_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][4][12]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][4][12]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1066_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1066 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1067 (
// Equation(s):
// \SRAM|DataToSRAM~1067_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1066_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][4][12]~q ))) # (!\SRAM|DataToSRAM~1066_combout  & (\tiledRasterizer|shader|cBufferTile0[2][4][12]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1066_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][4][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][12]~q ),
	.datad(\SRAM|DataToSRAM~1066_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1067_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1067 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1064 (
// Equation(s):
// \SRAM|DataToSRAM~1064_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][5][12]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][5][12]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1064_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1064 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y16_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1065 (
// Equation(s):
// \SRAM|DataToSRAM~1065_combout  = (\SRAM|DataToSRAM~1064_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][12]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~1064_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][5][12]~q ))))

	.dataa(\SRAM|DataToSRAM~1064_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1065_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1065 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1068 (
// Equation(s):
// \SRAM|DataToSRAM~1068_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\SRAM|DataToSRAM~1065_combout )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1067_combout )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~1067_combout ),
	.datad(\SRAM|DataToSRAM~1065_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1068_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1068 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y20_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1062 (
// Equation(s):
// \SRAM|DataToSRAM~1062_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][4][12]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][4][12]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1062_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1062 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1063 (
// Equation(s):
// \SRAM|DataToSRAM~1063_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1062_combout  & (\tiledRasterizer|shader|cBufferTile0[7][4][12]~q )) # (!\SRAM|DataToSRAM~1062_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][4][12]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1062_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][4][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][12]~q ),
	.datad(\SRAM|DataToSRAM~1062_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1063_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1063 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y21_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y17_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1069 (
// Equation(s):
// \SRAM|DataToSRAM~1069_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][5][12]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][5][12]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1069_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1069 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1070 (
// Equation(s):
// \SRAM|DataToSRAM~1070_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1069_combout  & (\tiledRasterizer|shader|cBufferTile0[7][5][12]~q )) # (!\SRAM|DataToSRAM~1069_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][5][12]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1069_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][5][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][12]~q ),
	.datad(\SRAM|DataToSRAM~1069_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1070_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1070 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1071 (
// Equation(s):
// \SRAM|DataToSRAM~1071_combout  = (\SRAM|DataToSRAM~1068_combout  & (((\SRAM|DataToSRAM~1070_combout ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~1068_combout  & (\SRAM|DataToSRAM~1063_combout  & (\SRAM|tilePointerX [2])))

	.dataa(\SRAM|DataToSRAM~1068_combout ),
	.datab(\SRAM|DataToSRAM~1063_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1070_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1071_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1071 .lut_mask = 16'hEA4A;
defparam \SRAM|DataToSRAM~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1100 (
// Equation(s):
// \SRAM|DataToSRAM~1100_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[3][7][12]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[3][6][12]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][7][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1100_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1100 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y18_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1101 (
// Equation(s):
// \SRAM|DataToSRAM~1101_combout  = (\SRAM|DataToSRAM~1100_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][12]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~1100_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[7][6][12]~q ))))

	.dataa(\SRAM|DataToSRAM~1100_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][6][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1101_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1101 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y23_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y21_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][6][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][6][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y24_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1093 (
// Equation(s):
// \SRAM|DataToSRAM~1093_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][6][12]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[2][6][12]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][6][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1093_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1093 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1094 (
// Equation(s):
// \SRAM|DataToSRAM~1094_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1093_combout  & (\tiledRasterizer|shader|cBufferTile0[6][7][12]~q )) # (!\SRAM|DataToSRAM~1093_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][7][12]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~1093_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][7][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][12]~q ),
	.datad(\SRAM|DataToSRAM~1093_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1094_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1094 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][7][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][7][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1097 (
// Equation(s):
// \SRAM|DataToSRAM~1097_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][6][12]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[0][6][12]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][6][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][12]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1097_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1097 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1098 (
// Equation(s):
// \SRAM|DataToSRAM~1098_combout  = (\SRAM|DataToSRAM~1097_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][7][12]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~1097_combout  & (\tiledRasterizer|shader|cBufferTile0[0][7][12]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][7][12]~q ),
	.datab(\SRAM|DataToSRAM~1097_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][12]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1098_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1098 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][7][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][7][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1095 (
// Equation(s):
// \SRAM|DataToSRAM~1095_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[1][7][12]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[1][6][12]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][7][12]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][12]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1095_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1095 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1096 (
// Equation(s):
// \SRAM|DataToSRAM~1096_combout  = (\SRAM|DataToSRAM~1095_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][7][12]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~1095_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][12]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][12]~q ),
	.datab(\SRAM|DataToSRAM~1095_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][12]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1096_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1096 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1099 (
// Equation(s):
// \SRAM|DataToSRAM~1099_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1096_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1098_combout ))))

	.dataa(\SRAM|DataToSRAM~1098_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1096_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1099_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1099 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y18_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1102 (
// Equation(s):
// \SRAM|DataToSRAM~1102_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1099_combout  & (\SRAM|DataToSRAM~1101_combout )) # (!\SRAM|DataToSRAM~1099_combout  & ((\SRAM|DataToSRAM~1094_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~1099_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1101_combout ),
	.datac(\SRAM|DataToSRAM~1094_combout ),
	.datad(\SRAM|DataToSRAM~1099_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1102_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1102 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1086 (
// Equation(s):
// \SRAM|DataToSRAM~1086_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][0][12]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][0][12]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][0][12]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][12]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1086_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1086 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y14_N17
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1087 (
// Equation(s):
// \SRAM|DataToSRAM~1087_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1086_combout  & (\tiledRasterizer|shader|cBufferTile0[3][0][12]~q )) # (!\SRAM|DataToSRAM~1086_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][0][12]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1086_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1086_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][0][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1087_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1087 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][0][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][0][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1084 (
// Equation(s):
// \SRAM|DataToSRAM~1084_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][0][12]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][0][12]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][0][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][12]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1084_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1084 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][0][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][0][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1085 (
// Equation(s):
// \SRAM|DataToSRAM~1085_combout  = (\SRAM|DataToSRAM~1084_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][0][12]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~1084_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][0][12]~q ))))

	.dataa(\SRAM|DataToSRAM~1084_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][0][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1085_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1085 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1088 (
// Equation(s):
// \SRAM|DataToSRAM~1088_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1085_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1087_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1087_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1085_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1088_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1088 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1089 (
// Equation(s):
// \SRAM|DataToSRAM~1089_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][1][12]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][1][12]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][1][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][12]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1089_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1089 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1090 (
// Equation(s):
// \SRAM|DataToSRAM~1090_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1089_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][1][12]~q ))) # (!\SRAM|DataToSRAM~1089_combout  & (\tiledRasterizer|shader|cBufferTile0[5][1][12]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1089_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][12]~q ),
	.datad(\SRAM|DataToSRAM~1089_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1090_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1090 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N7
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][1][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][1][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1082 (
// Equation(s):
// \SRAM|DataToSRAM~1082_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][1][12]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][1][12]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][1][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1082_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1082 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1083 (
// Equation(s):
// \SRAM|DataToSRAM~1083_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1082_combout  & (\tiledRasterizer|shader|cBufferTile0[3][1][12]~q )) # (!\SRAM|DataToSRAM~1082_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][1][12]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1082_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1082_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][1][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1083_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1083 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1091 (
// Equation(s):
// \SRAM|DataToSRAM~1091_combout  = (\SRAM|DataToSRAM~1088_combout  & (((\SRAM|DataToSRAM~1090_combout )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~1088_combout  & (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1083_combout ))))

	.dataa(\SRAM|DataToSRAM~1088_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~1090_combout ),
	.datad(\SRAM|DataToSRAM~1083_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1091_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1091 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1074 (
// Equation(s):
// \SRAM|DataToSRAM~1074_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][2][12]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][2][12]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][2][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][2][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1074_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1074 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1075 (
// Equation(s):
// \SRAM|DataToSRAM~1075_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1074_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][12]~q ))) # (!\SRAM|DataToSRAM~1074_combout  & (\tiledRasterizer|shader|cBufferTile0[5][2][12]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1074_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][2][12]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][12]~q ),
	.datad(\SRAM|DataToSRAM~1074_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1075_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1075 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1076 (
// Equation(s):
// \SRAM|DataToSRAM~1076_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][2][12]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][12]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1076_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1076 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1077 (
// Equation(s):
// \SRAM|DataToSRAM~1077_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1076_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][2][12]~q ))) # (!\SRAM|DataToSRAM~1076_combout  & (\tiledRasterizer|shader|cBufferTile0[2][2][12]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1076_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][2][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][12]~q ),
	.datad(\SRAM|DataToSRAM~1076_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1077_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1077 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1078 (
// Equation(s):
// \SRAM|DataToSRAM~1078_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1075_combout )) # (!\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1077_combout )))))

	.dataa(\SRAM|DataToSRAM~1075_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1077_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1078_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1078 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1072 (
// Equation(s):
// \SRAM|DataToSRAM~1072_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][3][12]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][3][12]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][3][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][12]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1072_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1072 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y16_N27
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y16_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1073 (
// Equation(s):
// \SRAM|DataToSRAM~1073_combout  = (\SRAM|DataToSRAM~1072_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][3][12]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~1072_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][3][12]~q ))))

	.dataa(\SRAM|DataToSRAM~1072_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1073_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1073 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][3][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y17_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1079 (
// Equation(s):
// \SRAM|DataToSRAM~1079_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][3][12]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][3][12]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1079_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1079 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N1
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1080 (
// Equation(s):
// \SRAM|DataToSRAM~1080_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1079_combout  & (\tiledRasterizer|shader|cBufferTile0[7][3][12]~q )) # (!\SRAM|DataToSRAM~1079_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][3][12]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1079_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1079_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1080_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1080 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1081 (
// Equation(s):
// \SRAM|DataToSRAM~1081_combout  = (\SRAM|DataToSRAM~1078_combout  & (((\SRAM|DataToSRAM~1080_combout )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~1078_combout  & (\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1073_combout )))

	.dataa(\SRAM|DataToSRAM~1078_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~1073_combout ),
	.datad(\SRAM|DataToSRAM~1080_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1081_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1081 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1092 (
// Equation(s):
// \SRAM|DataToSRAM~1092_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\SRAM|DataToSRAM~1081_combout )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1091_combout )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~1091_combout ),
	.datad(\SRAM|DataToSRAM~1081_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1092_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1092 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1103 (
// Equation(s):
// \SRAM|DataToSRAM~1103_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1092_combout  & ((\SRAM|DataToSRAM~1102_combout ))) # (!\SRAM|DataToSRAM~1092_combout  & (\SRAM|DataToSRAM~1071_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~1092_combout ))))

	.dataa(\SRAM|DataToSRAM~1071_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~1102_combout ),
	.datad(\SRAM|DataToSRAM~1092_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1103_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1103 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1051 (
// Equation(s):
// \SRAM|DataToSRAM~1051_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile1[5][5][12]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[4][5][12]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1051_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1051 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1052 (
// Equation(s):
// \SRAM|DataToSRAM~1052_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1051_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][12]~q ))) # (!\SRAM|DataToSRAM~1051_combout  & (\tiledRasterizer|shader|cBufferTile1[6][5][12]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1051_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][5][12]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][12]~q ),
	.datad(\SRAM|DataToSRAM~1051_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1052_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1052 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][7][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][7][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1058 (
// Equation(s):
// \SRAM|DataToSRAM~1058_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][7][12]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][7][12]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][7][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1058_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1058 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1059 (
// Equation(s):
// \SRAM|DataToSRAM~1059_combout  = (\SRAM|DataToSRAM~1058_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][7][12]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~1058_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][7][12]~q ))))

	.dataa(\SRAM|DataToSRAM~1058_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][7][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1059_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1059 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N5
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1053 (
// Equation(s):
// \SRAM|DataToSRAM~1053_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][3][12]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][3][12]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1053_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1053 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][3][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1054 (
// Equation(s):
// \SRAM|DataToSRAM~1054_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1053_combout  & (\tiledRasterizer|shader|cBufferTile1[7][3][12]~q )) # (!\SRAM|DataToSRAM~1053_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][3][12]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1053_combout ))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1053_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1054_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1054 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y24_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1055 (
// Equation(s):
// \SRAM|DataToSRAM~1055_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[5][1][12]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile1[4][1][12]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][1][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][12]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1055_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1055 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1056 (
// Equation(s):
// \SRAM|DataToSRAM~1056_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1055_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][1][12]~q ))) # (!\SRAM|DataToSRAM~1055_combout  & (\tiledRasterizer|shader|cBufferTile1[6][1][12]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1055_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][1][12]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][12]~q ),
	.datad(\SRAM|DataToSRAM~1055_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1056_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1056 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1057 (
// Equation(s):
// \SRAM|DataToSRAM~1057_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\SRAM|DataToSRAM~1054_combout )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1056_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~1054_combout ),
	.datad(\SRAM|DataToSRAM~1056_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1057_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1057 .lut_mask = 16'hB9A8;
defparam \SRAM|DataToSRAM~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1060 (
// Equation(s):
// \SRAM|DataToSRAM~1060_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1057_combout  & ((\SRAM|DataToSRAM~1059_combout ))) # (!\SRAM|DataToSRAM~1057_combout  & (\SRAM|DataToSRAM~1052_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~1057_combout ))))

	.dataa(\SRAM|DataToSRAM~1052_combout ),
	.datab(\SRAM|DataToSRAM~1059_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~1057_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1060_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1060 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1030 (
// Equation(s):
// \SRAM|DataToSRAM~1030_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][5][12]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][1][12]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1030_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1030 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y23_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1031 (
// Equation(s):
// \SRAM|DataToSRAM~1031_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1030_combout  & (\tiledRasterizer|shader|cBufferTile1[1][7][12]~q )) # (!\SRAM|DataToSRAM~1030_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][3][12]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1030_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1030_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][7][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1031_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1031 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1037 (
// Equation(s):
// \SRAM|DataToSRAM~1037_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][5][12]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[3][1][12]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1037_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1037 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y19_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1038 (
// Equation(s):
// \SRAM|DataToSRAM~1038_combout  = (\SRAM|DataToSRAM~1037_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][7][12]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~1037_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][3][12]~q ))))

	.dataa(\SRAM|DataToSRAM~1037_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1038_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1038 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1034 (
// Equation(s):
// \SRAM|DataToSRAM~1034_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][3][12]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[0][1][12]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1034_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1034 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1035 (
// Equation(s):
// \SRAM|DataToSRAM~1035_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1034_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][7][12]~q ))) # (!\SRAM|DataToSRAM~1034_combout  & (\tiledRasterizer|shader|cBufferTile1[0][5][12]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1034_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][5][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][7][12]~q ),
	.datad(\SRAM|DataToSRAM~1034_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1035_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1035 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][3][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][3][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1032 (
// Equation(s):
// \SRAM|DataToSRAM~1032_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][3][12]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[2][1][12]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][1][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][3][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1032_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1032 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1033 (
// Equation(s):
// \SRAM|DataToSRAM~1033_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1032_combout  & (\tiledRasterizer|shader|cBufferTile1[2][7][12]~q )) # (!\SRAM|DataToSRAM~1032_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][5][12]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1032_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~1032_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][7][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1033_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1033 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1036 (
// Equation(s):
// \SRAM|DataToSRAM~1036_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1033_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1035_combout ))))

	.dataa(\SRAM|DataToSRAM~1035_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~1033_combout ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1036_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1036 .lut_mask = 16'hFC22;
defparam \SRAM|DataToSRAM~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1039 (
// Equation(s):
// \SRAM|DataToSRAM~1039_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1036_combout  & ((\SRAM|DataToSRAM~1038_combout ))) # (!\SRAM|DataToSRAM~1036_combout  & (\SRAM|DataToSRAM~1031_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~1036_combout ))))

	.dataa(\SRAM|DataToSRAM~1031_combout ),
	.datab(\SRAM|DataToSRAM~1038_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1036_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1039_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1039 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][2][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N5
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1047 (
// Equation(s):
// \SRAM|DataToSRAM~1047_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[3][4][12]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[3][0][12]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1047_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1047 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1048 (
// Equation(s):
// \SRAM|DataToSRAM~1048_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1047_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][6][12]~q ))) # (!\SRAM|DataToSRAM~1047_combout  & (\tiledRasterizer|shader|cBufferTile1[3][2][12]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1047_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][2][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][12]~q ),
	.datad(\SRAM|DataToSRAM~1047_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1048_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1048 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y27_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][4][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][4][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y27_N5
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y27_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1040 (
// Equation(s):
// \SRAM|DataToSRAM~1040_combout  = (\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][4][12]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\tiledRasterizer|shader|cBufferTile1[1][0][12]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[1][4][12]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][12]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1040_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1040 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1041 (
// Equation(s):
// \SRAM|DataToSRAM~1041_combout  = (\SRAM|DataToSRAM~1040_combout  & (((\tiledRasterizer|shader|cBufferTile1[1][6][12]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~1040_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][2][12]~q ))))

	.dataa(\SRAM|DataToSRAM~1040_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1041_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1041 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y23_N5
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N31
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][2][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1042 (
// Equation(s):
// \SRAM|DataToSRAM~1042_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[2][2][12]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][0][12]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][2][12]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][12]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1042_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1042 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1043 (
// Equation(s):
// \SRAM|DataToSRAM~1043_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1042_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][6][12]~q ))) # (!\SRAM|DataToSRAM~1042_combout  & (\tiledRasterizer|shader|cBufferTile1[2][4][12]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1042_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][4][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][12]~q ),
	.datad(\SRAM|DataToSRAM~1042_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1043_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1043 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][2][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1044 (
// Equation(s):
// \SRAM|DataToSRAM~1044_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[0][2][12]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[0][0][12]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][2][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1044_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1044 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1045 (
// Equation(s):
// \SRAM|DataToSRAM~1045_combout  = (\SRAM|DataToSRAM~1044_combout  & (((\tiledRasterizer|shader|cBufferTile1[0][6][12]~q ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~1044_combout  & (\tiledRasterizer|shader|cBufferTile1[0][4][12]~q  & 
// ((\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][4][12]~q ),
	.datab(\SRAM|DataToSRAM~1044_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][12]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1045_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1045 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1046 (
// Equation(s):
// \SRAM|DataToSRAM~1046_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1043_combout ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((!\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~1045_combout ))))

	.dataa(\SRAM|DataToSRAM~1043_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1045_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1046_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1046 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1049 (
// Equation(s):
// \SRAM|DataToSRAM~1049_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1046_combout  & (\SRAM|DataToSRAM~1048_combout )) # (!\SRAM|DataToSRAM~1046_combout  & ((\SRAM|DataToSRAM~1041_combout ))))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~1046_combout ))))

	.dataa(\SRAM|DataToSRAM~1048_combout ),
	.datab(\SRAM|DataToSRAM~1041_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1046_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1049_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1049 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1050 (
// Equation(s):
// \SRAM|DataToSRAM~1050_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1039_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1049_combout )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1039_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~1049_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1050_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1050 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y24_N21
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1024 (
// Equation(s):
// \SRAM|DataToSRAM~1024_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[4][2][12]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][0][12]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][2][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1024_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1024 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y21_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1025 (
// Equation(s):
// \SRAM|DataToSRAM~1025_combout  = (\SRAM|DataToSRAM~1024_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][6][12]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~1024_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][4][12]~q ))))

	.dataa(\SRAM|DataToSRAM~1024_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][6][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1025_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1025 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y26_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1022 (
// Equation(s):
// \SRAM|DataToSRAM~1022_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[5][4][12]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[5][0][12]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1022_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1022 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1023 (
// Equation(s):
// \SRAM|DataToSRAM~1023_combout  = (\SRAM|DataToSRAM~1022_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][6][12]~q ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~1022_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][12]~q  & 
// ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~1022_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][2][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][12]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1023_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1023 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~1023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1026 (
// Equation(s):
// \SRAM|DataToSRAM~1026_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1]) # (\SRAM|DataToSRAM~1023_combout )))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1025_combout  & (!\SRAM|tilePointerX [1])))

	.dataa(\SRAM|DataToSRAM~1025_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~1023_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1026_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1026 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1020 (
// Equation(s):
// \SRAM|DataToSRAM~1020_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][12]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[6][0][12]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1020_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1020 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1021 (
// Equation(s):
// \SRAM|DataToSRAM~1021_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1020_combout  & (\tiledRasterizer|shader|cBufferTile1[6][6][12]~q )) # (!\SRAM|DataToSRAM~1020_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][4][12]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1020_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][6][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][4][12]~q ),
	.datad(\SRAM|DataToSRAM~1020_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1021_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1021 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][2][12]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][2][12]~feeder_combout  = \SW[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][12]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N17
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N25
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N21
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y24_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][12] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1027 (
// Equation(s):
// \SRAM|DataToSRAM~1027_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[7][4][12]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[7][0][12]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][12]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][12]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1027_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1027 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1028 (
// Equation(s):
// \SRAM|DataToSRAM~1028_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1027_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][6][12]~q ))) # (!\SRAM|DataToSRAM~1027_combout  & (\tiledRasterizer|shader|cBufferTile1[7][2][12]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1027_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][2][12]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][6][12]~q ),
	.datad(\SRAM|DataToSRAM~1027_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1028_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1028 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1029 (
// Equation(s):
// \SRAM|DataToSRAM~1029_combout  = (\SRAM|DataToSRAM~1026_combout  & (((\SRAM|DataToSRAM~1028_combout )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~1026_combout  & (\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1021_combout )))

	.dataa(\SRAM|DataToSRAM~1026_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~1021_combout ),
	.datad(\SRAM|DataToSRAM~1028_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1029_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1029 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1061 (
// Equation(s):
// \SRAM|DataToSRAM~1061_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1050_combout  & (\SRAM|DataToSRAM~1060_combout )) # (!\SRAM|DataToSRAM~1050_combout  & ((\SRAM|DataToSRAM~1029_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~1050_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1060_combout ),
	.datac(\SRAM|DataToSRAM~1050_combout ),
	.datad(\SRAM|DataToSRAM~1029_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1061_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1061 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1104 (
// Equation(s):
// \SRAM|DataToSRAM~1104_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~1061_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~1103_combout ))

	.dataa(\SRAM|DataToSRAM~1103_combout ),
	.datab(\SRAM|DataToSRAM~1061_combout ),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1104_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1104 .lut_mask = 16'hCACA;
defparam \SRAM|DataToSRAM~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N1
dffeas \SRAM|DataToSRAM[12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~1104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[12] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y22_N7
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y22_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1105 (
// Equation(s):
// \SRAM|DataToSRAM~1105_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][3][13]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][3][13]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][3][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1105_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1105 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1106 (
// Equation(s):
// \SRAM|DataToSRAM~1106_combout  = (\SRAM|DataToSRAM~1105_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][3][13]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~1105_combout  & (\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[2][3][13]~q )))

	.dataa(\SRAM|DataToSRAM~1105_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1106_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1106 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1112 (
// Equation(s):
// \SRAM|DataToSRAM~1112_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][13]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][3][13]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][13]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1112_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1112 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y26_N17
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y25_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][3][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][3][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y26_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1113 (
// Equation(s):
// \SRAM|DataToSRAM~1113_combout  = (\SRAM|DataToSRAM~1112_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][3][13]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~1112_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][3][13]~q ))))

	.dataa(\SRAM|DataToSRAM~1112_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][3][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1113_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1113 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1109 (
// Equation(s):
// \SRAM|DataToSRAM~1109_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][2][13]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][2][13]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1109_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1109 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1110 (
// Equation(s):
// \SRAM|DataToSRAM~1110_combout  = (\SRAM|DataToSRAM~1109_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][2][13]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~1109_combout  & (\tiledRasterizer|shader|cBufferTile1[2][2][13]~q  & 
// ((\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][2][13]~q ),
	.datab(\SRAM|DataToSRAM~1109_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][13]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1110_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1110 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1107 (
// Equation(s):
// \SRAM|DataToSRAM~1107_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][2][13]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][2][13]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][2][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][2][13]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1107_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1107 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][2][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][2][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1108 (
// Equation(s):
// \SRAM|DataToSRAM~1108_combout  = (\SRAM|DataToSRAM~1107_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][2][13]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~1107_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][2][13]~q ))))

	.dataa(\SRAM|DataToSRAM~1107_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][2][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1108_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1108 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1111 (
// Equation(s):
// \SRAM|DataToSRAM~1111_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1108_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1110_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1110_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1108_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1111_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1111 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1114 (
// Equation(s):
// \SRAM|DataToSRAM~1114_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1111_combout  & ((\SRAM|DataToSRAM~1113_combout ))) # (!\SRAM|DataToSRAM~1111_combout  & (\SRAM|DataToSRAM~1106_combout )))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~1111_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1106_combout ),
	.datac(\SRAM|DataToSRAM~1113_combout ),
	.datad(\SRAM|DataToSRAM~1111_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1114_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1114 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][7][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][7][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N31
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y23_N31
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1136 (
// Equation(s):
// \SRAM|DataToSRAM~1136_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[6][6][13]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[2][6][13]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][6][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1136_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1136 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1137 (
// Equation(s):
// \SRAM|DataToSRAM~1137_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1136_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][7][13]~q ))) # (!\SRAM|DataToSRAM~1136_combout  & (\tiledRasterizer|shader|cBufferTile1[2][7][13]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~1136_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][7][13]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][13]~q ),
	.datad(\SRAM|DataToSRAM~1136_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1137_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1137 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N23
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1140 (
// Equation(s):
// \SRAM|DataToSRAM~1140_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[4][6][13]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[0][6][13]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][6][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1140_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1140 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1141 (
// Equation(s):
// \SRAM|DataToSRAM~1141_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1140_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][7][13]~q ))) # (!\SRAM|DataToSRAM~1140_combout  & (\tiledRasterizer|shader|cBufferTile1[0][7][13]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~1140_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][7][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][13]~q ),
	.datad(\SRAM|DataToSRAM~1140_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1141_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1141 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1138 (
// Equation(s):
// \SRAM|DataToSRAM~1138_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[1][7][13]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[1][6][13]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][7][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1138_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1138 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1139 (
// Equation(s):
// \SRAM|DataToSRAM~1139_combout  = (\SRAM|DataToSRAM~1138_combout  & (((\tiledRasterizer|shader|cBufferTile1[5][7][13]~q ) # (!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~1138_combout  & (\tiledRasterizer|shader|cBufferTile1[5][6][13]~q  & 
// ((\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|DataToSRAM~1138_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][6][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][13]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1139_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1139 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1142 (
// Equation(s):
// \SRAM|DataToSRAM~1142_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1139_combout ))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1141_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~1141_combout ),
	.datad(\SRAM|DataToSRAM~1139_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1142_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1142 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N29
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][7][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][7][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y18_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1143 (
// Equation(s):
// \SRAM|DataToSRAM~1143_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[3][7][13]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[3][6][13]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][7][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1143_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1143 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1144 (
// Equation(s):
// \SRAM|DataToSRAM~1144_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1143_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][13]~q ))) # (!\SRAM|DataToSRAM~1143_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][13]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1143_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[7][6][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][13]~q ),
	.datad(\SRAM|DataToSRAM~1143_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1144_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1144 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1145 (
// Equation(s):
// \SRAM|DataToSRAM~1145_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1142_combout  & ((\SRAM|DataToSRAM~1144_combout ))) # (!\SRAM|DataToSRAM~1142_combout  & (\SRAM|DataToSRAM~1137_combout )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~1142_combout ))))

	.dataa(\SRAM|DataToSRAM~1137_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~1142_combout ),
	.datad(\SRAM|DataToSRAM~1144_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1145_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1145 .lut_mask = 16'hF838;
defparam \SRAM|DataToSRAM~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1122 (
// Equation(s):
// \SRAM|DataToSRAM~1122_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][5][13]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][5][13]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][5][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][13]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1122_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1122 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1123 (
// Equation(s):
// \SRAM|DataToSRAM~1123_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1122_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][13]~q ))) # (!\SRAM|DataToSRAM~1122_combout  & (\tiledRasterizer|shader|cBufferTile1[5][5][13]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1122_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][5][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][13]~q ),
	.datad(\SRAM|DataToSRAM~1122_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1123_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1123 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y26_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y26_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1119 (
// Equation(s):
// \SRAM|DataToSRAM~1119_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile1[1][4][13]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[0][4][13]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1119_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1119 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1120 (
// Equation(s):
// \SRAM|DataToSRAM~1120_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1119_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][4][13]~q ))) # (!\SRAM|DataToSRAM~1119_combout  & (\tiledRasterizer|shader|cBufferTile1[2][4][13]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1119_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][4][13]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][4][13]~q ),
	.datad(\SRAM|DataToSRAM~1119_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1120_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1120 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1117 (
// Equation(s):
// \SRAM|DataToSRAM~1117_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][5][13]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][5][13]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][5][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1117_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1117 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1118 (
// Equation(s):
// \SRAM|DataToSRAM~1118_combout  = (\SRAM|DataToSRAM~1117_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][5][13]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~1117_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][5][13]~q ))))

	.dataa(\SRAM|DataToSRAM~1117_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1118_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1118 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1121 (
// Equation(s):
// \SRAM|DataToSRAM~1121_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2]) # (\SRAM|DataToSRAM~1118_combout )))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1120_combout  & (!\SRAM|tilePointerX [2])))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1120_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1118_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1121_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1121 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y23_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1115 (
// Equation(s):
// \SRAM|DataToSRAM~1115_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][4][13]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][4][13]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][4][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1115_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1115 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1116 (
// Equation(s):
// \SRAM|DataToSRAM~1116_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1115_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][4][13]~q ))) # (!\SRAM|DataToSRAM~1115_combout  & (\tiledRasterizer|shader|cBufferTile1[5][4][13]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1115_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][4][13]~q ),
	.datad(\SRAM|DataToSRAM~1115_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1116_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1116 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1124 (
// Equation(s):
// \SRAM|DataToSRAM~1124_combout  = (\SRAM|DataToSRAM~1121_combout  & ((\SRAM|DataToSRAM~1123_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~1121_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~1116_combout ))))

	.dataa(\SRAM|DataToSRAM~1123_combout ),
	.datab(\SRAM|DataToSRAM~1121_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1116_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1124_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1124 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1125 (
// Equation(s):
// \SRAM|DataToSRAM~1125_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[1][1][13]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile1[0][1][13]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][1][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1125_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1125 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y18_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1126 (
// Equation(s):
// \SRAM|DataToSRAM~1126_combout  = (\SRAM|DataToSRAM~1125_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][1][13]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~1125_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][1][13]~q ))))

	.dataa(\SRAM|DataToSRAM~1125_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][1][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1126_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1126 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y25_N27
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1132 (
// Equation(s):
// \SRAM|DataToSRAM~1132_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[6][1][13]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][1][13]~q )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][1][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][13]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1132_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1132 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y24_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1133 (
// Equation(s):
// \SRAM|DataToSRAM~1133_combout  = (\SRAM|DataToSRAM~1132_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][1][13]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~1132_combout  & (\tiledRasterizer|shader|cBufferTile1[5][1][13]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|DataToSRAM~1132_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][1][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][13]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1133_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1133 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1127 (
// Equation(s):
// \SRAM|DataToSRAM~1127_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][0][13]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][0][13]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][0][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][13]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1127_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1127 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1128 (
// Equation(s):
// \SRAM|DataToSRAM~1128_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1127_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][0][13]~q ))) # (!\SRAM|DataToSRAM~1127_combout  & (\tiledRasterizer|shader|cBufferTile1[5][0][13]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1127_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][0][13]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][13]~q ),
	.datad(\SRAM|DataToSRAM~1127_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1128_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1128 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1129 (
// Equation(s):
// \SRAM|DataToSRAM~1129_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile1[1][0][13]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile1[0][0][13]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][0][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1129_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1129 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][0][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][0][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1130 (
// Equation(s):
// \SRAM|DataToSRAM~1130_combout  = (\SRAM|DataToSRAM~1129_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][0][13]~q )) # (!\SRAM|tilePointerX [1]))) # (!\SRAM|DataToSRAM~1129_combout  & (\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][0][13]~q ))))

	.dataa(\SRAM|DataToSRAM~1129_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][0][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1130_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1130 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1131 (
// Equation(s):
// \SRAM|DataToSRAM~1131_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1128_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1130_combout  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1128_combout ),
	.datac(\SRAM|DataToSRAM~1130_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1131_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1131 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1134 (
// Equation(s):
// \SRAM|DataToSRAM~1134_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1131_combout  & ((\SRAM|DataToSRAM~1133_combout ))) # (!\SRAM|DataToSRAM~1131_combout  & (\SRAM|DataToSRAM~1126_combout )))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~1131_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1126_combout ),
	.datac(\SRAM|DataToSRAM~1133_combout ),
	.datad(\SRAM|DataToSRAM~1131_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1134_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1134 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1135 (
// Equation(s):
// \SRAM|DataToSRAM~1135_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1124_combout ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1134_combout  & !\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~1124_combout ),
	.datac(\SRAM|DataToSRAM~1134_combout ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1135_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1135 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1146 (
// Equation(s):
// \SRAM|DataToSRAM~1146_combout  = (\SRAM|DataToSRAM~1135_combout  & (((\SRAM|DataToSRAM~1145_combout ) # (!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~1135_combout  & (\SRAM|DataToSRAM~1114_combout  & ((\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~1114_combout ),
	.datab(\SRAM|DataToSRAM~1145_combout ),
	.datac(\SRAM|DataToSRAM~1135_combout ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1146_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1146 .lut_mask = 16'hCAF0;
defparam \SRAM|DataToSRAM~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1149 (
// Equation(s):
// \SRAM|DataToSRAM~1149_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[1][3][13]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[1][1][13]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][3][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1149_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1149 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1150 (
// Equation(s):
// \SRAM|DataToSRAM~1150_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1149_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][13]~q )) # (!\SRAM|DataToSRAM~1149_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][1][13]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1149_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1149_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][3][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][1][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1150_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1150 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1151 (
// Equation(s):
// \SRAM|DataToSRAM~1151_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[1][2][13]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][0][13]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1151_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1151 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1152 (
// Equation(s):
// \SRAM|DataToSRAM~1152_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1151_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][2][13]~q ))) # (!\SRAM|DataToSRAM~1151_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][13]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1151_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][0][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][2][13]~q ),
	.datad(\SRAM|DataToSRAM~1151_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1152_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1152 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1153 (
// Equation(s):
// \SRAM|DataToSRAM~1153_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1150_combout ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~1152_combout  & !\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~1150_combout ),
	.datab(\SRAM|DataToSRAM~1152_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1153_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1153 .lut_mask = 16'hF0AC;
defparam \SRAM|DataToSRAM~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1147 (
// Equation(s):
// \SRAM|DataToSRAM~1147_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[5][4][13]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[1][4][13]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][4][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1147_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1147 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1148 (
// Equation(s):
// \SRAM|DataToSRAM~1148_combout  = (\SRAM|DataToSRAM~1147_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][6][13]~q ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~1147_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][6][13]~q  & 
// \SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][6][13]~q ),
	.datab(\SRAM|DataToSRAM~1147_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][13]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1148_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1148 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1154 (
// Equation(s):
// \SRAM|DataToSRAM~1154_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[5][5][13]~q ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[1][5][13]~q  & !\SRAM|tilePointerY [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][5][13]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][5][13]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1154_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1154 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1155 (
// Equation(s):
// \SRAM|DataToSRAM~1155_combout  = (\SRAM|DataToSRAM~1154_combout  & (((\tiledRasterizer|shader|cBufferTile0[5][7][13]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~1154_combout  & (\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile0[1][7][13]~q )))

	.dataa(\SRAM|DataToSRAM~1154_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][7][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][7][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1155_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1155 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1156 (
// Equation(s):
// \SRAM|DataToSRAM~1156_combout  = (\SRAM|DataToSRAM~1153_combout  & (((\SRAM|DataToSRAM~1155_combout )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~1153_combout  & (\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1148_combout )))

	.dataa(\SRAM|DataToSRAM~1153_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~1148_combout ),
	.datad(\SRAM|DataToSRAM~1155_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1156_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1156 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1185 (
// Equation(s):
// \SRAM|DataToSRAM~1185_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[7][3][13]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[7][2][13]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][3][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1185_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1185 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y18_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1186 (
// Equation(s):
// \SRAM|DataToSRAM~1186_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1185_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][7][13]~q ))) # (!\SRAM|DataToSRAM~1185_combout  & (\tiledRasterizer|shader|cBufferTile0[7][6][13]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1185_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][6][13]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][13]~q ),
	.datad(\SRAM|DataToSRAM~1185_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1186_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1186 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y17_N7
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y17_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1180 (
// Equation(s):
// \SRAM|DataToSRAM~1180_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile0[3][6][13]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile0[3][2][13]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][6][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1180_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1180 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1181 (
// Equation(s):
// \SRAM|DataToSRAM~1181_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1180_combout  & (\tiledRasterizer|shader|cBufferTile0[3][7][13]~q )) # (!\SRAM|DataToSRAM~1180_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][3][13]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1180_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1180_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][7][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][3][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1181_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1181 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][4][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][4][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N23
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1182 (
// Equation(s):
// \SRAM|DataToSRAM~1182_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][4][13]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][0][13]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][4][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1182_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1182 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][1][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][1][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1183 (
// Equation(s):
// \SRAM|DataToSRAM~1183_combout  = (\SRAM|DataToSRAM~1182_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][13]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~1182_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][1][13]~q ))))

	.dataa(\SRAM|DataToSRAM~1182_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][1][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1183_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1183 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1184 (
// Equation(s):
// \SRAM|DataToSRAM~1184_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1181_combout )) # (!\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1183_combout )))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1181_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~1183_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1184_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1184 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y18_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1178 (
// Equation(s):
// \SRAM|DataToSRAM~1178_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[7][1][13]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[7][0][13]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][1][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][13]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1178_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1178 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y24_N17
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y21_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][5][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][5][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y24_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1179 (
// Equation(s):
// \SRAM|DataToSRAM~1179_combout  = (\SRAM|DataToSRAM~1178_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][5][13]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~1178_combout  & (\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][4][13]~q )))

	.dataa(\SRAM|DataToSRAM~1178_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][4][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1179_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1179 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1187 (
// Equation(s):
// \SRAM|DataToSRAM~1187_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1184_combout  & (\SRAM|DataToSRAM~1186_combout )) # (!\SRAM|DataToSRAM~1184_combout  & ((\SRAM|DataToSRAM~1179_combout ))))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~1184_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1186_combout ),
	.datac(\SRAM|DataToSRAM~1184_combout ),
	.datad(\SRAM|DataToSRAM~1179_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1187_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1187 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N27
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y23_N13
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1164 (
// Equation(s):
// \SRAM|DataToSRAM~1164_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][7][13]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[2][6][13]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][7][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1164_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1164 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1165 (
// Equation(s):
// \SRAM|DataToSRAM~1165_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1164_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][13]~q ))) # (!\SRAM|DataToSRAM~1164_combout  & (\tiledRasterizer|shader|cBufferTile0[6][6][13]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1164_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][6][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][7][13]~q ),
	.datad(\SRAM|DataToSRAM~1164_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1165_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1165 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y22_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y22_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1159 (
// Equation(s):
// \SRAM|DataToSRAM~1159_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[2][5][13]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[2][4][13]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][4][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1159_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1159 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y21_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y21_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y21_N5
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y21_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1160 (
// Equation(s):
// \SRAM|DataToSRAM~1160_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1159_combout  & (\tiledRasterizer|shader|cBufferTile0[6][5][13]~q )) # (!\SRAM|DataToSRAM~1159_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][4][13]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1159_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1159_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1160_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1160 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][0][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][0][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y14_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1161 (
// Equation(s):
// \SRAM|DataToSRAM~1161_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][0][13]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[2][0][13]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][0][13]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][13]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1161_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1161 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][1][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][1][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y18_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1162 (
// Equation(s):
// \SRAM|DataToSRAM~1162_combout  = (\SRAM|DataToSRAM~1161_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][1][13]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~1161_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][13]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~1161_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[2][1][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][1][13]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1162_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1162 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1163 (
// Equation(s):
// \SRAM|DataToSRAM~1163_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1160_combout ) # ((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & (((!\SRAM|tilePointerY [1] & \SRAM|DataToSRAM~1162_combout ))))

	.dataa(\SRAM|DataToSRAM~1160_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~1162_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1163_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1163 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y21_N5
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1157 (
// Equation(s):
// \SRAM|DataToSRAM~1157_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][2][13]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile0[2][2][13]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][2][13]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1157_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1157 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N3
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N25
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1158 (
// Equation(s):
// \SRAM|DataToSRAM~1158_combout  = (\SRAM|DataToSRAM~1157_combout  & (((\tiledRasterizer|shader|cBufferTile0[6][3][13]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~1157_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][3][13]~q ))))

	.dataa(\SRAM|DataToSRAM~1157_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][3][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1158_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1158 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1166 (
// Equation(s):
// \SRAM|DataToSRAM~1166_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1163_combout  & (\SRAM|DataToSRAM~1165_combout )) # (!\SRAM|DataToSRAM~1163_combout  & ((\SRAM|DataToSRAM~1158_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~1163_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1165_combout ),
	.datac(\SRAM|DataToSRAM~1163_combout ),
	.datad(\SRAM|DataToSRAM~1158_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1166_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1166 .lut_mask = 16'hDAD0;
defparam \SRAM|DataToSRAM~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1174 (
// Equation(s):
// \SRAM|DataToSRAM~1174_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][7][13]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][6][13]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][7][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1174_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1174 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1175 (
// Equation(s):
// \SRAM|DataToSRAM~1175_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1174_combout  & (\tiledRasterizer|shader|cBufferTile0[4][7][13]~q )) # (!\SRAM|DataToSRAM~1174_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][6][13]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1174_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1174_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][6][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1175_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1175 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y16_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1167 (
// Equation(s):
// \SRAM|DataToSRAM~1167_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile0[4][2][13]~q )) # (!\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][2][13]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[4][2][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][13]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1167_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1167 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1168 (
// Equation(s):
// \SRAM|DataToSRAM~1168_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1167_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][3][13]~q ))) # (!\SRAM|DataToSRAM~1167_combout  & (\tiledRasterizer|shader|cBufferTile0[0][3][13]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~1167_combout ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][3][13]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][13]~q ),
	.datad(\SRAM|DataToSRAM~1167_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1168_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1168 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y14_N21
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N19
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1171 (
// Equation(s):
// \SRAM|DataToSRAM~1171_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][0][13]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][0][13]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][0][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1171_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1171 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y16_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1172 (
// Equation(s):
// \SRAM|DataToSRAM~1172_combout  = (\SRAM|DataToSRAM~1171_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][1][13]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~1171_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][1][13]~q ))))

	.dataa(\SRAM|DataToSRAM~1171_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][1][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1172_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1172 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y17_N9
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[0][5][13]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[0][5][13]~feeder_combout  = \SW[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[0][5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][13]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[0][5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[0][5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][13] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1169 (
// Equation(s):
// \SRAM|DataToSRAM~1169_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[0][5][13]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][4][13]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][13]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[0][5][13]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1169_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1169 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1170 (
// Equation(s):
// \SRAM|DataToSRAM~1170_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1169_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][5][13]~q ))) # (!\SRAM|DataToSRAM~1169_combout  & (\tiledRasterizer|shader|cBufferTile0[4][4][13]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1169_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[4][4][13]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][13]~q ),
	.datad(\SRAM|DataToSRAM~1169_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1170_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1170 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1173 (
// Equation(s):
// \SRAM|DataToSRAM~1173_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1]) # (\SRAM|DataToSRAM~1170_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1172_combout  & (!\SRAM|tilePointerY [1])))

	.dataa(\SRAM|DataToSRAM~1172_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~1170_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1173_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1173 .lut_mask = 16'hCEC2;
defparam \SRAM|DataToSRAM~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1176 (
// Equation(s):
// \SRAM|DataToSRAM~1176_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1173_combout  & (\SRAM|DataToSRAM~1175_combout )) # (!\SRAM|DataToSRAM~1173_combout  & ((\SRAM|DataToSRAM~1168_combout ))))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~1173_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1175_combout ),
	.datac(\SRAM|DataToSRAM~1168_combout ),
	.datad(\SRAM|DataToSRAM~1173_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1176_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1176 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1177 (
// Equation(s):
// \SRAM|DataToSRAM~1177_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1166_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1176_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1166_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~1176_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1177_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1177 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1188 (
// Equation(s):
// \SRAM|DataToSRAM~1188_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1177_combout  & ((\SRAM|DataToSRAM~1187_combout ))) # (!\SRAM|DataToSRAM~1177_combout  & (\SRAM|DataToSRAM~1156_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~1177_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1156_combout ),
	.datac(\SRAM|DataToSRAM~1187_combout ),
	.datad(\SRAM|DataToSRAM~1177_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1188_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1188 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1189 (
// Equation(s):
// \SRAM|DataToSRAM~1189_combout  = (\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~1146_combout )) # (!\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~1188_combout )))

	.dataa(\SRAM|DataToSRAM~1146_combout ),
	.datab(\nextStreamingTileID~0_combout ),
	.datac(\SRAM|DataToSRAM~1188_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1189_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1189 .lut_mask = 16'hB8B8;
defparam \SRAM|DataToSRAM~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N11
dffeas \SRAM|DataToSRAM[13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~1189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[13] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][7][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][7][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N3
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y19_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y19_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][5][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][5][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y19_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1232 (
// Equation(s):
// \SRAM|DataToSRAM~1232_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][5][14]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][1][14]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][1][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1232_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1232 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1233 (
// Equation(s):
// \SRAM|DataToSRAM~1233_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1232_combout  & (\tiledRasterizer|shader|cBufferTile0[1][7][14]~q )) # (!\SRAM|DataToSRAM~1232_combout  & ((\tiledRasterizer|shader|cBufferTile0[1][3][14]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1232_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][7][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][3][14]~q ),
	.datad(\SRAM|DataToSRAM~1232_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1233_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1233 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][7][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][7][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y16_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N19
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y22_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][5][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][5][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1239 (
// Equation(s):
// \SRAM|DataToSRAM~1239_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[3][5][14]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[3][1][14]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[3][5][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1239_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1239 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y16_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1240 (
// Equation(s):
// \SRAM|DataToSRAM~1240_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1239_combout  & (\tiledRasterizer|shader|cBufferTile0[3][7][14]~q )) # (!\SRAM|DataToSRAM~1239_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][3][14]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1239_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][7][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][14]~q ),
	.datad(\SRAM|DataToSRAM~1239_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1240_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1240 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y22_N15
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][3][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][3][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1234 (
// Equation(s):
// \SRAM|DataToSRAM~1234_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[2][3][14]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[2][1][14]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][1][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1234_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1234 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y23_N7
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y22_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][5][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][5][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y22_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1235 (
// Equation(s):
// \SRAM|DataToSRAM~1235_combout  = (\SRAM|DataToSRAM~1234_combout  & (((\tiledRasterizer|shader|cBufferTile0[2][7][14]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~1234_combout  & (\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][5][14]~q ))))

	.dataa(\SRAM|DataToSRAM~1234_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][5][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1235_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1235 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y19_N17
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1236 (
// Equation(s):
// \SRAM|DataToSRAM~1236_combout  = (\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile0[0][3][14]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((\tiledRasterizer|shader|cBufferTile0[0][1][14]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][3][14]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][14]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1236_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1236 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1237 (
// Equation(s):
// \SRAM|DataToSRAM~1237_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1236_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][7][14]~q ))) # (!\SRAM|DataToSRAM~1236_combout  & (\tiledRasterizer|shader|cBufferTile0[0][5][14]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1236_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][5][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][7][14]~q ),
	.datad(\SRAM|DataToSRAM~1236_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1237_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1237 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1238 (
// Equation(s):
// \SRAM|DataToSRAM~1238_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1235_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1237_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1235_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~1237_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1238_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1238 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1241 (
// Equation(s):
// \SRAM|DataToSRAM~1241_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1238_combout  & ((\SRAM|DataToSRAM~1240_combout ))) # (!\SRAM|DataToSRAM~1238_combout  & (\SRAM|DataToSRAM~1233_combout )))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~1238_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1233_combout ),
	.datac(\SRAM|DataToSRAM~1240_combout ),
	.datad(\SRAM|DataToSRAM~1238_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1241_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1241 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1265 (
// Equation(s):
// \SRAM|DataToSRAM~1265_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[6][3][14]~q )) # (!\SRAM|tilePointerX [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][3][14]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][3][14]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][14]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1265_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1265 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N21
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1266 (
// Equation(s):
// \SRAM|DataToSRAM~1266_combout  = (\SRAM|DataToSRAM~1265_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][3][14]~q ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~1265_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][14]~q  & 
// ((\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|DataToSRAM~1265_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][3][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][14]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1266_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1266 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1267 (
// Equation(s):
// \SRAM|DataToSRAM~1267_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[5][1][14]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[4][1][14]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][14]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1267_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1267 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y14_N5
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1268 (
// Equation(s):
// \SRAM|DataToSRAM~1268_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1267_combout  & (\tiledRasterizer|shader|cBufferTile0[7][1][14]~q )) # (!\SRAM|DataToSRAM~1267_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][1][14]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1267_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1267_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][1][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1268_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1268 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1269 (
// Equation(s):
// \SRAM|DataToSRAM~1269_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1266_combout ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & (((!\SRAM|tilePointerY [2] & \SRAM|DataToSRAM~1268_combout ))))

	.dataa(\SRAM|DataToSRAM~1266_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~1268_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1269_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1269 .lut_mask = 16'hCBC8;
defparam \SRAM|DataToSRAM~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y21_N19
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N11
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y16_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][5][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][5][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1263 (
// Equation(s):
// \SRAM|DataToSRAM~1263_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[5][5][14]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[4][5][14]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][5][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1263_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1263 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y17_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1264 (
// Equation(s):
// \SRAM|DataToSRAM~1264_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1263_combout  & (\tiledRasterizer|shader|cBufferTile0[7][5][14]~q )) # (!\SRAM|DataToSRAM~1263_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][5][14]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1263_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][5][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][5][14]~q ),
	.datad(\SRAM|DataToSRAM~1263_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1264_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1264 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1270 (
// Equation(s):
// \SRAM|DataToSRAM~1270_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][7][14]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][7][14]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][7][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1270_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1270 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y19_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y19_N28
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][7][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][7][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y19_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1271 (
// Equation(s):
// \SRAM|DataToSRAM~1271_combout  = (\SRAM|DataToSRAM~1270_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][7][14]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~1270_combout  & (\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[5][7][14]~q ))))

	.dataa(\SRAM|DataToSRAM~1270_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][7][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1271_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1271 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1272 (
// Equation(s):
// \SRAM|DataToSRAM~1272_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1269_combout  & ((\SRAM|DataToSRAM~1271_combout ))) # (!\SRAM|DataToSRAM~1269_combout  & (\SRAM|DataToSRAM~1264_combout )))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|DataToSRAM~1269_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~1269_combout ),
	.datac(\SRAM|DataToSRAM~1264_combout ),
	.datad(\SRAM|DataToSRAM~1271_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1272_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1272 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y17_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y19_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1256 (
// Equation(s):
// \SRAM|DataToSRAM~1256_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][14]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][0][14]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[0][2][14]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][14]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1256_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1256 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1257 (
// Equation(s):
// \SRAM|DataToSRAM~1257_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1256_combout  & ((\tiledRasterizer|shader|cBufferTile0[0][6][14]~q ))) # (!\SRAM|DataToSRAM~1256_combout  & (\tiledRasterizer|shader|cBufferTile0[0][4][14]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1256_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][4][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][14]~q ),
	.datad(\SRAM|DataToSRAM~1256_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1257_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1257 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y22_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][4][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][4][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y21_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y21_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y21_N23
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y21_N1
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1254 (
// Equation(s):
// \SRAM|DataToSRAM~1254_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[2][2][14]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[2][0][14]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][2][14]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][0][14]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1254_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1254 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1255 (
// Equation(s):
// \SRAM|DataToSRAM~1255_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1254_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][6][14]~q ))) # (!\SRAM|DataToSRAM~1254_combout  & (\tiledRasterizer|shader|cBufferTile0[2][4][14]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1254_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][4][14]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][14]~q ),
	.datad(\SRAM|DataToSRAM~1254_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1255_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1255 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1258 (
// Equation(s):
// \SRAM|DataToSRAM~1258_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\SRAM|DataToSRAM~1255_combout )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1257_combout )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\SRAM|DataToSRAM~1257_combout ),
	.datad(\SRAM|DataToSRAM~1255_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1258_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1258 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[3][2][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[3][2][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[3][2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[3][2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[3][2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y15_N17
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y16_N25
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y15_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1259 (
// Equation(s):
// \SRAM|DataToSRAM~1259_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[3][4][14]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile0[3][0][14]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][4][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][14]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1259_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1259 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1260 (
// Equation(s):
// \SRAM|DataToSRAM~1260_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1259_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][6][14]~q ))) # (!\SRAM|DataToSRAM~1259_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][14]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1259_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[3][2][14]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][14]~q ),
	.datad(\SRAM|DataToSRAM~1259_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1260_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1260 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][4][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][4][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N11
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1252 (
// Equation(s):
// \SRAM|DataToSRAM~1252_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][4][14]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[1][0][14]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][0][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][4][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1252_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1252 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y18_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1253 (
// Equation(s):
// \SRAM|DataToSRAM~1253_combout  = (\SRAM|DataToSRAM~1252_combout  & (((\tiledRasterizer|shader|cBufferTile0[1][6][14]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~1252_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[1][2][14]~q ))))

	.dataa(\SRAM|DataToSRAM~1252_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1253_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1253 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1261 (
// Equation(s):
// \SRAM|DataToSRAM~1261_combout  = (\SRAM|DataToSRAM~1258_combout  & ((\SRAM|DataToSRAM~1260_combout ) # ((!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~1258_combout  & (((\SRAM|tilePointerX [0] & \SRAM|DataToSRAM~1253_combout ))))

	.dataa(\SRAM|DataToSRAM~1258_combout ),
	.datab(\SRAM|DataToSRAM~1260_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1253_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1261_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1261 .lut_mask = 16'hDA8A;
defparam \SRAM|DataToSRAM~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][2][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][2][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1249 (
// Equation(s):
// \SRAM|DataToSRAM~1249_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[7][4][14]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[7][0][14]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][4][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1249_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1249 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1250 (
// Equation(s):
// \SRAM|DataToSRAM~1250_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1249_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][6][14]~q ))) # (!\SRAM|DataToSRAM~1249_combout  & (\tiledRasterizer|shader|cBufferTile0[7][2][14]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1249_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[7][2][14]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][6][14]~q ),
	.datad(\SRAM|DataToSRAM~1249_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1250_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1250 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N6
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y23_N7
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y23_N9
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][2][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][2][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y14_N15
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1242 (
// Equation(s):
// \SRAM|DataToSRAM~1242_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile0[6][2][14]~q )) # (!\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile0[6][0][14]~q )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][0][14]~q ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1242_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1242 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1243 (
// Equation(s):
// \SRAM|DataToSRAM~1243_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1242_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][6][14]~q ))) # (!\SRAM|DataToSRAM~1242_combout  & (\tiledRasterizer|shader|cBufferTile0[6][4][14]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1242_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[6][4][14]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[6][6][14]~q ),
	.datad(\SRAM|DataToSRAM~1242_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1243_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1243 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y15_N9
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y18_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][4][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][4][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N25
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1244 (
// Equation(s):
// \SRAM|DataToSRAM~1244_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile0[5][4][14]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile0[5][0][14]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][0][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[5][4][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1244_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1244 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1245 (
// Equation(s):
// \SRAM|DataToSRAM~1245_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1244_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][6][14]~q ))) # (!\SRAM|DataToSRAM~1244_combout  & (\tiledRasterizer|shader|cBufferTile0[5][2][14]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1244_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][2][14]~q ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][6][14]~q ),
	.datad(\SRAM|DataToSRAM~1244_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1245_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1245 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y14_N27
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][2][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][2][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y14_N25
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y14_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1246 (
// Equation(s):
// \SRAM|DataToSRAM~1246_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile0[4][2][14]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile0[4][0][14]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][2][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1246_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1246 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][4][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][4][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1247 (
// Equation(s):
// \SRAM|DataToSRAM~1247_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1246_combout  & (\tiledRasterizer|shader|cBufferTile0[4][6][14]~q )) # (!\SRAM|DataToSRAM~1246_combout  & ((\tiledRasterizer|shader|cBufferTile0[4][4][14]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1246_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~1246_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][6][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][4][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1247_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1247 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1248 (
// Equation(s):
// \SRAM|DataToSRAM~1248_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1245_combout )) # (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1247_combout )))))

	.dataa(\SRAM|DataToSRAM~1245_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1247_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1248_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1248 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1251 (
// Equation(s):
// \SRAM|DataToSRAM~1251_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1248_combout  & (\SRAM|DataToSRAM~1250_combout )) # (!\SRAM|DataToSRAM~1248_combout  & ((\SRAM|DataToSRAM~1243_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~1248_combout ))))

	.dataa(\SRAM|DataToSRAM~1250_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~1243_combout ),
	.datad(\SRAM|DataToSRAM~1248_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1251_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1251 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y15_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1262 (
// Equation(s):
// \SRAM|DataToSRAM~1262_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\SRAM|DataToSRAM~1251_combout )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1261_combout )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~1261_combout ),
	.datad(\SRAM|DataToSRAM~1251_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1262_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1262 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1273 (
// Equation(s):
// \SRAM|DataToSRAM~1273_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1262_combout  & ((\SRAM|DataToSRAM~1272_combout ))) # (!\SRAM|DataToSRAM~1262_combout  & (\SRAM|DataToSRAM~1241_combout )))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~1262_combout ))))

	.dataa(\SRAM|DataToSRAM~1241_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~1272_combout ),
	.datad(\SRAM|DataToSRAM~1262_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1273_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1273 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][3][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][3][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y21_N31
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y26_N19
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1190 (
// Equation(s):
// \SRAM|DataToSRAM~1190_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][14]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][2][14]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][2][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1190_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1190 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y21_N21
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y21_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1191 (
// Equation(s):
// \SRAM|DataToSRAM~1191_combout  = (\SRAM|DataToSRAM~1190_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][3][14]~q ) # ((!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~1190_combout  & (((\tiledRasterizer|shader|cBufferTile1[2][3][14]~q  & 
// \SRAM|tilePointerY [0]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[6][3][14]~q ),
	.datab(\SRAM|DataToSRAM~1190_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][3][14]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1191_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1191 .lut_mask = 16'hB8CC;
defparam \SRAM|DataToSRAM~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1197 (
// Equation(s):
// \SRAM|DataToSRAM~1197_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[2][7][14]~q )) # (!\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[2][6][14]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][7][14]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][14]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1197_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1197 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y23_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y23_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1198 (
// Equation(s):
// \SRAM|DataToSRAM~1198_combout  = (\SRAM|DataToSRAM~1197_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][7][14]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~1197_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[6][6][14]~q ))))

	.dataa(\SRAM|DataToSRAM~1197_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][7][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][6][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1198_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1198 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y24_N21
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y24_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1194 (
// Equation(s):
// \SRAM|DataToSRAM~1194_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[6][0][14]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[2][0][14]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][0][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1194_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1194 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1195 (
// Equation(s):
// \SRAM|DataToSRAM~1195_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1194_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][1][14]~q ))) # (!\SRAM|DataToSRAM~1194_combout  & (\tiledRasterizer|shader|cBufferTile1[2][1][14]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~1194_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[2][1][14]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][1][14]~q ),
	.datad(\SRAM|DataToSRAM~1194_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1195_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1195 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y16_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y16_N9
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y16_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1192 (
// Equation(s):
// \SRAM|DataToSRAM~1192_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[2][5][14]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[2][4][14]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[2][5][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][4][14]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1192_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1192 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][4][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][4][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1193 (
// Equation(s):
// \SRAM|DataToSRAM~1193_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1192_combout  & (\tiledRasterizer|shader|cBufferTile1[6][5][14]~q )) # (!\SRAM|DataToSRAM~1192_combout  & ((\tiledRasterizer|shader|cBufferTile1[6][4][14]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1192_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1192_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][5][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][4][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1193_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1193 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1196 (
// Equation(s):
// \SRAM|DataToSRAM~1196_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1]) # (\SRAM|DataToSRAM~1193_combout )))) # (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1195_combout  & (!\SRAM|tilePointerY [1])))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~1195_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~1193_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1196_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1196 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1199 (
// Equation(s):
// \SRAM|DataToSRAM~1199_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1196_combout  & ((\SRAM|DataToSRAM~1198_combout ))) # (!\SRAM|DataToSRAM~1196_combout  & (\SRAM|DataToSRAM~1191_combout )))) # (!\SRAM|tilePointerY [1] & 
// (((\SRAM|DataToSRAM~1196_combout ))))

	.dataa(\SRAM|DataToSRAM~1191_combout ),
	.datab(\SRAM|DataToSRAM~1198_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~1196_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1199_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1199 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1221 (
// Equation(s):
// \SRAM|DataToSRAM~1221_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[7][1][14]~q ) # ((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile1[7][0][14]~q  & !\SRAM|tilePointerY [2]))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][1][14]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][14]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1221_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1221 .lut_mask = 16'hCCB8;
defparam \SRAM|DataToSRAM~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1222 (
// Equation(s):
// \SRAM|DataToSRAM~1222_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1221_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][14]~q ))) # (!\SRAM|DataToSRAM~1221_combout  & (\tiledRasterizer|shader|cBufferTile1[7][4][14]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1221_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][4][14]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][14]~q ),
	.datad(\SRAM|DataToSRAM~1221_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1222_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1222 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N13
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N0
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[7][3][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[7][3][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[7][3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[7][3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y25_N1
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[7][3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1228 (
// Equation(s):
// \SRAM|DataToSRAM~1228_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile1[7][3][14]~q ))) # (!\SRAM|tilePointerY [0] & 
// (\tiledRasterizer|shader|cBufferTile1[7][2][14]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][2][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][3][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1228_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1228 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1229 (
// Equation(s):
// \SRAM|DataToSRAM~1229_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1228_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][14]~q ))) # (!\SRAM|DataToSRAM~1228_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][14]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1228_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[7][6][14]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][14]~q ),
	.datad(\SRAM|DataToSRAM~1228_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1229_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1229 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y20_N7
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1225 (
// Equation(s):
// \SRAM|DataToSRAM~1225_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[3][4][14]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[3][0][14]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1225_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1225 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N24
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][1][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][1][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N25
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1226 (
// Equation(s):
// \SRAM|DataToSRAM~1226_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1225_combout  & (\tiledRasterizer|shader|cBufferTile1[3][5][14]~q )) # (!\SRAM|DataToSRAM~1225_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][1][14]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1225_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1225_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][5][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][1][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1226_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1226 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y22_N3
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1223 (
// Equation(s):
// \SRAM|DataToSRAM~1223_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[3][6][14]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][2][14]~q )))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][6][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][2][14]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1223_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1223 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y19_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y19_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1224 (
// Equation(s):
// \SRAM|DataToSRAM~1224_combout  = (\SRAM|DataToSRAM~1223_combout  & (((\tiledRasterizer|shader|cBufferTile1[3][7][14]~q )) # (!\SRAM|tilePointerY [0]))) # (!\SRAM|DataToSRAM~1223_combout  & (\SRAM|tilePointerY [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][3][14]~q ))))

	.dataa(\SRAM|DataToSRAM~1223_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1224_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1224 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1227 (
// Equation(s):
// \SRAM|DataToSRAM~1227_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1224_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1226_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1226_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~1224_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1227_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1227 .lut_mask = 16'hF4A4;
defparam \SRAM|DataToSRAM~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1230 (
// Equation(s):
// \SRAM|DataToSRAM~1230_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1227_combout  & ((\SRAM|DataToSRAM~1229_combout ))) # (!\SRAM|DataToSRAM~1227_combout  & (\SRAM|DataToSRAM~1222_combout )))) # (!\SRAM|tilePointerX [2] & 
// (((\SRAM|DataToSRAM~1227_combout ))))

	.dataa(\SRAM|DataToSRAM~1222_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|DataToSRAM~1229_combout ),
	.datad(\SRAM|DataToSRAM~1227_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1230_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1230 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][7][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][7][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1217 (
// Equation(s):
// \SRAM|DataToSRAM~1217_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][7][14]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[0][6][14]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][7][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1217_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1217 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N8
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][6][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][6][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y21_N9
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1218 (
// Equation(s):
// \SRAM|DataToSRAM~1218_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1217_combout  & (\tiledRasterizer|shader|cBufferTile1[4][7][14]~q )) # (!\SRAM|DataToSRAM~1217_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][6][14]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1217_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1217_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][6][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1218_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1218 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y26_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[4][2][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[4][2][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[4][2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[4][2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y26_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[4][2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y26_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y26_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1210 (
// Equation(s):
// \SRAM|DataToSRAM~1210_combout  = (\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[4][2][14]~q ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\tiledRasterizer|shader|cBufferTile1[0][2][14]~q  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][2][14]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][2][14]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1210_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1210 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1211 (
// Equation(s):
// \SRAM|DataToSRAM~1211_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1210_combout  & (\tiledRasterizer|shader|cBufferTile1[4][3][14]~q )) # (!\SRAM|DataToSRAM~1210_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][3][14]~q ))))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1210_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1210_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][3][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1211_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1211 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y20_N1
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1212 (
// Equation(s):
// \SRAM|DataToSRAM~1212_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][5][14]~q )))) # (!\SRAM|tilePointerY [0] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[0][4][14]~q )))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][4][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][5][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1212_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1212 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1213 (
// Equation(s):
// \SRAM|DataToSRAM~1213_combout  = (\SRAM|DataToSRAM~1212_combout  & (((\tiledRasterizer|shader|cBufferTile1[4][5][14]~q )) # (!\SRAM|tilePointerX [2]))) # (!\SRAM|DataToSRAM~1212_combout  & (\SRAM|tilePointerX [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][4][14]~q ))))

	.dataa(\SRAM|DataToSRAM~1212_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][4][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1213_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1213 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][1][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][1][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y18_N3
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y21_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N15
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y21_N13
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1214 (
// Equation(s):
// \SRAM|DataToSRAM~1214_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0]) # ((\tiledRasterizer|shader|cBufferTile1[4][0][14]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [0] & (\tiledRasterizer|shader|cBufferTile1[0][0][14]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][0][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1214_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1214 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1215 (
// Equation(s):
// \SRAM|DataToSRAM~1215_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1214_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][1][14]~q ))) # (!\SRAM|DataToSRAM~1214_combout  & (\tiledRasterizer|shader|cBufferTile1[0][1][14]~q )))) # 
// (!\SRAM|tilePointerY [0] & (((\SRAM|DataToSRAM~1214_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][1][14]~q ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][14]~q ),
	.datad(\SRAM|DataToSRAM~1214_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1215_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1215 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1216 (
// Equation(s):
// \SRAM|DataToSRAM~1216_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1213_combout )) # (!\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1215_combout )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1213_combout ),
	.datac(\SRAM|tilePointerY [2]),
	.datad(\SRAM|DataToSRAM~1215_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1216_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1216 .lut_mask = 16'hE5E0;
defparam \SRAM|DataToSRAM~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1219 (
// Equation(s):
// \SRAM|DataToSRAM~1219_combout  = (\SRAM|DataToSRAM~1216_combout  & ((\SRAM|DataToSRAM~1218_combout ) # ((!\SRAM|tilePointerY [1])))) # (!\SRAM|DataToSRAM~1216_combout  & (((\SRAM|DataToSRAM~1211_combout  & \SRAM|tilePointerY [1]))))

	.dataa(\SRAM|DataToSRAM~1218_combout ),
	.datab(\SRAM|DataToSRAM~1211_combout ),
	.datac(\SRAM|DataToSRAM~1216_combout ),
	.datad(\SRAM|tilePointerY [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1219_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1219 .lut_mask = 16'hACF0;
defparam \SRAM|DataToSRAM~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y25_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1200 (
// Equation(s):
// \SRAM|DataToSRAM~1200_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile1[5][4][14]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][4][14]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][4][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][4][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1200_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1200 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N10
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][6][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][6][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1201 (
// Equation(s):
// \SRAM|DataToSRAM~1201_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1200_combout  & (\tiledRasterizer|shader|cBufferTile1[5][6][14]~q )) # (!\SRAM|DataToSRAM~1200_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][6][14]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1200_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1200_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][6][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1201_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1201 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1202 (
// Equation(s):
// \SRAM|DataToSRAM~1202_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerX [2]) # ((\tiledRasterizer|shader|cBufferTile1[1][3][14]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerX [2] & (\tiledRasterizer|shader|cBufferTile1[1][1][14]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1202_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1202 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y24_N1
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1203 (
// Equation(s):
// \SRAM|DataToSRAM~1203_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1202_combout  & (\tiledRasterizer|shader|cBufferTile1[5][3][14]~q )) # (!\SRAM|DataToSRAM~1202_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][1][14]~q ))))) # 
// (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1202_combout ))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1202_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][3][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][1][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1203_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1203 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y25_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N19
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y25_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1204 (
// Equation(s):
// \SRAM|DataToSRAM~1204_combout  = (\SRAM|tilePointerX [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[1][2][14]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[1][0][14]~q ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1204_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1204 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1205 (
// Equation(s):
// \SRAM|DataToSRAM~1205_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1204_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][2][14]~q ))) # (!\SRAM|DataToSRAM~1204_combout  & (\tiledRasterizer|shader|cBufferTile1[5][0][14]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1204_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[5][0][14]~q ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][2][14]~q ),
	.datad(\SRAM|DataToSRAM~1204_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1205_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1205 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1206 (
// Equation(s):
// \SRAM|DataToSRAM~1206_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1203_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1205_combout )))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~1203_combout ),
	.datad(\SRAM|DataToSRAM~1205_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1206_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1206 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y23_N21
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y23_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1207 (
// Equation(s):
// \SRAM|DataToSRAM~1207_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[5][5][14]~q )))) # (!\SRAM|tilePointerX [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[1][5][14]~q )))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][5][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[5][5][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1207_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1207 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y19_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][7][14]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][7][14]~feeder_combout  = \SW[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][14]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][14] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1208 (
// Equation(s):
// \SRAM|DataToSRAM~1208_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1207_combout  & (\tiledRasterizer|shader|cBufferTile1[5][7][14]~q )) # (!\SRAM|DataToSRAM~1207_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][7][14]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1207_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1207_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][7][14]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][7][14]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1208_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1208 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1209 (
// Equation(s):
// \SRAM|DataToSRAM~1209_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1206_combout  & ((\SRAM|DataToSRAM~1208_combout ))) # (!\SRAM|DataToSRAM~1206_combout  & (\SRAM|DataToSRAM~1201_combout )))) # (!\SRAM|tilePointerY [2] & 
// (((\SRAM|DataToSRAM~1206_combout ))))

	.dataa(\SRAM|DataToSRAM~1201_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~1206_combout ),
	.datad(\SRAM|DataToSRAM~1208_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1209_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1209 .lut_mask = 16'hF838;
defparam \SRAM|DataToSRAM~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1220 (
// Equation(s):
// \SRAM|DataToSRAM~1220_combout  = (\SRAM|tilePointerX [0] & (((\SRAM|tilePointerX [1]) # (\SRAM|DataToSRAM~1209_combout )))) # (!\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1219_combout  & (!\SRAM|tilePointerX [1])))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1219_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~1209_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1220_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1220 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1231 (
// Equation(s):
// \SRAM|DataToSRAM~1231_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1220_combout  & ((\SRAM|DataToSRAM~1230_combout ))) # (!\SRAM|DataToSRAM~1220_combout  & (\SRAM|DataToSRAM~1199_combout )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~1220_combout ))))

	.dataa(\SRAM|DataToSRAM~1199_combout ),
	.datab(\SRAM|DataToSRAM~1230_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~1220_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1231_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1231 .lut_mask = 16'hCFA0;
defparam \SRAM|DataToSRAM~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1274 (
// Equation(s):
// \SRAM|DataToSRAM~1274_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~1231_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~1273_combout ))

	.dataa(\SRAM|DataToSRAM~1273_combout ),
	.datab(\SRAM|DataToSRAM~1231_combout ),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1274_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1274 .lut_mask = 16'hCACA;
defparam \SRAM|DataToSRAM~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N29
dffeas \SRAM|DataToSRAM[14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~1274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[14] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X99_Y17_N5
dffeas \tiledRasterizer|shader|cBufferTile0[4][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[6][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y17_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1324 (
// Equation(s):
// \SRAM|DataToSRAM~1324_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][5][15]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][5][15]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][5][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][5][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1324_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1324 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1325 (
// Equation(s):
// \SRAM|DataToSRAM~1325_combout  = (\SRAM|DataToSRAM~1324_combout  & (((\tiledRasterizer|shader|cBufferTile0[7][5][15]~q )) # (!\SRAM|tilePointerX [0]))) # (!\SRAM|DataToSRAM~1324_combout  & (\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[5][5][15]~q )))

	.dataa(\SRAM|DataToSRAM~1324_combout ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][5][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[7][5][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1325_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1325 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y18_N5
dffeas \tiledRasterizer|shader|cBufferTile0[1][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y17_N19
dffeas \tiledRasterizer|shader|cBufferTile0[0][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y17_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1321 (
// Equation(s):
// \SRAM|DataToSRAM~1321_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][4][15]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][4][15]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][4][15]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][4][15]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1321_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1321 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y16_N21
dffeas \tiledRasterizer|shader|cBufferTile0[3][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y16_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y16_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1322 (
// Equation(s):
// \SRAM|DataToSRAM~1322_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1321_combout  & (\tiledRasterizer|shader|cBufferTile0[3][4][15]~q )) # (!\SRAM|DataToSRAM~1321_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][4][15]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1321_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1321_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][4][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][4][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1322_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1322 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y16_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[0][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile0[1][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1319 (
// Equation(s):
// \SRAM|DataToSRAM~1319_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][5][15]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][5][15]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][5][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][5][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1319_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1319 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1320 (
// Equation(s):
// \SRAM|DataToSRAM~1320_combout  = (\SRAM|DataToSRAM~1319_combout  & (((\tiledRasterizer|shader|cBufferTile0[3][5][15]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~1319_combout  & (\tiledRasterizer|shader|cBufferTile0[2][5][15]~q  & 
// ((\SRAM|tilePointerX [1]))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][5][15]~q ),
	.datab(\SRAM|DataToSRAM~1319_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][5][15]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1320_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1320 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y16_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1323 (
// Equation(s):
// \SRAM|DataToSRAM~1323_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2]) # (\SRAM|DataToSRAM~1320_combout )))) # (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1322_combout  & (!\SRAM|tilePointerX [2])))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1322_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1320_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1323_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1323 .lut_mask = 16'hAEA4;
defparam \SRAM|DataToSRAM~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[7][4][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[7][4][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[7][4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[7][4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y20_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[7][4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile0[5][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile0[4][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y20_N16
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[6][4][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[6][4][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[6][4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[6][4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y20_N17
dffeas \tiledRasterizer|shader|cBufferTile0[6][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[6][4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1317 (
// Equation(s):
// \SRAM|DataToSRAM~1317_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][4][15]~q ))) # (!\SRAM|tilePointerX [1] & 
// (\tiledRasterizer|shader|cBufferTile0[4][4][15]~q ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][4][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][4][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1317_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1317 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1318 (
// Equation(s):
// \SRAM|DataToSRAM~1318_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1317_combout  & (\tiledRasterizer|shader|cBufferTile0[7][4][15]~q )) # (!\SRAM|DataToSRAM~1317_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][4][15]~q ))))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1317_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][4][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][4][15]~q ),
	.datad(\SRAM|DataToSRAM~1317_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1318_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1318 .lut_mask = 16'hDDA0;
defparam \SRAM|DataToSRAM~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y20_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1326 (
// Equation(s):
// \SRAM|DataToSRAM~1326_combout  = (\SRAM|DataToSRAM~1323_combout  & ((\SRAM|DataToSRAM~1325_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~1323_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~1318_combout ))))

	.dataa(\SRAM|DataToSRAM~1325_combout ),
	.datab(\SRAM|DataToSRAM~1323_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1318_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1326_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1326 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y18_N9
dffeas \tiledRasterizer|shader|cBufferTile0[7][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y19_N15
dffeas \tiledRasterizer|shader|cBufferTile0[7][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y16_N3
dffeas \tiledRasterizer|shader|cBufferTile0[3][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y16_N13
dffeas \tiledRasterizer|shader|cBufferTile0[3][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y16_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1355 (
// Equation(s):
// \SRAM|DataToSRAM~1355_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[3][7][15]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[3][6][15]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[3][7][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][6][15]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1355_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1355 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1356 (
// Equation(s):
// \SRAM|DataToSRAM~1356_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1355_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][7][15]~q ))) # (!\SRAM|DataToSRAM~1355_combout  & (\tiledRasterizer|shader|cBufferTile0[7][6][15]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1355_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[7][6][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][7][15]~q ),
	.datad(\SRAM|DataToSRAM~1355_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1356_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1356 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile0[2][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y23_N1
dffeas \tiledRasterizer|shader|cBufferTile0[6][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y21_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1348 (
// Equation(s):
// \SRAM|DataToSRAM~1348_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[6][6][15]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[2][6][15]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][6][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][6][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1348_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1348 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y23_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y23_N29
dffeas \tiledRasterizer|shader|cBufferTile0[6][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y23_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1349 (
// Equation(s):
// \SRAM|DataToSRAM~1349_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1348_combout  & ((\tiledRasterizer|shader|cBufferTile0[6][7][15]~q ))) # (!\SRAM|DataToSRAM~1348_combout  & (\tiledRasterizer|shader|cBufferTile0[2][7][15]~q )))) # 
// (!\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1348_combout ))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|DataToSRAM~1348_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[2][7][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][7][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1349_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1349 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y18_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][6][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][6][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile0[5][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N23
dffeas \tiledRasterizer|shader|cBufferTile0[5][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile0[1][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y17_N29
dffeas \tiledRasterizer|shader|cBufferTile0[1][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1350 (
// Equation(s):
// \SRAM|DataToSRAM~1350_combout  = (\SRAM|tilePointerY [0] & ((\tiledRasterizer|shader|cBufferTile0[1][7][15]~q ) # ((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & (((\tiledRasterizer|shader|cBufferTile0[1][6][15]~q  & !\SRAM|tilePointerX [2]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][7][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[1][6][15]~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1350_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1350 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y17_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1351 (
// Equation(s):
// \SRAM|DataToSRAM~1351_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1350_combout  & ((\tiledRasterizer|shader|cBufferTile0[5][7][15]~q ))) # (!\SRAM|DataToSRAM~1350_combout  & (\tiledRasterizer|shader|cBufferTile0[5][6][15]~q )))) # 
// (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1350_combout ))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][6][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[5][7][15]~q ),
	.datad(\SRAM|DataToSRAM~1350_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1351_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1351 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile0[0][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N22
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[4][6][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[4][6][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[4][6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[4][6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N23
dffeas \tiledRasterizer|shader|cBufferTile0[4][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[4][6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y18_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1352 (
// Equation(s):
// \SRAM|DataToSRAM~1352_combout  = (\SRAM|tilePointerY [0] & (\SRAM|tilePointerX [2])) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\tiledRasterizer|shader|cBufferTile0[4][6][15]~q ))) # (!\SRAM|tilePointerX [2] & 
// (\tiledRasterizer|shader|cBufferTile0[0][6][15]~q ))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][6][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[4][6][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1352_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1352 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y19_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y19_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1353 (
// Equation(s):
// \SRAM|DataToSRAM~1353_combout  = (\SRAM|DataToSRAM~1352_combout  & (((\tiledRasterizer|shader|cBufferTile0[4][7][15]~q ) # (!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~1352_combout  & (\tiledRasterizer|shader|cBufferTile0[0][7][15]~q  & 
// ((\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|DataToSRAM~1352_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile0[0][7][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][7][15]~q ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1353_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1353 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1354 (
// Equation(s):
// \SRAM|DataToSRAM~1354_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1351_combout ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((!\SRAM|tilePointerX [1] & \SRAM|DataToSRAM~1353_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|DataToSRAM~1351_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|DataToSRAM~1353_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1354_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1354 .lut_mask = 16'hADA8;
defparam \SRAM|DataToSRAM~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1357 (
// Equation(s):
// \SRAM|DataToSRAM~1357_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1354_combout  & (\SRAM|DataToSRAM~1356_combout )) # (!\SRAM|DataToSRAM~1354_combout  & ((\SRAM|DataToSRAM~1349_combout ))))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~1354_combout ))))

	.dataa(\SRAM|DataToSRAM~1356_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~1349_combout ),
	.datad(\SRAM|DataToSRAM~1354_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1357_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1357 .lut_mask = 16'hBBC0;
defparam \SRAM|DataToSRAM~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[5][1][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[5][1][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[5][1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[5][1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N5
dffeas \tiledRasterizer|shader|cBufferTile0[5][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[5][1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y14_N23
dffeas \tiledRasterizer|shader|cBufferTile0[7][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y18_N15
dffeas \tiledRasterizer|shader|cBufferTile0[6][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y14_N21
dffeas \tiledRasterizer|shader|cBufferTile0[4][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1344 (
// Equation(s):
// \SRAM|DataToSRAM~1344_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][1][15]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][1][15]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][1][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][1][15]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1344_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1344 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1345 (
// Equation(s):
// \SRAM|DataToSRAM~1345_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1344_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][1][15]~q ))) # (!\SRAM|DataToSRAM~1344_combout  & (\tiledRasterizer|shader|cBufferTile0[5][1][15]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1344_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][1][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][1][15]~q ),
	.datad(\SRAM|DataToSRAM~1344_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1345_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1345 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][0][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][0][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N31
dffeas \tiledRasterizer|shader|cBufferTile0[1][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y14_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y14_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1341 (
// Equation(s):
// \SRAM|DataToSRAM~1341_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][0][15]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][0][15]~q )))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[1][0][15]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][0][15]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1341_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1341 .lut_mask = 16'hEE30;
defparam \SRAM|DataToSRAM~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y14_N5
dffeas \tiledRasterizer|shader|cBufferTile0[3][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y14_N11
dffeas \tiledRasterizer|shader|cBufferTile0[2][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y14_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1342 (
// Equation(s):
// \SRAM|DataToSRAM~1342_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1341_combout  & (\tiledRasterizer|shader|cBufferTile0[3][0][15]~q )) # (!\SRAM|DataToSRAM~1341_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][0][15]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1341_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1341_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][0][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][0][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1342_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1342 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile0[5][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y15_N15
dffeas \tiledRasterizer|shader|cBufferTile0[6][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y15_N3
dffeas \tiledRasterizer|shader|cBufferTile0[4][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y15_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1339 (
// Equation(s):
// \SRAM|DataToSRAM~1339_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][0][15]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][0][15]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][0][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][0][15]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1339_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1339 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y20_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1340 (
// Equation(s):
// \SRAM|DataToSRAM~1340_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1339_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][0][15]~q ))) # (!\SRAM|DataToSRAM~1339_combout  & (\tiledRasterizer|shader|cBufferTile0[5][0][15]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1339_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][0][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][0][15]~q ),
	.datad(\SRAM|DataToSRAM~1339_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1340_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1340 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1343 (
// Equation(s):
// \SRAM|DataToSRAM~1343_combout  = (\SRAM|tilePointerY [0] & (((\SRAM|tilePointerX [2])))) # (!\SRAM|tilePointerY [0] & ((\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1340_combout ))) # (!\SRAM|tilePointerX [2] & (\SRAM|DataToSRAM~1342_combout ))))

	.dataa(\SRAM|DataToSRAM~1342_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|DataToSRAM~1340_combout ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1343_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1343 .lut_mask = 16'hFC22;
defparam \SRAM|DataToSRAM~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y16_N27
dffeas \tiledRasterizer|shader|cBufferTile0[2][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y16_N29
dffeas \tiledRasterizer|shader|cBufferTile0[3][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y16_N23
dffeas \tiledRasterizer|shader|cBufferTile0[0][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y16_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][1][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][1][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y16_N15
dffeas \tiledRasterizer|shader|cBufferTile0[1][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y16_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1337 (
// Equation(s):
// \SRAM|DataToSRAM~1337_combout  = (\SRAM|tilePointerX [1] & (\SRAM|tilePointerX [0])) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile0[1][1][15]~q ))) # (!\SRAM|tilePointerX [0] & 
// (\tiledRasterizer|shader|cBufferTile0[0][1][15]~q ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][1][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][1][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1337_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1337 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y16_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1338 (
// Equation(s):
// \SRAM|DataToSRAM~1338_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1337_combout  & ((\tiledRasterizer|shader|cBufferTile0[3][1][15]~q ))) # (!\SRAM|DataToSRAM~1337_combout  & (\tiledRasterizer|shader|cBufferTile0[2][1][15]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1337_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[2][1][15]~q ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][1][15]~q ),
	.datad(\SRAM|DataToSRAM~1337_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1338_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1338 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1346 (
// Equation(s):
// \SRAM|DataToSRAM~1346_combout  = (\SRAM|DataToSRAM~1343_combout  & ((\SRAM|DataToSRAM~1345_combout ) # ((!\SRAM|tilePointerY [0])))) # (!\SRAM|DataToSRAM~1343_combout  & (((\SRAM|tilePointerY [0] & \SRAM|DataToSRAM~1338_combout ))))

	.dataa(\SRAM|DataToSRAM~1345_combout ),
	.datab(\SRAM|DataToSRAM~1343_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~1338_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1346_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1346 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y15_N13
dffeas \tiledRasterizer|shader|cBufferTile0[5][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y15_N31
dffeas \tiledRasterizer|shader|cBufferTile0[7][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[4][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y15_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y15_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1334 (
// Equation(s):
// \SRAM|DataToSRAM~1334_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile0[6][3][15]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[4][3][15]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][3][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[6][3][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1334_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1334 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y15_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1335 (
// Equation(s):
// \SRAM|DataToSRAM~1335_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1334_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][3][15]~q ))) # (!\SRAM|DataToSRAM~1334_combout  & (\tiledRasterizer|shader|cBufferTile0[5][3][15]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1334_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile0[5][3][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][3][15]~q ),
	.datad(\SRAM|DataToSRAM~1334_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1335_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1335 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y15_N25
dffeas \tiledRasterizer|shader|cBufferTile0[1][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X94_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[0][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y15_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1327 (
// Equation(s):
// \SRAM|DataToSRAM~1327_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile0[1][3][15]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile0[0][3][15]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[1][3][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][3][15]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1327_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1327 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y20_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y20_N13
dffeas \tiledRasterizer|shader|cBufferTile0[2][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1328 (
// Equation(s):
// \SRAM|DataToSRAM~1328_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1327_combout  & (\tiledRasterizer|shader|cBufferTile0[3][3][15]~q )) # (!\SRAM|DataToSRAM~1327_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][3][15]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1327_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1327_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][3][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][3][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1328_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1328 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y15_N11
dffeas \tiledRasterizer|shader|cBufferTile0[5][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[5][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[5][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[5][2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X95_Y15_N29
dffeas \tiledRasterizer|shader|cBufferTile0[7][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[7][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[7][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[7][2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N19
dffeas \tiledRasterizer|shader|cBufferTile0[6][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[6][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[6][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[6][2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y14_N13
dffeas \tiledRasterizer|shader|cBufferTile0[4][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[4][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[4][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[4][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y14_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1329 (
// Equation(s):
// \SRAM|DataToSRAM~1329_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile0[6][2][15]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile0[4][2][15]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile0[6][2][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile0[4][2][15]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1329_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1329 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1330 (
// Equation(s):
// \SRAM|DataToSRAM~1330_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1329_combout  & ((\tiledRasterizer|shader|cBufferTile0[7][2][15]~q ))) # (!\SRAM|DataToSRAM~1329_combout  & (\tiledRasterizer|shader|cBufferTile0[5][2][15]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1329_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile0[5][2][15]~q ),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile0[7][2][15]~q ),
	.datad(\SRAM|DataToSRAM~1329_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1330_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1330 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile0[0][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[0][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[0][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[0][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y18_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[1][2][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[1][2][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[1][2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[1][2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile0[1][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[1][2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[1][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[1][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[1][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1331 (
// Equation(s):
// \SRAM|DataToSRAM~1331_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1]) # ((\tiledRasterizer|shader|cBufferTile0[1][2][15]~q )))) # (!\SRAM|tilePointerX [0] & (!\SRAM|tilePointerX [1] & (\tiledRasterizer|shader|cBufferTile0[0][2][15]~q )))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\tiledRasterizer|shader|cBufferTile0[0][2][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[1][2][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1331_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1331 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N31
dffeas \tiledRasterizer|shader|cBufferTile0[3][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile0[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[3][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[3][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[3][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile0[2][2][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile0[2][2][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile0[2][2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile0[2][2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y16_N21
dffeas \tiledRasterizer|shader|cBufferTile0[2][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile0[2][2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile0[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile0[2][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile0[2][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile0[2][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y16_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1332 (
// Equation(s):
// \SRAM|DataToSRAM~1332_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1331_combout  & (\tiledRasterizer|shader|cBufferTile0[3][2][15]~q )) # (!\SRAM|DataToSRAM~1331_combout  & ((\tiledRasterizer|shader|cBufferTile0[2][2][15]~q ))))) # 
// (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1331_combout ))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|DataToSRAM~1331_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile0[3][2][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile0[2][2][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1332_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1332 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y15_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1333 (
// Equation(s):
// \SRAM|DataToSRAM~1333_combout  = (\SRAM|tilePointerX [2] & ((\SRAM|DataToSRAM~1330_combout ) # ((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & (((\SRAM|DataToSRAM~1332_combout  & !\SRAM|tilePointerY [0]))))

	.dataa(\SRAM|tilePointerX [2]),
	.datab(\SRAM|DataToSRAM~1330_combout ),
	.datac(\SRAM|DataToSRAM~1332_combout ),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1333_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1333 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1336 (
// Equation(s):
// \SRAM|DataToSRAM~1336_combout  = (\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1333_combout  & (\SRAM|DataToSRAM~1335_combout )) # (!\SRAM|DataToSRAM~1333_combout  & ((\SRAM|DataToSRAM~1328_combout ))))) # (!\SRAM|tilePointerY [0] & 
// (((\SRAM|DataToSRAM~1333_combout ))))

	.dataa(\SRAM|DataToSRAM~1335_combout ),
	.datab(\SRAM|DataToSRAM~1328_combout ),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~1333_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1336_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1336 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1347 (
// Equation(s):
// \SRAM|DataToSRAM~1347_combout  = (\SRAM|tilePointerY [2] & (((\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1336_combout ))) # (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1346_combout ))))

	.dataa(\SRAM|DataToSRAM~1346_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|DataToSRAM~1336_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1347_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1347 .lut_mask = 16'hF2C2;
defparam \SRAM|DataToSRAM~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y19_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1358 (
// Equation(s):
// \SRAM|DataToSRAM~1358_combout  = (\SRAM|DataToSRAM~1347_combout  & (((\SRAM|DataToSRAM~1357_combout ) # (!\SRAM|tilePointerY [2])))) # (!\SRAM|DataToSRAM~1347_combout  & (\SRAM|DataToSRAM~1326_combout  & ((\SRAM|tilePointerY [2]))))

	.dataa(\SRAM|DataToSRAM~1326_combout ),
	.datab(\SRAM|DataToSRAM~1357_combout ),
	.datac(\SRAM|DataToSRAM~1347_combout ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1358_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1358 .lut_mask = 16'hCAF0;
defparam \SRAM|DataToSRAM~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[5][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y25_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1310 (
// Equation(s):
// \SRAM|DataToSRAM~1310_combout  = (\SRAM|tilePointerX [0] & ((\tiledRasterizer|shader|cBufferTile1[5][1][15]~q ) # ((\SRAM|tilePointerX [1])))) # (!\SRAM|tilePointerX [0] & (((\tiledRasterizer|shader|cBufferTile1[4][1][15]~q  & !\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][1][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][1][15]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1310_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1310 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y25_N31
dffeas \tiledRasterizer|shader|cBufferTile1[6][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[7][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y25_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1311 (
// Equation(s):
// \SRAM|DataToSRAM~1311_combout  = (\SRAM|DataToSRAM~1310_combout  & (((\tiledRasterizer|shader|cBufferTile1[7][1][15]~q ) # (!\SRAM|tilePointerX [1])))) # (!\SRAM|DataToSRAM~1310_combout  & (\tiledRasterizer|shader|cBufferTile1[6][1][15]~q  & 
// ((\SRAM|tilePointerX [1]))))

	.dataa(\SRAM|DataToSRAM~1310_combout ),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][1][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][1][15]~q ),
	.datad(\SRAM|tilePointerX [1]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1311_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1311 .lut_mask = 16'hE4AA;
defparam \SRAM|DataToSRAM~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N31
dffeas \tiledRasterizer|shader|cBufferTile1[7][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N29
dffeas \tiledRasterizer|shader|cBufferTile1[6][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y26_N15
dffeas \tiledRasterizer|shader|cBufferTile1[4][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1308 (
// Equation(s):
// \SRAM|DataToSRAM~1308_combout  = (\SRAM|tilePointerX [1] & ((\tiledRasterizer|shader|cBufferTile1[6][3][15]~q ) # ((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & (((\tiledRasterizer|shader|cBufferTile1[4][3][15]~q  & !\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][3][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][3][15]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1308_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1308 .lut_mask = 16'hAAD8;
defparam \SRAM|DataToSRAM~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N30
cycloneive_lcell_comb \SRAM|DataToSRAM~1309 (
// Equation(s):
// \SRAM|DataToSRAM~1309_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1308_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][3][15]~q ))) # (!\SRAM|DataToSRAM~1308_combout  & (\tiledRasterizer|shader|cBufferTile1[5][3][15]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1308_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][3][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][3][15]~q ),
	.datad(\SRAM|DataToSRAM~1308_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1309_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1309 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1312 (
// Equation(s):
// \SRAM|DataToSRAM~1312_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\SRAM|DataToSRAM~1309_combout )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1311_combout )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|DataToSRAM~1311_combout ),
	.datad(\SRAM|DataToSRAM~1309_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1312_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1312 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y20_N14
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][5][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][5][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile1[6][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[7][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N2
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][5][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][5][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y20_N3
dffeas \tiledRasterizer|shader|cBufferTile1[5][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N25
dffeas \tiledRasterizer|shader|cBufferTile1[4][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1306 (
// Equation(s):
// \SRAM|DataToSRAM~1306_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[5][5][15]~q )) # (!\SRAM|tilePointerX [0] & 
// ((\tiledRasterizer|shader|cBufferTile1[4][5][15]~q )))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][5][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][5][15]~q ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1306_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1306 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N18
cycloneive_lcell_comb \SRAM|DataToSRAM~1307 (
// Equation(s):
// \SRAM|DataToSRAM~1307_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1306_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][5][15]~q ))) # (!\SRAM|DataToSRAM~1306_combout  & (\tiledRasterizer|shader|cBufferTile1[6][5][15]~q )))) # 
// (!\SRAM|tilePointerX [1] & (((\SRAM|DataToSRAM~1306_combout ))))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[6][5][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][5][15]~q ),
	.datad(\SRAM|DataToSRAM~1306_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1307_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1307 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y22_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N7
dffeas \tiledRasterizer|shader|cBufferTile1[4][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y22_N17
dffeas \tiledRasterizer|shader|cBufferTile1[6][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1313 (
// Equation(s):
// \SRAM|DataToSRAM~1313_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0]) # ((\tiledRasterizer|shader|cBufferTile1[6][7][15]~q )))) # (!\SRAM|tilePointerX [1] & (!\SRAM|tilePointerX [0] & (\tiledRasterizer|shader|cBufferTile1[4][7][15]~q )))

	.dataa(\SRAM|tilePointerX [1]),
	.datab(\SRAM|tilePointerX [0]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][7][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][7][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1313_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1313 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1314 (
// Equation(s):
// \SRAM|DataToSRAM~1314_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1313_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][7][15]~q ))) # (!\SRAM|DataToSRAM~1313_combout  & (\tiledRasterizer|shader|cBufferTile1[5][7][15]~q )))) # 
// (!\SRAM|tilePointerX [0] & (((\SRAM|DataToSRAM~1313_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][7][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][7][15]~q ),
	.datad(\SRAM|DataToSRAM~1313_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1314_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1314 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1315 (
// Equation(s):
// \SRAM|DataToSRAM~1315_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1312_combout  & ((\SRAM|DataToSRAM~1314_combout ))) # (!\SRAM|DataToSRAM~1312_combout  & (\SRAM|DataToSRAM~1307_combout )))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|DataToSRAM~1312_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~1312_combout ),
	.datac(\SRAM|DataToSRAM~1307_combout ),
	.datad(\SRAM|DataToSRAM~1314_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1315_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1315 .lut_mask = 16'hEC64;
defparam \SRAM|DataToSRAM~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[1][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][5][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][5][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[1][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][5][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1285 (
// Equation(s):
// \SRAM|DataToSRAM~1285_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][5][15]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][1][15]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][1][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][5][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1285_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1285 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y23_N23
dffeas \tiledRasterizer|shader|cBufferTile1[1][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N30
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[1][3][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[1][3][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[1][3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[1][3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N31
dffeas \tiledRasterizer|shader|cBufferTile1[1][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[1][3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1286 (
// Equation(s):
// \SRAM|DataToSRAM~1286_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1285_combout  & (\tiledRasterizer|shader|cBufferTile1[1][7][15]~q )) # (!\SRAM|DataToSRAM~1285_combout  & ((\tiledRasterizer|shader|cBufferTile1[1][3][15]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1285_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1285_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][7][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][3][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1286_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1286 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y20_N15
dffeas \tiledRasterizer|shader|cBufferTile1[2][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y22_N31
dffeas \tiledRasterizer|shader|cBufferTile1[2][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y20_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1287 (
// Equation(s):
// \SRAM|DataToSRAM~1287_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][3][15]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[2][1][15]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][1][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][3][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1287_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1287 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y20_N27
dffeas \tiledRasterizer|shader|cBufferTile1[2][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y20_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][5][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][5][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y20_N5
dffeas \tiledRasterizer|shader|cBufferTile1[2][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1288 (
// Equation(s):
// \SRAM|DataToSRAM~1288_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1287_combout  & (\tiledRasterizer|shader|cBufferTile1[2][7][15]~q )) # (!\SRAM|DataToSRAM~1287_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][5][15]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1287_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~1287_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][7][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][5][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1288_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1288 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[0][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y20_N29
dffeas \tiledRasterizer|shader|cBufferTile1[0][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N11
dffeas \tiledRasterizer|shader|cBufferTile1[0][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile1[0][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N10
cycloneive_lcell_comb \SRAM|DataToSRAM~1289 (
// Equation(s):
// \SRAM|DataToSRAM~1289_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[0][3][15]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[0][1][15]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][1][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][3][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1289_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1289 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1290 (
// Equation(s):
// \SRAM|DataToSRAM~1290_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1289_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][7][15]~q ))) # (!\SRAM|DataToSRAM~1289_combout  & (\tiledRasterizer|shader|cBufferTile1[0][5][15]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1289_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[0][5][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][7][15]~q ),
	.datad(\SRAM|DataToSRAM~1289_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1290_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1290 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1291 (
// Equation(s):
// \SRAM|DataToSRAM~1291_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1288_combout )) # (!\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1290_combout )))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~1288_combout ),
	.datad(\SRAM|DataToSRAM~1290_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1291_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1291 .lut_mask = 16'hD9C8;
defparam \SRAM|DataToSRAM~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N21
dffeas \tiledRasterizer|shader|cBufferTile1[3][5][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][5][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][5][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N15
dffeas \tiledRasterizer|shader|cBufferTile1[3][1][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][1][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1292 (
// Equation(s):
// \SRAM|DataToSRAM~1292_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[3][5][15]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[3][1][15]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][5][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][1][15]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1292_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1292 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y17_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][7][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][7][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][7][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][3][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][3][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile1[3][3][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][3][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1293 (
// Equation(s):
// \SRAM|DataToSRAM~1293_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1292_combout  & (\tiledRasterizer|shader|cBufferTile1[3][7][15]~q )) # (!\SRAM|DataToSRAM~1292_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][3][15]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1292_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1292_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][7][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][3][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1293_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1293 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y21_N26
cycloneive_lcell_comb \SRAM|DataToSRAM~1294 (
// Equation(s):
// \SRAM|DataToSRAM~1294_combout  = (\SRAM|DataToSRAM~1291_combout  & (((\SRAM|DataToSRAM~1293_combout ) # (!\SRAM|tilePointerX [0])))) # (!\SRAM|DataToSRAM~1291_combout  & (\SRAM|DataToSRAM~1286_combout  & ((\SRAM|tilePointerX [0]))))

	.dataa(\SRAM|DataToSRAM~1286_combout ),
	.datab(\SRAM|DataToSRAM~1291_combout ),
	.datac(\SRAM|DataToSRAM~1293_combout ),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1294_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1294 .lut_mask = 16'hE2CC;
defparam \SRAM|DataToSRAM~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y18_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][2][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][2][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile1[3][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y18_N1
dffeas \tiledRasterizer|shader|cBufferTile1[3][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y20_N21
dffeas \tiledRasterizer|shader|cBufferTile1[3][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N18
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[3][4][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[3][4][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[3][4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[3][4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y20_N19
dffeas \tiledRasterizer|shader|cBufferTile1[3][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[3][4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[3][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[3][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[3][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[3][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y20_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1302 (
// Equation(s):
// \SRAM|DataToSRAM~1302_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1]) # ((\tiledRasterizer|shader|cBufferTile1[3][4][15]~q )))) # (!\SRAM|tilePointerY [2] & (!\SRAM|tilePointerY [1] & (\tiledRasterizer|shader|cBufferTile1[3][0][15]~q )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][0][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[3][4][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1302_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1302 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y18_N0
cycloneive_lcell_comb \SRAM|DataToSRAM~1303 (
// Equation(s):
// \SRAM|DataToSRAM~1303_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1302_combout  & ((\tiledRasterizer|shader|cBufferTile1[3][6][15]~q ))) # (!\SRAM|DataToSRAM~1302_combout  & (\tiledRasterizer|shader|cBufferTile1[3][2][15]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1302_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[3][2][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[3][6][15]~q ),
	.datad(\SRAM|DataToSRAM~1302_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1303_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1303 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y25_N7
dffeas \tiledRasterizer|shader|cBufferTile1[1][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y25_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y25_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1295 (
// Equation(s):
// \SRAM|DataToSRAM~1295_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[1][4][15]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[1][0][15]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][0][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][4][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1295_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1295 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y21_N3
dffeas \tiledRasterizer|shader|cBufferTile1[1][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile1[1][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[1][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[1][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[1][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N2
cycloneive_lcell_comb \SRAM|DataToSRAM~1296 (
// Equation(s):
// \SRAM|DataToSRAM~1296_combout  = (\SRAM|DataToSRAM~1295_combout  & (((\tiledRasterizer|shader|cBufferTile1[1][6][15]~q )) # (!\SRAM|tilePointerY [1]))) # (!\SRAM|DataToSRAM~1295_combout  & (\SRAM|tilePointerY [1] & 
// ((\tiledRasterizer|shader|cBufferTile1[1][2][15]~q ))))

	.dataa(\SRAM|DataToSRAM~1295_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[1][6][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[1][2][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1296_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1296 .lut_mask = 16'hE6A2;
defparam \SRAM|DataToSRAM~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N26
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[0][4][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[0][4][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[0][4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[0][4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N27
dffeas \tiledRasterizer|shader|cBufferTile1[0][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[0][4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y18_N13
dffeas \tiledRasterizer|shader|cBufferTile1[0][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y21_N17
dffeas \tiledRasterizer|shader|cBufferTile1[0][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y21_N7
dffeas \tiledRasterizer|shader|cBufferTile1[0][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[0][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[0][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[0][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[0][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y21_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1299 (
// Equation(s):
// \SRAM|DataToSRAM~1299_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[0][2][15]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[0][0][15]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][0][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[0][2][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1299_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1299 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1300 (
// Equation(s):
// \SRAM|DataToSRAM~1300_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1299_combout  & ((\tiledRasterizer|shader|cBufferTile1[0][6][15]~q ))) # (!\SRAM|DataToSRAM~1299_combout  & (\tiledRasterizer|shader|cBufferTile1[0][4][15]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1299_combout ))))

	.dataa(\tiledRasterizer|shader|cBufferTile1[0][4][15]~q ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[0][6][15]~q ),
	.datad(\SRAM|DataToSRAM~1299_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1300_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1300 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N17
dffeas \tiledRasterizer|shader|cBufferTile1[2][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N23
dffeas \tiledRasterizer|shader|cBufferTile1[2][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N16
cycloneive_lcell_comb \SRAM|DataToSRAM~1297 (
// Equation(s):
// \SRAM|DataToSRAM~1297_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[2][2][15]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[2][0][15]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][0][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][2][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1297_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1297 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y23_N23
dffeas \tiledRasterizer|shader|cBufferTile1[2][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N20
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[2][4][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[2][4][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[2][4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[2][4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y23_N21
dffeas \tiledRasterizer|shader|cBufferTile1[2][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[2][4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[2][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[2][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[2][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[2][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1298 (
// Equation(s):
// \SRAM|DataToSRAM~1298_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1297_combout  & (\tiledRasterizer|shader|cBufferTile1[2][6][15]~q )) # (!\SRAM|DataToSRAM~1297_combout  & ((\tiledRasterizer|shader|cBufferTile1[2][4][15]~q ))))) # 
// (!\SRAM|tilePointerY [2] & (\SRAM|DataToSRAM~1297_combout ))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|DataToSRAM~1297_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[2][6][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[2][4][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1298_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1298 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N12
cycloneive_lcell_comb \SRAM|DataToSRAM~1301 (
// Equation(s):
// \SRAM|DataToSRAM~1301_combout  = (\SRAM|tilePointerX [0] & (\SRAM|tilePointerX [1])) # (!\SRAM|tilePointerX [0] & ((\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1298_combout ))) # (!\SRAM|tilePointerX [1] & (\SRAM|DataToSRAM~1300_combout ))))

	.dataa(\SRAM|tilePointerX [0]),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~1300_combout ),
	.datad(\SRAM|DataToSRAM~1298_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1301_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1301 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1304 (
// Equation(s):
// \SRAM|DataToSRAM~1304_combout  = (\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1301_combout  & (\SRAM|DataToSRAM~1303_combout )) # (!\SRAM|DataToSRAM~1301_combout  & ((\SRAM|DataToSRAM~1296_combout ))))) # (!\SRAM|tilePointerX [0] & 
// (((\SRAM|DataToSRAM~1301_combout ))))

	.dataa(\SRAM|DataToSRAM~1303_combout ),
	.datab(\SRAM|DataToSRAM~1296_combout ),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|DataToSRAM~1301_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1304_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1304 .lut_mask = 16'hAFC0;
defparam \SRAM|DataToSRAM~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1305 (
// Equation(s):
// \SRAM|DataToSRAM~1305_combout  = (\SRAM|tilePointerX [2] & (((\SRAM|tilePointerY [0])))) # (!\SRAM|tilePointerX [2] & ((\SRAM|tilePointerY [0] & (\SRAM|DataToSRAM~1294_combout )) # (!\SRAM|tilePointerY [0] & ((\SRAM|DataToSRAM~1304_combout )))))

	.dataa(\SRAM|DataToSRAM~1294_combout ),
	.datab(\SRAM|tilePointerX [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|DataToSRAM~1304_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1305_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1305 .lut_mask = 16'hE3E0;
defparam \SRAM|DataToSRAM~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N15
dffeas \tiledRasterizer|shader|cBufferTile1[6][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N12
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[6][2][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[6][2][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[6][2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[6][2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y24_N13
dffeas \tiledRasterizer|shader|cBufferTile1[6][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[6][2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1275 (
// Equation(s):
// \SRAM|DataToSRAM~1275_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2]) # ((\tiledRasterizer|shader|cBufferTile1[6][2][15]~q )))) # (!\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[6][0][15]~q )))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][0][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][2][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1275_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1275 .lut_mask = 16'hBA98;
defparam \SRAM|DataToSRAM~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y21_N25
dffeas \tiledRasterizer|shader|cBufferTile1[6][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y21_N11
dffeas \tiledRasterizer|shader|cBufferTile1[6][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[6][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[6][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[6][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[6][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y21_N24
cycloneive_lcell_comb \SRAM|DataToSRAM~1276 (
// Equation(s):
// \SRAM|DataToSRAM~1276_combout  = (\SRAM|DataToSRAM~1275_combout  & (((\tiledRasterizer|shader|cBufferTile1[6][6][15]~q )) # (!\SRAM|tilePointerY [2]))) # (!\SRAM|DataToSRAM~1275_combout  & (\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[6][4][15]~q )))

	.dataa(\SRAM|DataToSRAM~1275_combout ),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[6][4][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[6][6][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1276_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1276 .lut_mask = 16'hEA62;
defparam \SRAM|DataToSRAM~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y25_N9
dffeas \tiledRasterizer|shader|cBufferTile1[7][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y24_N7
dffeas \tiledRasterizer|shader|cBufferTile1[7][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y25_N8
cycloneive_lcell_comb \SRAM|DataToSRAM~1282 (
// Equation(s):
// \SRAM|DataToSRAM~1282_combout  = (\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [2])) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & ((\tiledRasterizer|shader|cBufferTile1[7][4][15]~q ))) # (!\SRAM|tilePointerY [2] & 
// (\tiledRasterizer|shader|cBufferTile1[7][0][15]~q ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][0][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][4][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1282_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1282 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N23
dffeas \tiledRasterizer|shader|cBufferTile1[7][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y22_N5
dffeas \tiledRasterizer|shader|cBufferTile1[7][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[7][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[7][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[7][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[7][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N22
cycloneive_lcell_comb \SRAM|DataToSRAM~1283 (
// Equation(s):
// \SRAM|DataToSRAM~1283_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1282_combout  & (\tiledRasterizer|shader|cBufferTile1[7][6][15]~q )) # (!\SRAM|DataToSRAM~1282_combout  & ((\tiledRasterizer|shader|cBufferTile1[7][2][15]~q ))))) # 
// (!\SRAM|tilePointerY [1] & (\SRAM|DataToSRAM~1282_combout ))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|DataToSRAM~1282_combout ),
	.datac(\tiledRasterizer|shader|cBufferTile1[7][6][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[7][2][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1283_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1283 .lut_mask = 16'hE6C4;
defparam \SRAM|DataToSRAM~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y25_N21
dffeas \tiledRasterizer|shader|cBufferTile1[5][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N15
dffeas \tiledRasterizer|shader|cBufferTile1[5][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N4
cycloneive_lcell_comb \tiledRasterizer|shader|cBufferTile1[5][4][15]~feeder (
// Equation(s):
// \tiledRasterizer|shader|cBufferTile1[5][4][15]~feeder_combout  = \SW[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\tiledRasterizer|shader|cBufferTile1[5][4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][15]~feeder .lut_mask = 16'hFF00;
defparam \tiledRasterizer|shader|cBufferTile1[5][4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y24_N5
dffeas \tiledRasterizer|shader|cBufferTile1[5][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\tiledRasterizer|shader|cBufferTile1[5][4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N29
dffeas \tiledRasterizer|shader|cBufferTile1[5][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[5][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[5][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[5][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[5][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1277 (
// Equation(s):
// \SRAM|DataToSRAM~1277_combout  = (\SRAM|tilePointerY [1] & (((\SRAM|tilePointerY [2])))) # (!\SRAM|tilePointerY [1] & ((\SRAM|tilePointerY [2] & (\tiledRasterizer|shader|cBufferTile1[5][4][15]~q )) # (!\SRAM|tilePointerY [2] & 
// ((\tiledRasterizer|shader|cBufferTile1[5][0][15]~q )))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][4][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][0][15]~q ),
	.datad(\SRAM|tilePointerY [2]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1277_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1277 .lut_mask = 16'hEE50;
defparam \SRAM|DataToSRAM~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y25_N14
cycloneive_lcell_comb \SRAM|DataToSRAM~1278 (
// Equation(s):
// \SRAM|DataToSRAM~1278_combout  = (\SRAM|tilePointerY [1] & ((\SRAM|DataToSRAM~1277_combout  & ((\tiledRasterizer|shader|cBufferTile1[5][6][15]~q ))) # (!\SRAM|DataToSRAM~1277_combout  & (\tiledRasterizer|shader|cBufferTile1[5][2][15]~q )))) # 
// (!\SRAM|tilePointerY [1] & (((\SRAM|DataToSRAM~1277_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\tiledRasterizer|shader|cBufferTile1[5][2][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[5][6][15]~q ),
	.datad(\SRAM|DataToSRAM~1277_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1278_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1278 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y21_N19
dffeas \tiledRasterizer|shader|cBufferTile1[4][4][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][4][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y21_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][6][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][6][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][6][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N29
dffeas \tiledRasterizer|shader|cBufferTile1[4][0][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][0][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y24_N3
dffeas \tiledRasterizer|shader|cBufferTile1[4][2][15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiledRasterizer|shader|cBufferTile1[4][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tiledRasterizer|shader|cBufferTile1[4][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tiledRasterizer|shader|cBufferTile1[4][2][15] .is_wysiwyg = "true";
defparam \tiledRasterizer|shader|cBufferTile1[4][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1279 (
// Equation(s):
// \SRAM|DataToSRAM~1279_combout  = (\SRAM|tilePointerY [2] & (\SRAM|tilePointerY [1])) # (!\SRAM|tilePointerY [2] & ((\SRAM|tilePointerY [1] & ((\tiledRasterizer|shader|cBufferTile1[4][2][15]~q ))) # (!\SRAM|tilePointerY [1] & 
// (\tiledRasterizer|shader|cBufferTile1[4][0][15]~q ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|tilePointerY [1]),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][0][15]~q ),
	.datad(\tiledRasterizer|shader|cBufferTile1[4][2][15]~q ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1279_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1279 .lut_mask = 16'hDC98;
defparam \SRAM|DataToSRAM~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N28
cycloneive_lcell_comb \SRAM|DataToSRAM~1280 (
// Equation(s):
// \SRAM|DataToSRAM~1280_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|DataToSRAM~1279_combout  & ((\tiledRasterizer|shader|cBufferTile1[4][6][15]~q ))) # (!\SRAM|DataToSRAM~1279_combout  & (\tiledRasterizer|shader|cBufferTile1[4][4][15]~q )))) # 
// (!\SRAM|tilePointerY [2] & (((\SRAM|DataToSRAM~1279_combout ))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\tiledRasterizer|shader|cBufferTile1[4][4][15]~q ),
	.datac(\tiledRasterizer|shader|cBufferTile1[4][6][15]~q ),
	.datad(\SRAM|DataToSRAM~1279_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1280_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1280 .lut_mask = 16'hF588;
defparam \SRAM|DataToSRAM~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y21_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1281 (
// Equation(s):
// \SRAM|DataToSRAM~1281_combout  = (\SRAM|tilePointerX [1] & (((\SRAM|tilePointerX [0])))) # (!\SRAM|tilePointerX [1] & ((\SRAM|tilePointerX [0] & (\SRAM|DataToSRAM~1278_combout )) # (!\SRAM|tilePointerX [0] & ((\SRAM|DataToSRAM~1280_combout )))))

	.dataa(\SRAM|DataToSRAM~1278_combout ),
	.datab(\SRAM|DataToSRAM~1280_combout ),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|tilePointerX [0]),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1281_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1281 .lut_mask = 16'hFA0C;
defparam \SRAM|DataToSRAM~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N20
cycloneive_lcell_comb \SRAM|DataToSRAM~1284 (
// Equation(s):
// \SRAM|DataToSRAM~1284_combout  = (\SRAM|tilePointerX [1] & ((\SRAM|DataToSRAM~1281_combout  & ((\SRAM|DataToSRAM~1283_combout ))) # (!\SRAM|DataToSRAM~1281_combout  & (\SRAM|DataToSRAM~1276_combout )))) # (!\SRAM|tilePointerX [1] & 
// (((\SRAM|DataToSRAM~1281_combout ))))

	.dataa(\SRAM|DataToSRAM~1276_combout ),
	.datab(\SRAM|tilePointerX [1]),
	.datac(\SRAM|DataToSRAM~1283_combout ),
	.datad(\SRAM|DataToSRAM~1281_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1284_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1284 .lut_mask = 16'hF388;
defparam \SRAM|DataToSRAM~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y21_N4
cycloneive_lcell_comb \SRAM|DataToSRAM~1316 (
// Equation(s):
// \SRAM|DataToSRAM~1316_combout  = (\SRAM|DataToSRAM~1305_combout  & ((\SRAM|DataToSRAM~1315_combout ) # ((!\SRAM|tilePointerX [2])))) # (!\SRAM|DataToSRAM~1305_combout  & (((\SRAM|tilePointerX [2] & \SRAM|DataToSRAM~1284_combout ))))

	.dataa(\SRAM|DataToSRAM~1315_combout ),
	.datab(\SRAM|DataToSRAM~1305_combout ),
	.datac(\SRAM|tilePointerX [2]),
	.datad(\SRAM|DataToSRAM~1284_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1316_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1316 .lut_mask = 16'hBC8C;
defparam \SRAM|DataToSRAM~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y19_N6
cycloneive_lcell_comb \SRAM|DataToSRAM~1359 (
// Equation(s):
// \SRAM|DataToSRAM~1359_combout  = (\nextStreamingTileID~0_combout  & ((\SRAM|DataToSRAM~1316_combout ))) # (!\nextStreamingTileID~0_combout  & (\SRAM|DataToSRAM~1358_combout ))

	.dataa(gnd),
	.datab(\SRAM|DataToSRAM~1358_combout ),
	.datac(\nextStreamingTileID~0_combout ),
	.datad(\SRAM|DataToSRAM~1316_combout ),
	.cin(gnd),
	.combout(\SRAM|DataToSRAM~1359_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|DataToSRAM~1359 .lut_mask = 16'hFC0C;
defparam \SRAM|DataToSRAM~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y19_N7
dffeas \SRAM|DataToSRAM[15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|DataToSRAM~1359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|DataToSRAM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|DataToSRAM[15] .is_wysiwyg = "true";
defparam \SRAM|DataToSRAM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N10
cycloneive_lcell_comb \SRAM|SRAM_ADDR~15 (
// Equation(s):
// \SRAM|SRAM_ADDR~15_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [0])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [0])))

	.dataa(\VGAtiming|h_counter [0]),
	.datab(gnd),
	.datac(\SRAM|tilePointerX [0]),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~15 .lut_mask = 16'hAAF0;
defparam \SRAM|SRAM_ADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N8
cycloneive_lcell_comb \SRAM|SRAM_ADDR[0]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[0]~feeder_combout  = \SRAM|SRAM_ADDR~15_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[0]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N14
cycloneive_lcell_comb \SRAM|SRAM_ADDR[8]~16 (
// Equation(s):
// \SRAM|SRAM_ADDR[8]~16_combout  = (\SRAM|state.feedingVGA~q ) # (!\SRAM|idle~q )

	.dataa(gnd),
	.datab(\SRAM|state.feedingVGA~q ),
	.datac(gnd),
	.datad(\SRAM|idle~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8]~16 .lut_mask = 16'hCCFF;
defparam \SRAM|SRAM_ADDR[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N9
dffeas \SRAM|SRAM_ADDR[0] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N20
cycloneive_lcell_comb \SRAM|SRAM_ADDR~17 (
// Equation(s):
// \SRAM|SRAM_ADDR~17_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [1])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [1])))

	.dataa(\VGAtiming|h_counter [1]),
	.datab(gnd),
	.datac(\SRAM|tilePointerX [1]),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~17 .lut_mask = 16'hAAF0;
defparam \SRAM|SRAM_ADDR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N18
cycloneive_lcell_comb \SRAM|SRAM_ADDR[1]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[1]~feeder_combout  = \SRAM|SRAM_ADDR~17_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[1]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N19
dffeas \SRAM|SRAM_ADDR[1] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N30
cycloneive_lcell_comb \SRAM|SRAM_ADDR~18 (
// Equation(s):
// \SRAM|SRAM_ADDR~18_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [2])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|tilePointerX [2])))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [2]),
	.datac(\SRAM|state.feedingVGA~q ),
	.datad(\SRAM|tilePointerX [2]),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~18 .lut_mask = 16'hCFC0;
defparam \SRAM|SRAM_ADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N28
cycloneive_lcell_comb \SRAM|SRAM_ADDR[2]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[2]~feeder_combout  = \SRAM|SRAM_ADDR~18_combout 

	.dataa(\SRAM|SRAM_ADDR~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[2]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N29
dffeas \SRAM|SRAM_ADDR[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N9
dffeas \streamingxOffset[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[3] .is_wysiwyg = "true";
defparam \streamingxOffset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N12
cycloneive_lcell_comb \streamTileTrigger~feeder (
// Equation(s):
// \streamTileTrigger~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\streamTileTrigger~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamTileTrigger~feeder .lut_mask = 16'hFFFF;
defparam \streamTileTrigger~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N13
dffeas streamTileTrigger(
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamTileTrigger~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\streamTileTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam streamTileTrigger.is_wysiwyg = "true";
defparam streamTileTrigger.power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y20_N15
dffeas \SRAM|lastTrigger (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\streamTileTrigger~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|lastTrigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|lastTrigger .is_wysiwyg = "true";
defparam \SRAM|lastTrigger .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N14
cycloneive_lcell_comb \SRAM|tileOffsetX[3]~0 (
// Equation(s):
// \SRAM|tileOffsetX[3]~0_combout  = (\SRAM|idle~q  & (!\SRAM|state.feedingVGA~q  & ((\SRAM|lastTrigger~q ) # (\streamTileTrigger~q ))))

	.dataa(\SRAM|idle~q ),
	.datab(\SRAM|state.feedingVGA~q ),
	.datac(\SRAM|lastTrigger~q ),
	.datad(\streamTileTrigger~q ),
	.cin(gnd),
	.combout(\SRAM|tileOffsetX[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|tileOffsetX[3]~0 .lut_mask = 16'h2220;
defparam \SRAM|tileOffsetX[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N11
dffeas \SRAM|tileOffsetX[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[3] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N10
cycloneive_lcell_comb \SRAM|Add0~0 (
// Equation(s):
// \SRAM|Add0~0_combout  = (\SRAM|tilePointerX [3] & (\SRAM|tileOffsetX [3] $ (VCC))) # (!\SRAM|tilePointerX [3] & (\SRAM|tileOffsetX [3] & VCC))
// \SRAM|Add0~1  = CARRY((\SRAM|tilePointerX [3] & \SRAM|tileOffsetX [3]))

	.dataa(\SRAM|tilePointerX [3]),
	.datab(\SRAM|tileOffsetX [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add0~0_combout ),
	.cout(\SRAM|Add0~1 ));
// synopsys translate_off
defparam \SRAM|Add0~0 .lut_mask = 16'h6688;
defparam \SRAM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR~19 (
// Equation(s):
// \SRAM|SRAM_ADDR~19_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [3])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|Add0~0_combout )))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [3]),
	.datac(\SRAM|Add0~0_combout ),
	.datad(\SRAM|state.feedingVGA~q ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~19 .lut_mask = 16'hCCF0;
defparam \SRAM|SRAM_ADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N6
cycloneive_lcell_comb \SRAM|SRAM_ADDR[3]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[3]~feeder_combout  = \SRAM|SRAM_ADDR~19_combout 

	.dataa(gnd),
	.datab(\SRAM|SRAM_ADDR~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[3]~feeder .lut_mask = 16'hCCCC;
defparam \SRAM|SRAM_ADDR[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N7
dffeas \SRAM|SRAM_ADDR[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y25_N1
dffeas \streamingxOffset[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[4] .is_wysiwyg = "true";
defparam \streamingxOffset[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N13
dffeas \SRAM|tileOffsetX[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[4] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
cycloneive_lcell_comb \SRAM|Add0~2 (
// Equation(s):
// \SRAM|Add0~2_combout  = (\SRAM|tileOffsetX [4] & ((\SRAM|tilePointerX [4] & (\SRAM|Add0~1  & VCC)) # (!\SRAM|tilePointerX [4] & (!\SRAM|Add0~1 )))) # (!\SRAM|tileOffsetX [4] & ((\SRAM|tilePointerX [4] & (!\SRAM|Add0~1 )) # (!\SRAM|tilePointerX [4] & 
// ((\SRAM|Add0~1 ) # (GND)))))
// \SRAM|Add0~3  = CARRY((\SRAM|tileOffsetX [4] & (!\SRAM|tilePointerX [4] & !\SRAM|Add0~1 )) # (!\SRAM|tileOffsetX [4] & ((!\SRAM|Add0~1 ) # (!\SRAM|tilePointerX [4]))))

	.dataa(\SRAM|tileOffsetX [4]),
	.datab(\SRAM|tilePointerX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~1 ),
	.combout(\SRAM|Add0~2_combout ),
	.cout(\SRAM|Add0~3 ));
// synopsys translate_off
defparam \SRAM|Add0~2 .lut_mask = 16'h9617;
defparam \SRAM|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR~20 (
// Equation(s):
// \SRAM|SRAM_ADDR~20_combout  = (\SRAM|state.feedingVGA~q  & (\VGAtiming|h_counter [4])) # (!\SRAM|state.feedingVGA~q  & ((\SRAM|Add0~2_combout )))

	.dataa(gnd),
	.datab(\VGAtiming|h_counter [4]),
	.datac(\SRAM|state.feedingVGA~q ),
	.datad(\SRAM|Add0~2_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR~20 .lut_mask = 16'hCFC0;
defparam \SRAM|SRAM_ADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \SRAM|SRAM_ADDR[4]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[4]~feeder_combout  = \SRAM|SRAM_ADDR~20_combout 

	.dataa(\SRAM|SRAM_ADDR~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[4]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y20_N25
dffeas \SRAM|SRAM_ADDR[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y25_N17
dffeas \streamingxOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[5] .is_wysiwyg = "true";
defparam \streamingxOffset[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N15
dffeas \SRAM|tileOffsetX[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[5] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
cycloneive_lcell_comb \SRAM|Add0~4 (
// Equation(s):
// \SRAM|Add0~4_combout  = ((\SRAM|tilePointerX [5] $ (\SRAM|tileOffsetX [5] $ (!\SRAM|Add0~3 )))) # (GND)
// \SRAM|Add0~5  = CARRY((\SRAM|tilePointerX [5] & ((\SRAM|tileOffsetX [5]) # (!\SRAM|Add0~3 ))) # (!\SRAM|tilePointerX [5] & (\SRAM|tileOffsetX [5] & !\SRAM|Add0~3 )))

	.dataa(\SRAM|tilePointerX [5]),
	.datab(\SRAM|tileOffsetX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~3 ),
	.combout(\SRAM|Add0~4_combout ),
	.cout(\SRAM|Add0~5 ));
// synopsys translate_off
defparam \SRAM|Add0~4 .lut_mask = 16'h698E;
defparam \SRAM|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N0
cycloneive_lcell_comb \SRAM|SRAM_ADDR[5]~21 (
// Equation(s):
// \SRAM|SRAM_ADDR[5]~21_combout  = (\SRAM|Add0~4_combout  & (\SRAM|tilePointerY [0] $ (VCC))) # (!\SRAM|Add0~4_combout  & (\SRAM|tilePointerY [0] & VCC))
// \SRAM|SRAM_ADDR[5]~22  = CARRY((\SRAM|Add0~4_combout  & \SRAM|tilePointerY [0]))

	.dataa(\SRAM|Add0~4_combout ),
	.datab(\SRAM|tilePointerY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[5]~21_combout ),
	.cout(\SRAM|SRAM_ADDR[5]~22 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5]~21 .lut_mask = 16'h6688;
defparam \SRAM|SRAM_ADDR[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N8
cycloneive_lcell_comb \SRAM|SRAM_ADDR[5]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[5]~feeder_combout  = \SRAM|SRAM_ADDR[5]~21_combout 

	.dataa(\SRAM|SRAM_ADDR[5]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N2
cycloneive_lcell_comb \SRAM|Add3~0 (
// Equation(s):
// \SRAM|Add3~0_combout  = (\VGAtiming|v_counter [0] & (\VGAtiming|h_counter [5] $ (VCC))) # (!\VGAtiming|v_counter [0] & (\VGAtiming|h_counter [5] & VCC))
// \SRAM|Add3~1  = CARRY((\VGAtiming|v_counter [0] & \VGAtiming|h_counter [5]))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|h_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add3~0_combout ),
	.cout(\SRAM|Add3~1 ));
// synopsys translate_off
defparam \SRAM|Add3~0 .lut_mask = 16'h6688;
defparam \SRAM|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N9
dffeas \SRAM|SRAM_ADDR[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[5]~feeder_combout ),
	.asdata(\SRAM|Add3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N5
dffeas \streamingxOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasterxOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[6] .is_wysiwyg = "true";
defparam \streamingxOffset[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N17
dffeas \SRAM|tileOffsetX[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[6] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneive_lcell_comb \SRAM|Add0~6 (
// Equation(s):
// \SRAM|Add0~6_combout  = (\SRAM|tilePointerX [6] & ((\SRAM|tileOffsetX [6] & (\SRAM|Add0~5  & VCC)) # (!\SRAM|tileOffsetX [6] & (!\SRAM|Add0~5 )))) # (!\SRAM|tilePointerX [6] & ((\SRAM|tileOffsetX [6] & (!\SRAM|Add0~5 )) # (!\SRAM|tileOffsetX [6] & 
// ((\SRAM|Add0~5 ) # (GND)))))
// \SRAM|Add0~7  = CARRY((\SRAM|tilePointerX [6] & (!\SRAM|tileOffsetX [6] & !\SRAM|Add0~5 )) # (!\SRAM|tilePointerX [6] & ((!\SRAM|Add0~5 ) # (!\SRAM|tileOffsetX [6]))))

	.dataa(\SRAM|tilePointerX [6]),
	.datab(\SRAM|tileOffsetX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~5 ),
	.combout(\SRAM|Add0~6_combout ),
	.cout(\SRAM|Add0~7 ));
// synopsys translate_off
defparam \SRAM|Add0~6 .lut_mask = 16'h9617;
defparam \SRAM|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N2
cycloneive_lcell_comb \SRAM|SRAM_ADDR[6]~23 (
// Equation(s):
// \SRAM|SRAM_ADDR[6]~23_combout  = (\SRAM|Add0~6_combout  & ((\SRAM|tilePointerY [1] & (\SRAM|SRAM_ADDR[5]~22  & VCC)) # (!\SRAM|tilePointerY [1] & (!\SRAM|SRAM_ADDR[5]~22 )))) # (!\SRAM|Add0~6_combout  & ((\SRAM|tilePointerY [1] & (!\SRAM|SRAM_ADDR[5]~22 
// )) # (!\SRAM|tilePointerY [1] & ((\SRAM|SRAM_ADDR[5]~22 ) # (GND)))))
// \SRAM|SRAM_ADDR[6]~24  = CARRY((\SRAM|Add0~6_combout  & (!\SRAM|tilePointerY [1] & !\SRAM|SRAM_ADDR[5]~22 )) # (!\SRAM|Add0~6_combout  & ((!\SRAM|SRAM_ADDR[5]~22 ) # (!\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|Add0~6_combout ),
	.datab(\SRAM|tilePointerY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[5]~22 ),
	.combout(\SRAM|SRAM_ADDR[6]~23_combout ),
	.cout(\SRAM|SRAM_ADDR[6]~24 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6]~23 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR[6]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[6]~feeder_combout  = \SRAM|SRAM_ADDR[6]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[6]~23_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N4
cycloneive_lcell_comb \SRAM|Add3~2 (
// Equation(s):
// \SRAM|Add3~2_combout  = (\VGAtiming|h_counter [6] & ((\VGAtiming|v_counter [1] & (\SRAM|Add3~1  & VCC)) # (!\VGAtiming|v_counter [1] & (!\SRAM|Add3~1 )))) # (!\VGAtiming|h_counter [6] & ((\VGAtiming|v_counter [1] & (!\SRAM|Add3~1 )) # 
// (!\VGAtiming|v_counter [1] & ((\SRAM|Add3~1 ) # (GND)))))
// \SRAM|Add3~3  = CARRY((\VGAtiming|h_counter [6] & (!\VGAtiming|v_counter [1] & !\SRAM|Add3~1 )) # (!\VGAtiming|h_counter [6] & ((!\SRAM|Add3~1 ) # (!\VGAtiming|v_counter [1]))))

	.dataa(\VGAtiming|h_counter [6]),
	.datab(\VGAtiming|v_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~1 ),
	.combout(\SRAM|Add3~2_combout ),
	.cout(\SRAM|Add3~3 ));
// synopsys translate_off
defparam \SRAM|Add3~2 .lut_mask = 16'h9617;
defparam \SRAM|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N27
dffeas \SRAM|SRAM_ADDR[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[6]~feeder_combout ),
	.asdata(\SRAM|Add3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y25_N2
cycloneive_lcell_comb \streamingxOffset[7]~feeder (
// Equation(s):
// \streamingxOffset[7]~feeder_combout  = rasterxOffset[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasterxOffset[7]),
	.cin(gnd),
	.combout(\streamingxOffset[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingxOffset[7]~feeder .lut_mask = 16'hFF00;
defparam \streamingxOffset[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y25_N3
dffeas \streamingxOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingxOffset[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[7] .is_wysiwyg = "true";
defparam \streamingxOffset[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N19
dffeas \SRAM|tileOffsetX[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[7] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
cycloneive_lcell_comb \SRAM|Add0~8 (
// Equation(s):
// \SRAM|Add0~8_combout  = ((\SRAM|tilePointerX [7] $ (\SRAM|tileOffsetX [7] $ (!\SRAM|Add0~7 )))) # (GND)
// \SRAM|Add0~9  = CARRY((\SRAM|tilePointerX [7] & ((\SRAM|tileOffsetX [7]) # (!\SRAM|Add0~7 ))) # (!\SRAM|tilePointerX [7] & (\SRAM|tileOffsetX [7] & !\SRAM|Add0~7 )))

	.dataa(\SRAM|tilePointerX [7]),
	.datab(\SRAM|tileOffsetX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~7 ),
	.combout(\SRAM|Add0~8_combout ),
	.cout(\SRAM|Add0~9 ));
// synopsys translate_off
defparam \SRAM|Add0~8 .lut_mask = 16'h698E;
defparam \SRAM|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N4
cycloneive_lcell_comb \SRAM|SRAM_ADDR[7]~25 (
// Equation(s):
// \SRAM|SRAM_ADDR[7]~25_combout  = ((\SRAM|tilePointerY [2] $ (\SRAM|Add0~8_combout  $ (!\SRAM|SRAM_ADDR[6]~24 )))) # (GND)
// \SRAM|SRAM_ADDR[7]~26  = CARRY((\SRAM|tilePointerY [2] & ((\SRAM|Add0~8_combout ) # (!\SRAM|SRAM_ADDR[6]~24 ))) # (!\SRAM|tilePointerY [2] & (\SRAM|Add0~8_combout  & !\SRAM|SRAM_ADDR[6]~24 )))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[6]~24 ),
	.combout(\SRAM|SRAM_ADDR[7]~25_combout ),
	.cout(\SRAM|SRAM_ADDR[7]~26 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7]~25 .lut_mask = 16'h698E;
defparam \SRAM|SRAM_ADDR[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N20
cycloneive_lcell_comb \SRAM|SRAM_ADDR[7]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[7]~feeder_combout  = \SRAM|SRAM_ADDR[7]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[7]~25_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N6
cycloneive_lcell_comb \SRAM|Add3~4 (
// Equation(s):
// \SRAM|Add3~4_combout  = ((\VGAtiming|v_counter [2] $ (\VGAtiming|h_counter [7] $ (!\SRAM|Add3~3 )))) # (GND)
// \SRAM|Add3~5  = CARRY((\VGAtiming|v_counter [2] & ((\VGAtiming|h_counter [7]) # (!\SRAM|Add3~3 ))) # (!\VGAtiming|v_counter [2] & (\VGAtiming|h_counter [7] & !\SRAM|Add3~3 )))

	.dataa(\VGAtiming|v_counter [2]),
	.datab(\VGAtiming|h_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~3 ),
	.combout(\SRAM|Add3~4_combout ),
	.cout(\SRAM|Add3~5 ));
// synopsys translate_off
defparam \SRAM|Add3~4 .lut_mask = 16'h698E;
defparam \SRAM|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N21
dffeas \SRAM|SRAM_ADDR[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[7]~feeder_combout ),
	.asdata(\SRAM|Add3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N30
cycloneive_lcell_comb \streamingyOffset[3]~feeder (
// Equation(s):
// \streamingyOffset[3]~feeder_combout  = rasteryOffset[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[3]),
	.cin(gnd),
	.combout(\streamingyOffset[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[3]~feeder .lut_mask = 16'hFF00;
defparam \streamingyOffset[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N31
dffeas \streamingyOffset[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[3] .is_wysiwyg = "true";
defparam \streamingyOffset[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N9
dffeas \SRAM|tileOffsetY[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[3] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N8
cycloneive_lcell_comb \SRAM|Add1~0 (
// Equation(s):
// \SRAM|Add1~0_combout  = (\SRAM|tilePointerY [3] & (\SRAM|tileOffsetY [3] $ (VCC))) # (!\SRAM|tilePointerY [3] & (\SRAM|tileOffsetY [3] & VCC))
// \SRAM|Add1~1  = CARRY((\SRAM|tilePointerY [3] & \SRAM|tileOffsetY [3]))

	.dataa(\SRAM|tilePointerY [3]),
	.datab(\SRAM|tileOffsetY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Add1~0_combout ),
	.cout(\SRAM|Add1~1 ));
// synopsys translate_off
defparam \SRAM|Add1~0 .lut_mask = 16'h6688;
defparam \SRAM|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][8]~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][8]~0_combout  = \SRAM|tilePointerY [0] $ (\SRAM|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][8]~0 .lut_mask = 16'h0FF0;
defparam \SRAM|Mult0|mult_core|romout[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N30
cycloneive_lcell_comb \streamingxOffset[8]~feeder (
// Equation(s):
// \streamingxOffset[8]~feeder_combout  = rasterxOffset[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasterxOffset[8]),
	.cin(gnd),
	.combout(\streamingxOffset[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingxOffset[8]~feeder .lut_mask = 16'hFF00;
defparam \streamingxOffset[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N31
dffeas \streamingxOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingxOffset[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[8] .is_wysiwyg = "true";
defparam \streamingxOffset[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N21
dffeas \SRAM|tileOffsetX[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[8] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N20
cycloneive_lcell_comb \SRAM|Add0~10 (
// Equation(s):
// \SRAM|Add0~10_combout  = (\SRAM|tileOffsetX [8] & (!\SRAM|Add0~9 )) # (!\SRAM|tileOffsetX [8] & ((\SRAM|Add0~9 ) # (GND)))
// \SRAM|Add0~11  = CARRY((!\SRAM|Add0~9 ) # (!\SRAM|tileOffsetX [8]))

	.dataa(gnd),
	.datab(\SRAM|tileOffsetX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~9 ),
	.combout(\SRAM|Add0~10_combout ),
	.cout(\SRAM|Add0~11 ));
// synopsys translate_off
defparam \SRAM|Add0~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N6
cycloneive_lcell_comb \SRAM|SRAM_ADDR[8]~27 (
// Equation(s):
// \SRAM|SRAM_ADDR[8]~27_combout  = (\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & ((\SRAM|Add0~10_combout  & (\SRAM|SRAM_ADDR[7]~26  & VCC)) # (!\SRAM|Add0~10_combout  & (!\SRAM|SRAM_ADDR[7]~26 )))) # (!\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & 
// ((\SRAM|Add0~10_combout  & (!\SRAM|SRAM_ADDR[7]~26 )) # (!\SRAM|Add0~10_combout  & ((\SRAM|SRAM_ADDR[7]~26 ) # (GND)))))
// \SRAM|SRAM_ADDR[8]~28  = CARRY((\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & (!\SRAM|Add0~10_combout  & !\SRAM|SRAM_ADDR[7]~26 )) # (!\SRAM|Mult0|mult_core|romout[0][8]~0_combout  & ((!\SRAM|SRAM_ADDR[7]~26 ) # (!\SRAM|Add0~10_combout ))))

	.dataa(\SRAM|Mult0|mult_core|romout[0][8]~0_combout ),
	.datab(\SRAM|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[7]~26 ),
	.combout(\SRAM|SRAM_ADDR[8]~27_combout ),
	.cout(\SRAM|SRAM_ADDR[8]~28 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8]~27 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N30
cycloneive_lcell_comb \SRAM|SRAM_ADDR[8]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[8]~feeder_combout  = \SRAM|SRAM_ADDR[8]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[8]~27_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N0
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][8]~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][8]~0_combout  = \VGAtiming|v_counter [3] $ (\VGAtiming|v_counter [0])

	.dataa(\VGAtiming|v_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGAtiming|v_counter [0]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][8]~0 .lut_mask = 16'h55AA;
defparam \SRAM|Mult1|mult_core|romout[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N8
cycloneive_lcell_comb \SRAM|Add3~6 (
// Equation(s):
// \SRAM|Add3~6_combout  = (\VGAtiming|h_counter [8] & ((\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (\SRAM|Add3~5  & VCC)) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (!\SRAM|Add3~5 )))) # (!\VGAtiming|h_counter [8] & 
// ((\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & (!\SRAM|Add3~5 )) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & ((\SRAM|Add3~5 ) # (GND)))))
// \SRAM|Add3~7  = CARRY((\VGAtiming|h_counter [8] & (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout  & !\SRAM|Add3~5 )) # (!\VGAtiming|h_counter [8] & ((!\SRAM|Add3~5 ) # (!\SRAM|Mult1|mult_core|romout[0][8]~0_combout ))))

	.dataa(\VGAtiming|h_counter [8]),
	.datab(\SRAM|Mult1|mult_core|romout[0][8]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~5 ),
	.combout(\SRAM|Add3~6_combout ),
	.cout(\SRAM|Add3~7 ));
// synopsys translate_off
defparam \SRAM|Add3~6 .lut_mask = 16'h9617;
defparam \SRAM|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N31
dffeas \SRAM|SRAM_ADDR[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[8]~feeder_combout ),
	.asdata(\SRAM|Add3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N16
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][9]~1 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][9]~1_combout  = \SRAM|tilePointerY [1] $ (((\SRAM|tilePointerY [0] & !\SRAM|Add1~0_combout )))

	.dataa(gnd),
	.datab(\SRAM|tilePointerY [0]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][9]~1 .lut_mask = 16'hF03C;
defparam \SRAM|Mult0|mult_core|romout[0][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N0
cycloneive_lcell_comb \streamingyOffset[4]~feeder (
// Equation(s):
// \streamingyOffset[4]~feeder_combout  = rasteryOffset[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[4]),
	.cin(gnd),
	.combout(\streamingyOffset[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[4]~feeder .lut_mask = 16'hFF00;
defparam \streamingyOffset[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N1
dffeas \streamingyOffset[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[4] .is_wysiwyg = "true";
defparam \streamingyOffset[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N11
dffeas \SRAM|tileOffsetY[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[4] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N10
cycloneive_lcell_comb \SRAM|Add1~2 (
// Equation(s):
// \SRAM|Add1~2_combout  = (\SRAM|tileOffsetY [4] & ((\SRAM|tilePointerY [4] & (\SRAM|Add1~1  & VCC)) # (!\SRAM|tilePointerY [4] & (!\SRAM|Add1~1 )))) # (!\SRAM|tileOffsetY [4] & ((\SRAM|tilePointerY [4] & (!\SRAM|Add1~1 )) # (!\SRAM|tilePointerY [4] & 
// ((\SRAM|Add1~1 ) # (GND)))))
// \SRAM|Add1~3  = CARRY((\SRAM|tileOffsetY [4] & (!\SRAM|tilePointerY [4] & !\SRAM|Add1~1 )) # (!\SRAM|tileOffsetY [4] & ((!\SRAM|Add1~1 ) # (!\SRAM|tilePointerY [4]))))

	.dataa(\SRAM|tileOffsetY [4]),
	.datab(\SRAM|tilePointerY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~1 ),
	.combout(\SRAM|Add1~2_combout ),
	.cout(\SRAM|Add1~3 ));
// synopsys translate_off
defparam \SRAM|Add1~2 .lut_mask = 16'h9617;
defparam \SRAM|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & (\SRAM|Add1~2_combout  $ (VCC))) # (!\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & (\SRAM|Add1~2_combout  & VCC))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\SRAM|Mult0|mult_core|romout[0][9]~1_combout  & \SRAM|Add1~2_combout ))

	.dataa(\SRAM|Mult0|mult_core|romout[0][9]~1_combout ),
	.datab(\SRAM|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N18
cycloneive_lcell_comb \streamingxOffset[9]~feeder (
// Equation(s):
// \streamingxOffset[9]~feeder_combout  = rasterxOffset[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasterxOffset[9]),
	.cin(gnd),
	.combout(\streamingxOffset[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingxOffset[9]~feeder .lut_mask = 16'hFF00;
defparam \streamingxOffset[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N19
dffeas \streamingxOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingxOffset[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingxOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingxOffset[9] .is_wysiwyg = "true";
defparam \streamingxOffset[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N23
dffeas \SRAM|tileOffsetX[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingxOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetX[9] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneive_lcell_comb \SRAM|Add0~12 (
// Equation(s):
// \SRAM|Add0~12_combout  = (\SRAM|tileOffsetX [9] & (\SRAM|Add0~11  $ (GND))) # (!\SRAM|tileOffsetX [9] & (!\SRAM|Add0~11  & VCC))
// \SRAM|Add0~13  = CARRY((\SRAM|tileOffsetX [9] & !\SRAM|Add0~11 ))

	.dataa(\SRAM|tileOffsetX [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add0~11 ),
	.combout(\SRAM|Add0~12_combout ),
	.cout(\SRAM|Add0~13 ));
// synopsys translate_off
defparam \SRAM|Add0~12 .lut_mask = 16'hA50A;
defparam \SRAM|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N8
cycloneive_lcell_comb \SRAM|SRAM_ADDR[9]~29 (
// Equation(s):
// \SRAM|SRAM_ADDR[9]~29_combout  = ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\SRAM|Add0~12_combout  $ (!\SRAM|SRAM_ADDR[8]~28 )))) # (GND)
// \SRAM|SRAM_ADDR[9]~30  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\SRAM|Add0~12_combout ) # (!\SRAM|SRAM_ADDR[8]~28 ))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// (\SRAM|Add0~12_combout  & !\SRAM|SRAM_ADDR[8]~28 )))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\SRAM|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[8]~28 ),
	.combout(\SRAM|SRAM_ADDR[9]~29_combout ),
	.cout(\SRAM|SRAM_ADDR[9]~30 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9]~29 .lut_mask = 16'h698E;
defparam \SRAM|SRAM_ADDR[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N24
cycloneive_lcell_comb \SRAM|SRAM_ADDR[9]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[9]~feeder_combout  = \SRAM|SRAM_ADDR[9]~29_combout 

	.dataa(\SRAM|SRAM_ADDR[9]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][9]~1 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][9]~1_combout  = \VGAtiming|v_counter [1] $ (((\VGAtiming|v_counter [0] & !\VGAtiming|v_counter [3])))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [3]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][9]~1 .lut_mask = 16'hF05A;
defparam \SRAM|Mult1|mult_core|romout[0][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\VGAtiming|v_counter [4] & (\SRAM|Mult1|mult_core|romout[0][9]~1_combout  $ (VCC))) # (!\VGAtiming|v_counter [4] & (\SRAM|Mult1|mult_core|romout[0][9]~1_combout  & VCC))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\VGAtiming|v_counter [4] & \SRAM|Mult1|mult_core|romout[0][9]~1_combout ))

	.dataa(\VGAtiming|v_counter [4]),
	.datab(\SRAM|Mult1|mult_core|romout[0][9]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N10
cycloneive_lcell_comb \SRAM|Add3~8 (
// Equation(s):
// \SRAM|Add3~8_combout  = ((\VGAtiming|h_counter [9] $ (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\SRAM|Add3~7 )))) # (GND)
// \SRAM|Add3~9  = CARRY((\VGAtiming|h_counter [9] & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\SRAM|Add3~7 ))) # (!\VGAtiming|h_counter [9] & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// !\SRAM|Add3~7 )))

	.dataa(\VGAtiming|h_counter [9]),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~7 ),
	.combout(\SRAM|Add3~8_combout ),
	.cout(\SRAM|Add3~9 ));
// synopsys translate_off
defparam \SRAM|Add3~8 .lut_mask = 16'h698E;
defparam \SRAM|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N25
dffeas \SRAM|SRAM_ADDR[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[9]~feeder_combout ),
	.asdata(\SRAM|Add3~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y19_N16
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][10]~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][10]~2_combout  = \SRAM|tilePointerY [2] $ (((\SRAM|tilePointerY [1] & (!\SRAM|tilePointerY [0])) # (!\SRAM|tilePointerY [1] & (\SRAM|tilePointerY [0] & \SRAM|Add1~0_combout ))))

	.dataa(\SRAM|tilePointerY [1]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [0]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][10]~2 .lut_mask = 16'h96C6;
defparam \SRAM|Mult0|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N2
cycloneive_lcell_comb \streamingyOffset[5]~feeder (
// Equation(s):
// \streamingyOffset[5]~feeder_combout  = rasteryOffset[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[5]),
	.cin(gnd),
	.combout(\streamingyOffset[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[5]~feeder .lut_mask = 16'hFF00;
defparam \streamingyOffset[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N3
dffeas \streamingyOffset[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[5] .is_wysiwyg = "true";
defparam \streamingyOffset[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N13
dffeas \SRAM|tileOffsetY[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[5] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N12
cycloneive_lcell_comb \SRAM|Add1~4 (
// Equation(s):
// \SRAM|Add1~4_combout  = ((\SRAM|tileOffsetY [5] $ (\SRAM|tilePointerY [5] $ (!\SRAM|Add1~3 )))) # (GND)
// \SRAM|Add1~5  = CARRY((\SRAM|tileOffsetY [5] & ((\SRAM|tilePointerY [5]) # (!\SRAM|Add1~3 ))) # (!\SRAM|tileOffsetY [5] & (\SRAM|tilePointerY [5] & !\SRAM|Add1~3 )))

	.dataa(\SRAM|tileOffsetY [5]),
	.datab(\SRAM|tilePointerY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~3 ),
	.combout(\SRAM|Add1~4_combout ),
	.cout(\SRAM|Add1~5 ));
// synopsys translate_off
defparam \SRAM|Add1~4 .lut_mask = 16'h698E;
defparam \SRAM|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N2
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & ((\SRAM|Add1~4_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # (!\SRAM|Add1~4_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & ((\SRAM|Add1~4_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Add1~4_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & (!\SRAM|Add1~4_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\SRAM|Mult0|mult_core|romout[0][10]~2_combout  & ((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Add1~4_combout ))))

	.dataa(\SRAM|Mult0|mult_core|romout[0][10]~2_combout ),
	.datab(\SRAM|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneive_lcell_comb \SRAM|Add0~14 (
// Equation(s):
// \SRAM|Add0~14_combout  = \SRAM|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add0~13 ),
	.combout(\SRAM|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add0~14 .lut_mask = 16'hF0F0;
defparam \SRAM|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N10
cycloneive_lcell_comb \SRAM|SRAM_ADDR[10]~31 (
// Equation(s):
// \SRAM|SRAM_ADDR[10]~31_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add0~14_combout  & (\SRAM|SRAM_ADDR[9]~30  & VCC)) # (!\SRAM|Add0~14_combout  & (!\SRAM|SRAM_ADDR[9]~30 )))) # 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add0~14_combout  & (!\SRAM|SRAM_ADDR[9]~30 )) # (!\SRAM|Add0~14_combout  & ((\SRAM|SRAM_ADDR[9]~30 ) # (GND)))))
// \SRAM|SRAM_ADDR[10]~32  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add0~14_combout  & !\SRAM|SRAM_ADDR[9]~30 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & 
// ((!\SRAM|SRAM_ADDR[9]~30 ) # (!\SRAM|Add0~14_combout ))))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\SRAM|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[9]~30 ),
	.combout(\SRAM|SRAM_ADDR[10]~31_combout ),
	.cout(\SRAM|SRAM_ADDR[10]~32 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10]~31 .lut_mask = 16'h9617;
defparam \SRAM|SRAM_ADDR[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N10
cycloneive_lcell_comb \SRAM|SRAM_ADDR[10]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[10]~feeder_combout  = \SRAM|SRAM_ADDR[10]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[10]~31_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][10]~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][10]~2_combout  = \VGAtiming|v_counter [2] $ (((\VGAtiming|v_counter [1] & ((!\VGAtiming|v_counter [0]))) # (!\VGAtiming|v_counter [1] & (\VGAtiming|v_counter [3] & \VGAtiming|v_counter [0]))))

	.dataa(\VGAtiming|v_counter [3]),
	.datab(\VGAtiming|v_counter [1]),
	.datac(\VGAtiming|v_counter [2]),
	.datad(\VGAtiming|v_counter [0]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][10]~2 .lut_mask = 16'hD23C;
defparam \SRAM|Mult1|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\VGAtiming|v_counter [5] & ((\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\VGAtiming|v_counter [5] & ((\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\VGAtiming|v_counter [5] & (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\VGAtiming|v_counter [5] & 
// ((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Mult1|mult_core|romout[0][10]~2_combout ))))

	.dataa(\VGAtiming|v_counter [5]),
	.datab(\SRAM|Mult1|mult_core|romout[0][10]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
cycloneive_lcell_comb \SRAM|Add3~10 (
// Equation(s):
// \SRAM|Add3~10_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add3~9 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add3~9 ) # (GND)))
// \SRAM|Add3~11  = CARRY((!\SRAM|Add3~9 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~9 ),
	.combout(\SRAM|Add3~10_combout ),
	.cout(\SRAM|Add3~11 ));
// synopsys translate_off
defparam \SRAM|Add3~10 .lut_mask = 16'h5A5F;
defparam \SRAM|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N11
dffeas \SRAM|SRAM_ADDR[10] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[10]~feeder_combout ),
	.asdata(\SRAM|Add3~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N26
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][11]~3 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][11]~3_combout  = (\SRAM|tilePointerY [2] & ((\SRAM|Add1~0_combout  & ((\SRAM|tilePointerY [1]) # (\SRAM|tilePointerY [0]))) # (!\SRAM|Add1~0_combout  & (!\SRAM|tilePointerY [1])))) # (!\SRAM|tilePointerY [2] & 
// (\SRAM|Add1~0_combout  $ (((\SRAM|tilePointerY [1] & \SRAM|tilePointerY [0])))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|Add1~0_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][11]~3 .lut_mask = 16'h9EC6;
defparam \SRAM|Mult0|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y24_N12
cycloneive_lcell_comb \streamingyOffset[6]~feeder (
// Equation(s):
// \streamingyOffset[6]~feeder_combout  = rasteryOffset[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rasteryOffset[6]),
	.cin(gnd),
	.combout(\streamingyOffset[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \streamingyOffset[6]~feeder .lut_mask = 16'hFF00;
defparam \streamingyOffset[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y24_N13
dffeas \streamingyOffset[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\streamingyOffset[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[6] .is_wysiwyg = "true";
defparam \streamingyOffset[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N15
dffeas \SRAM|tileOffsetY[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[6] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N14
cycloneive_lcell_comb \SRAM|Add1~6 (
// Equation(s):
// \SRAM|Add1~6_combout  = (\SRAM|tilePointerY [6] & ((\SRAM|tileOffsetY [6] & (\SRAM|Add1~5  & VCC)) # (!\SRAM|tileOffsetY [6] & (!\SRAM|Add1~5 )))) # (!\SRAM|tilePointerY [6] & ((\SRAM|tileOffsetY [6] & (!\SRAM|Add1~5 )) # (!\SRAM|tileOffsetY [6] & 
// ((\SRAM|Add1~5 ) # (GND)))))
// \SRAM|Add1~7  = CARRY((\SRAM|tilePointerY [6] & (!\SRAM|tileOffsetY [6] & !\SRAM|Add1~5 )) # (!\SRAM|tilePointerY [6] & ((!\SRAM|Add1~5 ) # (!\SRAM|tileOffsetY [6]))))

	.dataa(\SRAM|tilePointerY [6]),
	.datab(\SRAM|tileOffsetY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~5 ),
	.combout(\SRAM|Add1~6_combout ),
	.cout(\SRAM|Add1~7 ));
// synopsys translate_off
defparam \SRAM|Add1~6 .lut_mask = 16'h9617;
defparam \SRAM|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N4
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\SRAM|Mult0|mult_core|romout[0][11]~3_combout  $ (\SRAM|Add1~6_combout  $ (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult0|mult_core|romout[0][11]~3_combout  & ((\SRAM|Add1~6_combout ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\SRAM|Mult0|mult_core|romout[0][11]~3_combout  & (\SRAM|Add1~6_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SRAM|Mult0|mult_core|romout[0][11]~3_combout ),
	.datab(\SRAM|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneive_lcell_comb \SRAM|SRAM_ADDR[11]~33 (
// Equation(s):
// \SRAM|SRAM_ADDR[11]~33_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|SRAM_ADDR[10]~32  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|SRAM_ADDR[10]~32  & VCC))
// \SRAM|SRAM_ADDR[11]~34  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|SRAM_ADDR[10]~32 ))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[10]~32 ),
	.combout(\SRAM|SRAM_ADDR[11]~33_combout ),
	.cout(\SRAM|SRAM_ADDR[11]~34 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11]~33 .lut_mask = 16'hA50A;
defparam \SRAM|SRAM_ADDR[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N28
cycloneive_lcell_comb \SRAM|SRAM_ADDR[11]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[11]~feeder_combout  = \SRAM|SRAM_ADDR[11]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[11]~33_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][11]~3 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][11]~3_combout  = (\VGAtiming|v_counter [1] & (\VGAtiming|v_counter [3] $ (((\VGAtiming|v_counter [0] & !\VGAtiming|v_counter [2]))))) # (!\VGAtiming|v_counter [1] & ((\VGAtiming|v_counter [2] & ((\VGAtiming|v_counter [0]) # 
// (!\VGAtiming|v_counter [3]))) # (!\VGAtiming|v_counter [2] & ((\VGAtiming|v_counter [3])))))

	.dataa(\VGAtiming|v_counter [0]),
	.datab(\VGAtiming|v_counter [1]),
	.datac(\VGAtiming|v_counter [2]),
	.datad(\VGAtiming|v_counter [3]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][11]~3 .lut_mask = 16'hE738;
defparam \SRAM|Mult1|mult_core|romout[0][11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\VGAtiming|v_counter [6] $ (\SRAM|Mult1|mult_core|romout[0][11]~3_combout  $ (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\VGAtiming|v_counter [6] & ((\SRAM|Mult1|mult_core|romout[0][11]~3_combout ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # (!\VGAtiming|v_counter [6] & 
// (\SRAM|Mult1|mult_core|romout[0][11]~3_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\VGAtiming|v_counter [6]),
	.datab(\SRAM|Mult1|mult_core|romout[0][11]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N14
cycloneive_lcell_comb \SRAM|Add3~12 (
// Equation(s):
// \SRAM|Add3~12_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|Add3~11  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|Add3~11  & VCC))
// \SRAM|Add3~13  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|Add3~11 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~11 ),
	.combout(\SRAM|Add3~12_combout ),
	.cout(\SRAM|Add3~13 ));
// synopsys translate_off
defparam \SRAM|Add3~12 .lut_mask = 16'hC30C;
defparam \SRAM|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N29
dffeas \SRAM|SRAM_ADDR[11] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[11]~feeder_combout ),
	.asdata(\SRAM|Add3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N15
dffeas \streamingyOffset[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[7] .is_wysiwyg = "true";
defparam \streamingyOffset[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N17
dffeas \SRAM|tileOffsetY[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[7] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N16
cycloneive_lcell_comb \SRAM|Add1~8 (
// Equation(s):
// \SRAM|Add1~8_combout  = ((\SRAM|tilePointerY [7] $ (\SRAM|tileOffsetY [7] $ (!\SRAM|Add1~7 )))) # (GND)
// \SRAM|Add1~9  = CARRY((\SRAM|tilePointerY [7] & ((\SRAM|tileOffsetY [7]) # (!\SRAM|Add1~7 ))) # (!\SRAM|tilePointerY [7] & (\SRAM|tileOffsetY [7] & !\SRAM|Add1~7 )))

	.dataa(\SRAM|tilePointerY [7]),
	.datab(\SRAM|tileOffsetY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~7 ),
	.combout(\SRAM|Add1~8_combout ),
	.cout(\SRAM|Add1~9 ));
// synopsys translate_off
defparam \SRAM|Add1~8 .lut_mask = 16'h698E;
defparam \SRAM|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][8]~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][8]~4_combout  = \SRAM|Add1~8_combout  $ (\SRAM|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Add1~8_combout ),
	.datad(\SRAM|Add1~2_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][8]~4 .lut_mask = 16'h0FF0;
defparam \SRAM|Mult0|mult_core|romout[1][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y18_N28
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][12]~5 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][12]~5_combout  = (\SRAM|tilePointerY [2] & (!\SRAM|Add1~0_combout  & (\SRAM|tilePointerY [1]))) # (!\SRAM|tilePointerY [2] & (\SRAM|Add1~0_combout  & ((!\SRAM|tilePointerY [0]) # (!\SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [2]),
	.datab(\SRAM|Add1~0_combout ),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|tilePointerY [0]),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][12]~5 .lut_mask = 16'h2464;
defparam \SRAM|Mult0|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N6
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & ((\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & ((\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & (!\SRAM|Mult0|mult_core|romout[0][12]~5_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\SRAM|Mult0|mult_core|romout[1][8]~4_combout  & ((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult0|mult_core|romout[0][12]~5_combout ))))

	.dataa(\SRAM|Mult0|mult_core|romout[1][8]~4_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[0][12]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneive_lcell_comb \SRAM|SRAM_ADDR[12]~35 (
// Equation(s):
// \SRAM|SRAM_ADDR[12]~35_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|SRAM_ADDR[11]~34 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|SRAM_ADDR[11]~34 ) # (GND)))
// \SRAM|SRAM_ADDR[12]~36  = CARRY((!\SRAM|SRAM_ADDR[11]~34 ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[11]~34 ),
	.combout(\SRAM|SRAM_ADDR[12]~35_combout ),
	.cout(\SRAM|SRAM_ADDR[12]~36 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12]~35 .lut_mask = 16'h3C3F;
defparam \SRAM|SRAM_ADDR[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N22
cycloneive_lcell_comb \SRAM|SRAM_ADDR[12]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[12]~feeder_combout  = \SRAM|SRAM_ADDR[12]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[12]~35_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][12]~5 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][12]~5_combout  = (\VGAtiming|v_counter [2] & (!\VGAtiming|v_counter [3] & (\VGAtiming|v_counter [1]))) # (!\VGAtiming|v_counter [2] & (\VGAtiming|v_counter [3] & ((!\VGAtiming|v_counter [0]) # (!\VGAtiming|v_counter [1]))))

	.dataa(\VGAtiming|v_counter [2]),
	.datab(\VGAtiming|v_counter [3]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [0]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][12]~5 .lut_mask = 16'h2464;
defparam \SRAM|Mult1|mult_core|romout[0][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][8]~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][8]~4_combout  = \VGAtiming|v_counter [7] $ (\VGAtiming|v_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][8]~4 .lut_mask = 16'h0FF0;
defparam \SRAM|Mult1|mult_core|romout[1][8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\SRAM|Mult1|mult_core|romout[0][12]~5_combout  & ((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult1|mult_core|romout[1][8]~4_combout ))))

	.dataa(\SRAM|Mult1|mult_core|romout[0][12]~5_combout ),
	.datab(\SRAM|Mult1|mult_core|romout[1][8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
cycloneive_lcell_comb \SRAM|Add3~14 (
// Equation(s):
// \SRAM|Add3~14_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|Add3~13 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|Add3~13 ) # (GND)))
// \SRAM|Add3~15  = CARRY((!\SRAM|Add3~13 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~13 ),
	.combout(\SRAM|Add3~14_combout ),
	.cout(\SRAM|Add3~15 ));
// synopsys translate_off
defparam \SRAM|Add3~14 .lut_mask = 16'h5A5F;
defparam \SRAM|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N23
dffeas \SRAM|SRAM_ADDR[12] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[12]~feeder_combout ),
	.asdata(\SRAM|Add3~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y24_N29
dffeas \streamingyOffset[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[8] .is_wysiwyg = "true";
defparam \streamingyOffset[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N19
dffeas \SRAM|tileOffsetY[8] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[8] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N18
cycloneive_lcell_comb \SRAM|Add1~10 (
// Equation(s):
// \SRAM|Add1~10_combout  = (\SRAM|tileOffsetY [8] & (!\SRAM|Add1~9 )) # (!\SRAM|tileOffsetY [8] & ((\SRAM|Add1~9 ) # (GND)))
// \SRAM|Add1~11  = CARRY((!\SRAM|Add1~9 ) # (!\SRAM|tileOffsetY [8]))

	.dataa(\SRAM|tileOffsetY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~9 ),
	.combout(\SRAM|Add1~10_combout ),
	.cout(\SRAM|Add1~11 ));
// synopsys translate_off
defparam \SRAM|Add1~10 .lut_mask = 16'h5A5F;
defparam \SRAM|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y20_N16
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[0][13]~7 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[0][13]~7_combout  = (\SRAM|Add1~0_combout  & ((\SRAM|tilePointerY [2]) # ((\SRAM|tilePointerY [0] & \SRAM|tilePointerY [1]))))

	.dataa(\SRAM|tilePointerY [0]),
	.datab(\SRAM|tilePointerY [2]),
	.datac(\SRAM|tilePointerY [1]),
	.datad(\SRAM|Add1~0_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[0][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[0][13]~7 .lut_mask = 16'hEC00;
defparam \SRAM|Mult0|mult_core|romout[0][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N26
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][9]~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][9]~6_combout  = \SRAM|Add1~4_combout  $ (((\SRAM|Add1~2_combout  & !\SRAM|Add1~8_combout )))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(gnd),
	.datac(\SRAM|Add1~8_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][9]~6 .lut_mask = 16'hF50A;
defparam \SRAM|Mult0|mult_core|romout[1][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N8
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult0|mult_core|romout[0][13]~7_combout  $ (\SRAM|Mult0|mult_core|romout[1][9]~6_combout  $ (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult0|mult_core|romout[0][13]~7_combout  & ((\SRAM|Mult0|mult_core|romout[1][9]~6_combout ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\SRAM|Mult0|mult_core|romout[0][13]~7_combout  & (\SRAM|Mult0|mult_core|romout[1][9]~6_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult0|mult_core|romout[0][13]~7_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[1][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N18
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\SRAM|Add1~10_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\SRAM|Add1~10_combout  & 
// (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\SRAM|Add1~10_combout  & \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\SRAM|Add1~10_combout ),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR[13]~37 (
// Equation(s):
// \SRAM|SRAM_ADDR[13]~37_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\SRAM|SRAM_ADDR[12]~36  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & 
// (!\SRAM|SRAM_ADDR[12]~36  & VCC))
// \SRAM|SRAM_ADDR[13]~38  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\SRAM|SRAM_ADDR[12]~36 ))

	.dataa(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[12]~36 ),
	.combout(\SRAM|SRAM_ADDR[13]~37_combout ),
	.cout(\SRAM|SRAM_ADDR[13]~38 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13]~37 .lut_mask = 16'hA50A;
defparam \SRAM|SRAM_ADDR[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N0
cycloneive_lcell_comb \SRAM|SRAM_ADDR[13]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[13]~feeder_combout  = \SRAM|SRAM_ADDR[13]~37_combout 

	.dataa(\SRAM|SRAM_ADDR[13]~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13]~feeder .lut_mask = 16'hAAAA;
defparam \SRAM|SRAM_ADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[0][13]~7 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[0][13]~7_combout  = (\VGAtiming|v_counter [3] & ((\VGAtiming|v_counter [2]) # ((\VGAtiming|v_counter [0] & \VGAtiming|v_counter [1]))))

	.dataa(\VGAtiming|v_counter [2]),
	.datab(\VGAtiming|v_counter [0]),
	.datac(\VGAtiming|v_counter [1]),
	.datad(\VGAtiming|v_counter [3]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[0][13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[0][13]~7 .lut_mask = 16'hEA00;
defparam \SRAM|Mult1|mult_core|romout[0][13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][9]~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][9]~6_combout  = \VGAtiming|v_counter [5] $ (((!\VGAtiming|v_counter [7] & \VGAtiming|v_counter [4])))

	.dataa(\VGAtiming|v_counter [5]),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][9]~6 .lut_mask = 16'hA5AA;
defparam \SRAM|Mult1|mult_core|romout[1][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult1|mult_core|romout[0][13]~7_combout  $ (\SRAM|Mult1|mult_core|romout[1][9]~6_combout  $ (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult1|mult_core|romout[0][13]~7_combout  & ((\SRAM|Mult1|mult_core|romout[1][9]~6_combout ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\SRAM|Mult1|mult_core|romout[0][13]~7_combout  & (\SRAM|Mult1|mult_core|romout[1][9]~6_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult1|mult_core|romout[0][13]~7_combout ),
	.datab(\SRAM|Mult1|mult_core|romout[1][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\VGAtiming|v_counter [8] $ (VCC))) # 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (\VGAtiming|v_counter [8] & VCC))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & \VGAtiming|v_counter [8]))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\VGAtiming|v_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N18
cycloneive_lcell_comb \SRAM|Add3~16 (
// Equation(s):
// \SRAM|Add3~16_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\SRAM|Add3~15  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (!\SRAM|Add3~15  & VCC))
// \SRAM|Add3~17  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\SRAM|Add3~15 ))

	.dataa(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~15 ),
	.combout(\SRAM|Add3~16_combout ),
	.cout(\SRAM|Add3~17 ));
// synopsys translate_off
defparam \SRAM|Add3~16 .lut_mask = 16'hA50A;
defparam \SRAM|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N1
dffeas \SRAM|SRAM_ADDR[13] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[13]~feeder_combout ),
	.asdata(\SRAM|Add3~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N28
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][10]~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][10]~8_combout  = \SRAM|Add1~6_combout  $ (((\SRAM|Add1~2_combout  & (\SRAM|Add1~8_combout  & !\SRAM|Add1~4_combout )) # (!\SRAM|Add1~2_combout  & ((\SRAM|Add1~4_combout )))))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(\SRAM|Add1~6_combout ),
	.datac(\SRAM|Add1~8_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][10]~8 .lut_mask = 16'h996C;
defparam \SRAM|Mult0|mult_core|romout[1][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N10
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult0|mult_core|romout[1][10]~8_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SRAM|Mult0|mult_core|romout[1][10]~8_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult0|mult_core|romout[1][10]~8_combout ))

	.dataa(\SRAM|Mult0|mult_core|romout[1][10]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y24_N17
dffeas \streamingyOffset[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(rasteryOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state.moveTile~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(streamingyOffset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \streamingyOffset[9] .is_wysiwyg = "true";
defparam \streamingyOffset[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y20_N21
dffeas \SRAM|tileOffsetY[9] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(streamingyOffset[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|tileOffsetX[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|tileOffsetY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|tileOffsetY[9] .is_wysiwyg = "true";
defparam \SRAM|tileOffsetY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N20
cycloneive_lcell_comb \SRAM|Add1~12 (
// Equation(s):
// \SRAM|Add1~12_combout  = (\SRAM|tileOffsetY [9] & (\SRAM|Add1~11  $ (GND))) # (!\SRAM|tileOffsetY [9] & (!\SRAM|Add1~11  & VCC))
// \SRAM|Add1~13  = CARRY((\SRAM|tileOffsetY [9] & !\SRAM|Add1~11 ))

	.dataa(\SRAM|tileOffsetY [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add1~11 ),
	.combout(\SRAM|Add1~12_combout ),
	.cout(\SRAM|Add1~13 ));
// synopsys translate_off
defparam \SRAM|Add1~12 .lut_mask = 16'hA50A;
defparam \SRAM|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N20
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\SRAM|Add1~12_combout  & (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 
//  & VCC)) # (!\SRAM|Add1~12_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\SRAM|Add1~12_combout  & 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Add1~12_combout  & ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Add1~12_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 
// )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Add1~12_combout ))))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\SRAM|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N18
cycloneive_lcell_comb \SRAM|SRAM_ADDR[14]~39 (
// Equation(s):
// \SRAM|SRAM_ADDR[14]~39_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|SRAM_ADDR[13]~38 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & 
// ((\SRAM|SRAM_ADDR[13]~38 ) # (GND)))
// \SRAM|SRAM_ADDR[14]~40  = CARRY((!\SRAM|SRAM_ADDR[13]~38 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[13]~38 ),
	.combout(\SRAM|SRAM_ADDR[14]~39_combout ),
	.cout(\SRAM|SRAM_ADDR[14]~40 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14]~39 .lut_mask = 16'h5A5F;
defparam \SRAM|SRAM_ADDR[14]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N2
cycloneive_lcell_comb \SRAM|SRAM_ADDR[14]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[14]~feeder_combout  = \SRAM|SRAM_ADDR[14]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[14]~39_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][10]~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][10]~8_combout  = \VGAtiming|v_counter [6] $ (((\VGAtiming|v_counter [5] & ((!\VGAtiming|v_counter [4]))) # (!\VGAtiming|v_counter [5] & (\VGAtiming|v_counter [7] & \VGAtiming|v_counter [4]))))

	.dataa(\VGAtiming|v_counter [5]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][10]~8 .lut_mask = 16'h9C66;
defparam \SRAM|Mult1|mult_core|romout[1][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult1|mult_core|romout[1][10]~8_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SRAM|Mult1|mult_core|romout[1][10]~8_combout  & 
// ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult1|mult_core|romout[1][10]~8_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|romout[1][10]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\VGAtiming|v_counter [9] & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\VGAtiming|v_counter [9] & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// ((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\VGAtiming|v_counter [9] & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 
// )) # (!\VGAtiming|v_counter [9] & ((!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\VGAtiming|v_counter [9]),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
cycloneive_lcell_comb \SRAM|Add3~18 (
// Equation(s):
// \SRAM|Add3~18_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\SRAM|Add3~17 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\SRAM|Add3~17 ) # (GND)))
// \SRAM|Add3~19  = CARRY((!\SRAM|Add3~17 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~17 ),
	.combout(\SRAM|Add3~18_combout ),
	.cout(\SRAM|Add3~19 ));
// synopsys translate_off
defparam \SRAM|Add3~18 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N3
dffeas \SRAM|SRAM_ADDR[14] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[14]~feeder_combout ),
	.asdata(\SRAM|Add3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N6
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][11]~9 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][11]~9_combout  = (\SRAM|Add1~6_combout  & ((\SRAM|Add1~8_combout  & ((\SRAM|Add1~2_combout ) # (\SRAM|Add1~4_combout ))) # (!\SRAM|Add1~8_combout  & ((!\SRAM|Add1~4_combout ))))) # (!\SRAM|Add1~6_combout  & 
// (\SRAM|Add1~8_combout  $ (((\SRAM|Add1~2_combout  & \SRAM|Add1~4_combout )))))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(\SRAM|Add1~6_combout ),
	.datac(\SRAM|Add1~8_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][11]~9 .lut_mask = 16'hD2BC;
defparam \SRAM|Mult0|mult_core|romout[1][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N12
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & (\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & 
// (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\SRAM|Mult0|mult_core|romout[1][11]~9_combout  & !\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\SRAM|Mult0|mult_core|romout[1][11]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N22
cycloneive_lcell_comb \SRAM|Add1~14 (
// Equation(s):
// \SRAM|Add1~14_combout  = \SRAM|Add1~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add1~13 ),
	.combout(\SRAM|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add1~14 .lut_mask = 16'hF0F0;
defparam \SRAM|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N22
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\SRAM|Add1~14_combout  $ 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\SRAM|Add1~14_combout ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 
// ))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\SRAM|Add1~14_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\SRAM|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N20
cycloneive_lcell_comb \SRAM|SRAM_ADDR[15]~41 (
// Equation(s):
// \SRAM|SRAM_ADDR[15]~41_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|SRAM_ADDR[14]~40  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & 
// (!\SRAM|SRAM_ADDR[14]~40  & VCC))
// \SRAM|SRAM_ADDR[15]~42  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|SRAM_ADDR[14]~40 ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[14]~40 ),
	.combout(\SRAM|SRAM_ADDR[15]~41_combout ),
	.cout(\SRAM|SRAM_ADDR[15]~42 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15]~41 .lut_mask = 16'hC30C;
defparam \SRAM|SRAM_ADDR[15]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N12
cycloneive_lcell_comb \SRAM|SRAM_ADDR[15]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[15]~feeder_combout  = \SRAM|SRAM_ADDR[15]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[15]~41_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][11]~9 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][11]~9_combout  = (\VGAtiming|v_counter [5] & (\VGAtiming|v_counter [7] $ (((!\VGAtiming|v_counter [6] & \VGAtiming|v_counter [4]))))) # (!\VGAtiming|v_counter [5] & ((\VGAtiming|v_counter [6] & ((\VGAtiming|v_counter [4]) # 
// (!\VGAtiming|v_counter [7]))) # (!\VGAtiming|v_counter [6] & (\VGAtiming|v_counter [7]))))

	.dataa(\VGAtiming|v_counter [5]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][11]~9 .lut_mask = 16'hD6B4;
defparam \SRAM|Mult1|mult_core|romout[1][11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\SRAM|Mult1|mult_core|romout[1][11]~9_combout  & !\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\SRAM|Mult1|mult_core|romout[1][11]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  $ (GND))) # 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  & VCC))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'hC30C;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N22
cycloneive_lcell_comb \SRAM|Add3~20 (
// Equation(s):
// \SRAM|Add3~20_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\SRAM|Add3~19  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (!\SRAM|Add3~19  & VCC))
// \SRAM|Add3~21  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\SRAM|Add3~19 ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~19 ),
	.combout(\SRAM|Add3~20_combout ),
	.cout(\SRAM|Add3~21 ));
// synopsys translate_off
defparam \SRAM|Add3~20 .lut_mask = 16'hC30C;
defparam \SRAM|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N13
dffeas \SRAM|SRAM_ADDR[15] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[15]~feeder_combout ),
	.asdata(\SRAM|Add3~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N24
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][12]~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][12]~10_combout  = (\SRAM|Add1~6_combout  & (((!\SRAM|Add1~8_combout  & \SRAM|Add1~4_combout )))) # (!\SRAM|Add1~6_combout  & (\SRAM|Add1~8_combout  & ((!\SRAM|Add1~4_combout ) # (!\SRAM|Add1~2_combout ))))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(\SRAM|Add1~6_combout ),
	.datac(\SRAM|Add1~8_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][12]~10 .lut_mask = 16'h1C30;
defparam \SRAM|Mult0|mult_core|romout[1][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N14
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\SRAM|Mult0|mult_core|romout[1][12]~10_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\SRAM|Mult0|mult_core|romout[1][12]~10_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\SRAM|Mult0|mult_core|romout[1][12]~10_combout ))

	.dataa(\SRAM|Mult0|mult_core|romout[1][12]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N24
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Add1~10_combout  & ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 
//  & VCC)) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!\SRAM|Add1~10_combout  & 
// ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Add1~10_combout  & (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 
// )) # (!\SRAM|Add1~10_combout  & ((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\SRAM|Add1~10_combout ),
	.datab(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneive_lcell_comb \SRAM|SRAM_ADDR[16]~43 (
// Equation(s):
// \SRAM|SRAM_ADDR[16]~43_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|SRAM_ADDR[15]~42 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & 
// ((\SRAM|SRAM_ADDR[15]~42 ) # (GND)))
// \SRAM|SRAM_ADDR[16]~44  = CARRY((!\SRAM|SRAM_ADDR[15]~42 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[15]~42 ),
	.combout(\SRAM|SRAM_ADDR[16]~43_combout ),
	.cout(\SRAM|SRAM_ADDR[16]~44 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16]~43 .lut_mask = 16'h5A5F;
defparam \SRAM|SRAM_ADDR[16]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N6
cycloneive_lcell_comb \SRAM|SRAM_ADDR[16]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[16]~feeder_combout  = \SRAM|SRAM_ADDR[16]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[16]~43_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][12]~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][12]~10_combout  = (\VGAtiming|v_counter [6] & (\VGAtiming|v_counter [5] & (!\VGAtiming|v_counter [7]))) # (!\VGAtiming|v_counter [6] & (\VGAtiming|v_counter [7] & ((!\VGAtiming|v_counter [4]) # (!\VGAtiming|v_counter 
// [5]))))

	.dataa(\VGAtiming|v_counter [5]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][12]~10 .lut_mask = 16'h1838;
defparam \SRAM|Mult1|mult_core|romout[1][12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\SRAM|Mult1|mult_core|romout[1][12]~10_combout  & (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\SRAM|Mult1|mult_core|romout[1][12]~10_combout  & 
// ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\SRAM|Mult1|mult_core|romout[1][12]~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|romout[1][12]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\VGAtiming|v_counter [8] & 
// (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\VGAtiming|v_counter [8] & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\VGAtiming|v_counter [8] & (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\VGAtiming|v_counter [8] & 
// ((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\VGAtiming|v_counter [8] & !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 
// )) # (!\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (!\VGAtiming|v_counter [8]))))

	.dataa(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\VGAtiming|v_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N24
cycloneive_lcell_comb \SRAM|Add3~22 (
// Equation(s):
// \SRAM|Add3~22_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\SRAM|Add3~21 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\SRAM|Add3~21 ) # (GND)))
// \SRAM|Add3~23  = CARRY((!\SRAM|Add3~21 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~21 ),
	.combout(\SRAM|Add3~22_combout ),
	.cout(\SRAM|Add3~23 ));
// synopsys translate_off
defparam \SRAM|Add3~22 .lut_mask = 16'h3C3F;
defparam \SRAM|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N7
dffeas \SRAM|SRAM_ADDR[16] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[16]~feeder_combout ),
	.asdata(\SRAM|Add3~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N2
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[1][13]~11 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[1][13]~11_combout  = (\SRAM|Add1~8_combout  & ((\SRAM|Add1~6_combout ) # ((\SRAM|Add1~2_combout  & \SRAM|Add1~4_combout ))))

	.dataa(\SRAM|Add1~2_combout ),
	.datab(\SRAM|Add1~6_combout ),
	.datac(\SRAM|Add1~8_combout ),
	.datad(\SRAM|Add1~4_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[1][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[1][13]~11 .lut_mask = 16'hE0C0;
defparam \SRAM|Mult0|mult_core|romout[1][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N16
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \SRAM|Mult0|mult_core|romout[1][13]~11_combout  $ (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 )

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|romout[1][13]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC3C3;
defparam \SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y19_N0
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][9]~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][9]~12_combout  = \SRAM|Add1~10_combout  $ (\SRAM|Add1~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SRAM|Add1~10_combout ),
	.datad(\SRAM|Add1~12_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][9]~12 .lut_mask = 16'h0FF0;
defparam \SRAM|Mult0|mult_core|romout[2][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N26
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\SRAM|Mult0|mult_core|romout[2][9]~12_combout  $ 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\SRAM|Mult0|mult_core|romout[2][9]~12_combout ) # 
// (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\SRAM|Mult0|mult_core|romout[2][9]~12_combout  & 
// !\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SRAM|Mult0|mult_core|romout[2][9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneive_lcell_comb \SRAM|SRAM_ADDR[17]~45 (
// Equation(s):
// \SRAM|SRAM_ADDR[17]~45_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\SRAM|SRAM_ADDR[16]~44  $ (GND))) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & 
// (!\SRAM|SRAM_ADDR[16]~44  & VCC))
// \SRAM|SRAM_ADDR[17]~46  = CARRY((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\SRAM|SRAM_ADDR[16]~44 ))

	.dataa(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[16]~44 ),
	.combout(\SRAM|SRAM_ADDR[17]~45_combout ),
	.cout(\SRAM|SRAM_ADDR[17]~46 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17]~45 .lut_mask = 16'hA50A;
defparam \SRAM|SRAM_ADDR[17]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR[17]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[17]~feeder_combout  = \SRAM|SRAM_ADDR[17]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[17]~45_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[2][9]~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[2][9]~12_combout  = \VGAtiming|v_counter [8] $ (\VGAtiming|v_counter [9])

	.dataa(\VGAtiming|v_counter [8]),
	.datab(gnd),
	.datac(\VGAtiming|v_counter [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[2][9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[2][9]~12 .lut_mask = 16'h5A5A;
defparam \SRAM|Mult1|mult_core|romout[2][9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneive_lcell_comb \SRAM|Mult1|mult_core|romout[1][13]~11 (
// Equation(s):
// \SRAM|Mult1|mult_core|romout[1][13]~11_combout  = (\VGAtiming|v_counter [7] & ((\VGAtiming|v_counter [6]) # ((\VGAtiming|v_counter [5] & \VGAtiming|v_counter [4]))))

	.dataa(\VGAtiming|v_counter [5]),
	.datab(\VGAtiming|v_counter [6]),
	.datac(\VGAtiming|v_counter [7]),
	.datad(\VGAtiming|v_counter [4]),
	.cin(gnd),
	.combout(\SRAM|Mult1|mult_core|romout[1][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|romout[1][13]~11 .lut_mask = 16'hE0C0;
defparam \SRAM|Mult1|mult_core|romout[1][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\SRAM|Mult1|mult_core|romout[1][13]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult1|mult_core|romout[1][13]~11_combout ),
	.cin(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\SRAM|Mult1|mult_core|romout[2][9]~12_combout  $ (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\SRAM|Mult1|mult_core|romout[2][9]~12_combout  & ((\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\SRAM|Mult1|mult_core|romout[2][9]~12_combout  & (\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & 
// !\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SRAM|Mult1|mult_core|romout[2][9]~12_combout ),
	.datab(\SRAM|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N26
cycloneive_lcell_comb \SRAM|Add3~24 (
// Equation(s):
// \SRAM|Add3~24_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\SRAM|Add3~23  $ (GND))) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (!\SRAM|Add3~23  & VCC))
// \SRAM|Add3~25  = CARRY((\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\SRAM|Add3~23 ))

	.dataa(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~23 ),
	.combout(\SRAM|Add3~24_combout ),
	.cout(\SRAM|Add3~25 ));
// synopsys translate_off
defparam \SRAM|Add3~24 .lut_mask = 16'hA50A;
defparam \SRAM|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N17
dffeas \SRAM|SRAM_ADDR[17] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[17]~feeder_combout ),
	.asdata(\SRAM|Add3~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N4
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][10]~13 (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][10]~13_combout  = \SRAM|Add1~14_combout  $ (((\SRAM|Add1~12_combout  & !\SRAM|Add1~10_combout )))

	.dataa(gnd),
	.datab(\SRAM|Add1~12_combout ),
	.datac(\SRAM|Add1~14_combout ),
	.datad(\SRAM|Add1~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][10]~13 .lut_mask = 16'hF03C;
defparam \SRAM|Mult0|mult_core|romout[2][10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N28
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult0|mult_core|romout[2][10]~13_combout  & (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # 
// (!\SRAM|Mult0|mult_core|romout[2][10]~13_combout  & ((\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY((!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ) # (!\SRAM|Mult0|mult_core|romout[2][10]~13_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|romout[2][10]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N26
cycloneive_lcell_comb \SRAM|SRAM_ADDR[18]~47 (
// Equation(s):
// \SRAM|SRAM_ADDR[18]~47_combout  = (\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|SRAM_ADDR[17]~46 )) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & 
// ((\SRAM|SRAM_ADDR[17]~46 ) # (GND)))
// \SRAM|SRAM_ADDR[18]~48  = CARRY((!\SRAM|SRAM_ADDR[17]~46 ) # (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|SRAM_ADDR[17]~46 ),
	.combout(\SRAM|SRAM_ADDR[18]~47_combout ),
	.cout(\SRAM|SRAM_ADDR[18]~48 ));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18]~47 .lut_mask = 16'h3C3F;
defparam \SRAM|SRAM_ADDR[18]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N16
cycloneive_lcell_comb \SRAM|SRAM_ADDR[18]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[18]~feeder_combout  = \SRAM|SRAM_ADDR[18]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[18]~47_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & (((\VGAtiming|v_counter [8])) # (!\VGAtiming|v_counter [9]))) # 
// (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  & (((\VGAtiming|v_counter [9] & !\VGAtiming|v_counter [8])) # (GND)))
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  = CARRY(((\VGAtiming|v_counter [8]) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 )) # (!\VGAtiming|v_counter [9]))

	.dataa(\VGAtiming|v_counter [9]),
	.datab(\VGAtiming|v_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'hD2DF;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N28
cycloneive_lcell_comb \SRAM|Add3~26 (
// Equation(s):
// \SRAM|Add3~26_combout  = (\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & (!\SRAM|Add3~25 )) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  & ((\SRAM|Add3~25 ) # (GND)))
// \SRAM|Add3~27  = CARRY((!\SRAM|Add3~25 ) # (!\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ))

	.dataa(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SRAM|Add3~25 ),
	.combout(\SRAM|Add3~26_combout ),
	.cout(\SRAM|Add3~27 ));
// synopsys translate_off
defparam \SRAM|Add3~26 .lut_mask = 16'h5A5F;
defparam \SRAM|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y20_N17
dffeas \SRAM|SRAM_ADDR[18] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[18]~feeder_combout ),
	.asdata(\SRAM|Add3~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y20_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|romout[2][11] (
// Equation(s):
// \SRAM|Mult0|mult_core|romout[2][11]~combout  = (\SRAM|Add1~12_combout  & (!\SRAM|Add1~14_combout  & \SRAM|Add1~10_combout )) # (!\SRAM|Add1~12_combout  & (\SRAM|Add1~14_combout ))

	.dataa(gnd),
	.datab(\SRAM|Add1~12_combout ),
	.datac(\SRAM|Add1~14_combout ),
	.datad(\SRAM|Add1~10_combout ),
	.cin(gnd),
	.combout(\SRAM|Mult0|mult_core|romout[2][11]~combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|romout[2][11] .lut_mask = 16'h3C30;
defparam \SRAM|Mult0|mult_core|romout[2][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y20_N30
cycloneive_lcell_comb \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = \SRAM|Mult0|mult_core|romout[2][11]~combout  $ (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 )

	.dataa(\SRAM|Mult0|mult_core|romout[2][11]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA5A5;
defparam \SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneive_lcell_comb \SRAM|SRAM_ADDR[19]~49 (
// Equation(s):
// \SRAM|SRAM_ADDR[19]~49_combout  = \SRAM|SRAM_ADDR[18]~48  $ (!\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cin(\SRAM|SRAM_ADDR[18]~48 ),
	.combout(\SRAM|SRAM_ADDR[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19]~49 .lut_mask = 16'hF00F;
defparam \SRAM|SRAM_ADDR[19]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N18
cycloneive_lcell_comb \SRAM|SRAM_ADDR[19]~feeder (
// Equation(s):
// \SRAM|SRAM_ADDR[19]~feeder_combout  = \SRAM|SRAM_ADDR[19]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM|SRAM_ADDR[19]~49_combout ),
	.cin(gnd),
	.combout(\SRAM|SRAM_ADDR[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|SRAM_ADDR[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneive_lcell_comb \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  = \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11  $ (((!\VGAtiming|v_counter [8]) # (!\VGAtiming|v_counter [9])))

	.dataa(\VGAtiming|v_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGAtiming|v_counter [8]),
	.cin(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11 ),
	.combout(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50F;
defparam \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N30
cycloneive_lcell_comb \SRAM|Add3~28 (
// Equation(s):
// \SRAM|Add3~28_combout  = \SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout  $ (!\SRAM|Add3~27 )

	.dataa(gnd),
	.datab(\SRAM|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\SRAM|Add3~27 ),
	.combout(\SRAM|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|Add3~28 .lut_mask = 16'hC3C3;
defparam \SRAM|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y20_N19
dffeas \SRAM|SRAM_ADDR[19] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|SRAM_ADDR[19]~feeder_combout ),
	.asdata(\SRAM|Add3~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SRAM|state.feedingVGA~q ),
	.ena(\SRAM|SRAM_ADDR[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|SRAM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|SRAM_ADDR[19] .is_wysiwyg = "true";
defparam \SRAM|SRAM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N26
cycloneive_lcell_comb \LEDR~3 (
// Equation(s):
// \LEDR~3_combout  = (\state.endState~q ) # (!\state.rasterTile~q )

	.dataa(gnd),
	.datab(\state.rasterTile~q ),
	.datac(\state.endState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LEDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~3 .lut_mask = 16'hF3F3;
defparam \LEDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N14
cycloneive_lcell_comb \LEDR~4 (
// Equation(s):
// \LEDR~4_combout  = (\state.endState~q ) # (\state.moveTile~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.endState~q ),
	.datad(\state.moveTile~q ),
	.cin(gnd),
	.combout(\LEDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~4 .lut_mask = 16'hFFF0;
defparam \LEDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \SRAM|VGA_R[3]~feeder (
// Equation(s):
// \SRAM|VGA_R[3]~feeder_combout  = \SRAM_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \SRAM|VGA_R[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \SRAM|VGA_R[4]~feeder (
// Equation(s):
// \SRAM|VGA_R[4]~feeder_combout  = \SRAM_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \SRAM|VGA_R[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \SRAM|VGA_R[5]~feeder (
// Equation(s):
// \SRAM|VGA_R[5]~feeder_combout  = \SRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \SRAM|VGA_R[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \SRAM|VGA_R[6]~feeder (
// Equation(s):
// \SRAM|VGA_R[6]~feeder_combout  = \SRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \SRAM|VGA_R[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \SRAM|VGA_R[7]~feeder (
// Equation(s):
// \SRAM|VGA_R[7]~feeder_combout  = \SRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_R[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_R[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_R[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \SRAM|VGA_R[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_R[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_R[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \SRAM|VGA_G[2] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[2] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \SRAM|VGA_G[3]~feeder (
// Equation(s):
// \SRAM|VGA_G[3]~feeder_combout  = \SRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \SRAM|VGA_G[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \SRAM|VGA_G[4]~feeder (
// Equation(s):
// \SRAM|VGA_G[4]~feeder_combout  = \SRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \SRAM|VGA_G[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \SRAM|VGA_G[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \SRAM|VGA_G[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \SRAM|VGA_G[7]~feeder (
// Equation(s):
// \SRAM|VGA_G[7]~feeder_combout  = \SRAM_DQ[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[10]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_G[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_G[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_G[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \SRAM|VGA_G[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_G[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_G[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \SRAM|VGA_B[3] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[3] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \SRAM|VGA_B[4]~feeder (
// Equation(s):
// \SRAM|VGA_B[4]~feeder_combout  = \SRAM_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \SRAM|VGA_B[4] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[4] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \SRAM|VGA_B[5]~feeder (
// Equation(s):
// \SRAM|VGA_B[5]~feeder_combout  = \SRAM_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \SRAM|VGA_B[5] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[5] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \SRAM|VGA_B[6] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[6] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneive_lcell_comb \SRAM|VGA_B[7]~feeder (
// Equation(s):
// \SRAM|VGA_B[7]~feeder_combout  = \SRAM_DQ[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[15]~input_o ),
	.cin(gnd),
	.combout(\SRAM|VGA_B[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM|VGA_B[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM|VGA_B[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \SRAM|VGA_B[7] (
	.clk(\BOARD_CLK~inputclkctrl_outclk ),
	.d(\SRAM|VGA_B[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM|SRAM_WE_N~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM|VGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM|VGA_B[7] .is_wysiwyg = "true";
defparam \SRAM|VGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneive_lcell_comb \VGAtiming|always1~2 (
// Equation(s):
// \VGAtiming|always1~2_combout  = (\VGAtiming|Add0~18_combout  & (!\VGAtiming|Add0~16_combout  & \VGAtiming|Add0~14_combout ))

	.dataa(gnd),
	.datab(\VGAtiming|Add0~18_combout ),
	.datac(\VGAtiming|Add0~16_combout ),
	.datad(\VGAtiming|Add0~14_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~2 .lut_mask = 16'h0C00;
defparam \VGAtiming|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneive_lcell_comb \VGAtiming|always1~3 (
// Equation(s):
// \VGAtiming|always1~3_combout  = ((\VGAtiming|Add0~10_combout  & (\VGAtiming|Add0~8_combout  & \VGAtiming|Add0~12_combout )) # (!\VGAtiming|Add0~10_combout  & (!\VGAtiming|Add0~8_combout  & !\VGAtiming|Add0~12_combout ))) # (!\VGAtiming|always1~2_combout )

	.dataa(\VGAtiming|always1~2_combout ),
	.datab(\VGAtiming|Add0~10_combout ),
	.datac(\VGAtiming|Add0~8_combout ),
	.datad(\VGAtiming|Add0~12_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~3 .lut_mask = 16'hD557;
defparam \VGAtiming|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N1
dffeas \VGAtiming|VGA_HS (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_HS .is_wysiwyg = "true";
defparam \VGAtiming|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneive_lcell_comb \VGAtiming|always1~5 (
// Equation(s):
// \VGAtiming|always1~5_combout  = (\VGAtiming|v_counter_in[4]~3_combout ) # ((!\VGAtiming|Equal0~2_combout  & ((\VGAtiming|v_counter [2]) # (\VGAtiming|v_counter [9]))))

	.dataa(\VGAtiming|v_counter [2]),
	.datab(\VGAtiming|v_counter_in[4]~3_combout ),
	.datac(\VGAtiming|Equal0~2_combout ),
	.datad(\VGAtiming|v_counter [9]),
	.cin(gnd),
	.combout(\VGAtiming|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~5 .lut_mask = 16'hCFCE;
defparam \VGAtiming|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneive_lcell_comb \VGAtiming|always1~4 (
// Equation(s):
// \VGAtiming|always1~4_combout  = (\VGAtiming|v_counter_in[1]~2_combout  & (((!\VGAtiming|Add1~4_combout  & !\VGAtiming|Add1~18_combout )) # (!\VGAtiming|v_counter[0]~0_combout )))

	.dataa(\VGAtiming|v_counter_in[1]~2_combout ),
	.datab(\VGAtiming|v_counter[0]~0_combout ),
	.datac(\VGAtiming|Add1~4_combout ),
	.datad(\VGAtiming|Add1~18_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~4 .lut_mask = 16'h222A;
defparam \VGAtiming|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneive_lcell_comb \VGAtiming|always1~6 (
// Equation(s):
// \VGAtiming|always1~6_combout  = (((\VGAtiming|always1~5_combout ) # (!\VGAtiming|always1~4_combout )) # (!\VGAtiming|v_counter_in[3]~1_combout )) # (!\VGAtiming|LessThan5~2_combout )

	.dataa(\VGAtiming|LessThan5~2_combout ),
	.datab(\VGAtiming|v_counter_in[3]~1_combout ),
	.datac(\VGAtiming|always1~5_combout ),
	.datad(\VGAtiming|always1~4_combout ),
	.cin(gnd),
	.combout(\VGAtiming|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGAtiming|always1~6 .lut_mask = 16'hF7FF;
defparam \VGAtiming|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \VGAtiming|VGA_VS (
	.clk(\myTest|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGAtiming|always1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGAtiming|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGAtiming|VGA_VS .is_wysiwyg = "true";
defparam \VGAtiming|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
