
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 316.227 ; gain = 13.199
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 839.891 ; gain = 234.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_cdma_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_axi_cdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_cdma_0_0' (2#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_axi_cdma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_cdma_0' of module 'design_1_axi_cdma_0_0' has 50 connections declared, but only 48 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:215]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:527]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:1609]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (3#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (4#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:1609]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:1969]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (5#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_auto_ds_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'design_1_auto_ds_0' has 72 connections declared, but only 68 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:2248]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (6#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:1969]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:2319]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (7#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 72 connections declared, but only 70 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:2582]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (8#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:2319]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (9#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (10#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:527]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 8 connections declared, but only 7 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:366]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (12#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 114 connections declared, but only 82 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:374]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:1309]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:2655]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (13#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 59 connections declared, but only 56 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:2886]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (14#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:2655]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (15#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:1309]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (16#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/.Xil/Vivado-30236-DESKTOP-L93G0Q0/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:518]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (17#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (18#1) [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 919.844 ; gain = 314.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 919.844 ; gain = 314.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 919.844 ; gain = 314.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 919.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_in_context.xdc] for cell 'design_1_i/axi_cdma_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_in_context.xdc] for cell 'design_1_i/axi_cdma_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 981.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 981.461 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 981.496 ; gain = 375.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 981.496 ; gain = 375.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_cdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 981.496 ; gain = 375.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 981.496 ; gain = 375.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 981.496 ; gain = 375.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 990.520 ; gain = 384.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 990.668 ; gain = 384.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1001.133 ; gain = 395.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1014.945 ; gain = 409.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1014.945 ; gain = 409.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1014.945 ; gain = 409.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1014.945 ; gain = 409.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1014.945 ; gain = 409.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1014.945 ; gain = 409.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_pc_1              |         1|
|3     |design_1_auto_ds_0              |         1|
|4     |design_1_auto_us_0              |         1|
|5     |design_1_auto_pc_0              |         1|
|6     |design_1_axi_bram_ctrl_0_0      |         1|
|7     |design_1_axi_cdma_0_0           |         1|
|8     |design_1_blk_mem_gen_0_0        |         1|
|9     |design_1_processing_system7_0_0 |         1|
|10    |design_1_rst_ps7_0_50M_0        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_ds_0              |     1|
|2     |design_1_auto_pc_0              |     1|
|3     |design_1_auto_pc_1              |     1|
|4     |design_1_auto_us_0              |     1|
|5     |design_1_axi_bram_ctrl_0_0      |     1|
|6     |design_1_axi_cdma_0_0           |     1|
|7     |design_1_blk_mem_gen_0_0        |     1|
|8     |design_1_processing_system7_0_0 |     1|
|9     |design_1_rst_ps7_0_50M_0        |     1|
|10    |design_1_xbar_0                 |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2010|
|2     |  design_1_i           |design_1                      |  2010|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |  1176|
|4     |      m00_couplers     |m00_couplers_imp_1CA5Z32      |   260|
|5     |      m01_couplers     |m01_couplers_imp_I4GRPB       |   200|
|6     |      s00_couplers     |s00_couplers_imp_O7FAN0       |   242|
|7     |    ps7_0_axi_periph   |design_1_ps7_0_axi_periph_0   |   177|
|8     |      s00_couplers     |s00_couplers_imp_UYSKKA       |   177|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1014.945 ; gain = 409.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1014.945 ; gain = 347.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.945 ; gain = 409.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1014.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 1043.723 ; gain = 727.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1043.723 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 20:24:40 2024...
