<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1495991959">
  <File Type="RDS-PROPCONSTRS" Name="DebUART_wrapper_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="DebUART_wrapper.tcl"/>
  <File Type="RDS-RDS" Name="DebUART_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="DebUART_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="DebUART_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="DebUART_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="DebUART_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="DebUART_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/DebUART/DebUART.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MB_Debug_UART/MB_Debug_UART.srcs/sources_1/bd/DebUART/DebUART.bd"/>
        <Attr Name="ImportTime" Val="1491495679"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/DebUART/hdl/DebUART_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MB_Debug_UART/MB_Debug_UART.srcs/sources_1/bd/DebUART/hdl/DebUART_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1491495680"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="DebUART_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constrs_1/imports/AulasTeoricas/Nexys4_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MB6April2017/MB6April2017.srcs/constrs_1/imports/AulasTeoricas/Nexys4_Master.xdc"/>
        <Attr Name="ImportTime" Val="1490629185"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlslice_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlconstant_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlconstant_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_ordProject_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlconstant_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlconstant_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_clock_divider_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_VGA_for_block_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlconcat_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_BinToBCD16_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_EightDisplayControl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlslice_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlslice_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_xlslice_2_1"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_blk_mem_gen_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="DebUART_joinWords_0_0"/>
</GenRun>
