
*** Running vivado
    with args -log simon_affichage_del.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source simon_affichage_del.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source simon_affichage_del.tcl -notrace
Command: link_design -top simon_affichage_del -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [U:/didac/constraints/didac.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst_i'. [U:/didac/constraints/didac.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [U:/didac/constraints/didac.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i'. [U:/didac/constraints/didac.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [U:/didac/constraints/didac.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pb_i'. [U:/didac/constraints/didac.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [U:/didac/constraints/didac.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dels_o[0]'. [U:/didac/constraints/didac.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [U:/didac/constraints/didac.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dels_o[1]'. [U:/didac/constraints/didac.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [U:/didac/constraints/didac.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dels_o[2]'. [U:/didac/constraints/didac.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [U:/didac/constraints/didac.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dels_o[3]'. [U:/didac/constraints/didac.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [U:/didac/constraints/didac.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [U:/didac/constraints/didac.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'msa_display' instantiated as 'msa_display_inst' [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:350]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 671.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 7 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 675.211 ; gain = 382.711
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'msa_display_inst' of type 'msa_display' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net clk_100mhz_i_IBUF has multiple drivers: clk_100mhz_i_IBUF_inst/O, and BUFG_inst/O.
INFO: [Project 1-461] DRC finished with 2 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 693.441 ; gain = 18.230
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 7 Warnings, 8 Critical Warnings and 3 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Mar 12 23:14:02 2020...
