
SENSORS_LIGHTPROX_VISUALIZER1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .BOOT         00000044  00020000  00020000  00003ce6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00003a7a  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000001b8  00802000  00003a7a  00003b2e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000040  008021b8  008021b8  00003d2a  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00003d2a  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003d88  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000004b0  00000000  00000000  00003dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00015593  00000000  00000000  00004278  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005c2e  00000000  00000000  0001980b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000a11b  00000000  00000000  0001f439  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000ec4  00000000  00000000  00029554  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00031922  00000000  00000000  0002a418  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007ccf  00000000  00000000  0005bd3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005c0  00000000  00000000  00063a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0000bea4  00000000  00000000  00063fd0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .BOOT:

00020000 <nvm_common_spm>:
	/**
	 * For GCC:
	 * \param address uint32_t r22:r25
	 * \param nvm_cmd uint8_t  r20
	 */
	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   20000:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   20002:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   20004:	fb 01       	movw	r30, r22
	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   20006:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r20      ; Load prepared command into NVM Command register.
   2000a:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r23, CCP_SPM_gc   ; Prepare Protect SPM signature (r23 is no longer needed)
   2000e:	7d e9       	ldi	r23, 0x9D	; 157
	sts CCP, r23          ; Enable SPM operation (this disables interrupts for 4 cycles).
   20010:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                   ; Self-program.
   20014:	e8 95       	spm
	sts NVM_CMD, r24      ; Restore NVM command register
   20016:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   2001a:	9b bf       	out	0x3b, r25	; 59
	spm                   ; Self-program.
	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   2001c:	08 95       	ret

0002001e <nvm_flash_load_word_to_buffer>:
	 * For GCC:
	 * \param word_addr uint32_t r22:r25
	 * \param data      uint16_t r20:r21
	 */
wait_nvm:
	lds r18, NVM_STATUS
   2001e:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc r18, NVM_NVMBUSY_bp
   20022:	27 fd       	sbrc	r18, 7
	rjmp wait_nvm
   20024:	fc cf       	rjmp	.-8      	; 0x2001e <nvm_flash_load_word_to_buffer>

	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   20026:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   20028:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   2002a:	fb 01       	movw	r30, r22

	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   2002c:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r18, NVM_CMD_LOAD_FLASH_BUFFER_gc
   20030:	23 e2       	ldi	r18, 0x23	; 35
	sts NVM_CMD, r18      ; Load prepared command into NVM Command register.
   20032:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>

	movw r0, r20          ; Load R20:R21 into R0:R1
   20036:	0a 01       	movw	r0, r20
	spm                   ; Self-program.
   20038:	e8 95       	spm

	clr r1                ; Clear R1 for GCC _zero_reg_ to function properly.
   2003a:	11 24       	eor	r1, r1
	sts NVM_CMD, r24      ; Restore NVM command register
   2003c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   20040:	9b bf       	out	0x3b, r25	; 59

	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   20042:	08 95       	ret

Disassembly of section .text:

00000000 <__vectors>:
       0:	88 c1       	rjmp	.+784    	; 0x312 <__ctors_end>
       2:	00 00       	nop
       4:	ac c1       	rjmp	.+856    	; 0x35e <__bad_interrupt>
       6:	00 00       	nop
       8:	aa c1       	rjmp	.+852    	; 0x35e <__bad_interrupt>
       a:	00 00       	nop
       c:	a8 c1       	rjmp	.+848    	; 0x35e <__bad_interrupt>
       e:	00 00       	nop
      10:	a6 c1       	rjmp	.+844    	; 0x35e <__bad_interrupt>
      12:	00 00       	nop
      14:	a4 c1       	rjmp	.+840    	; 0x35e <__bad_interrupt>
      16:	00 00       	nop
      18:	a2 c1       	rjmp	.+836    	; 0x35e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	a0 c1       	rjmp	.+832    	; 0x35e <__bad_interrupt>
      1e:	00 00       	nop
      20:	9e c1       	rjmp	.+828    	; 0x35e <__bad_interrupt>
      22:	00 00       	nop
      24:	9c c1       	rjmp	.+824    	; 0x35e <__bad_interrupt>
      26:	00 00       	nop
      28:	9a c1       	rjmp	.+820    	; 0x35e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	98 c1       	rjmp	.+816    	; 0x35e <__bad_interrupt>
      2e:	00 00       	nop
      30:	96 c1       	rjmp	.+812    	; 0x35e <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 33 0f 	jmp	0x1e66	; 0x1e66 <__vector_13>
      38:	92 c1       	rjmp	.+804    	; 0x35e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	90 c1       	rjmp	.+800    	; 0x35e <__bad_interrupt>
      3e:	00 00       	nop
      40:	8e c1       	rjmp	.+796    	; 0x35e <__bad_interrupt>
      42:	00 00       	nop
      44:	8c c1       	rjmp	.+792    	; 0x35e <__bad_interrupt>
      46:	00 00       	nop
      48:	8a c1       	rjmp	.+788    	; 0x35e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	88 c1       	rjmp	.+784    	; 0x35e <__bad_interrupt>
      4e:	00 00       	nop
      50:	86 c1       	rjmp	.+780    	; 0x35e <__bad_interrupt>
      52:	00 00       	nop
      54:	84 c1       	rjmp	.+776    	; 0x35e <__bad_interrupt>
      56:	00 00       	nop
      58:	82 c1       	rjmp	.+772    	; 0x35e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	80 c1       	rjmp	.+768    	; 0x35e <__bad_interrupt>
      5e:	00 00       	nop
      60:	7e c1       	rjmp	.+764    	; 0x35e <__bad_interrupt>
      62:	00 00       	nop
      64:	7c c1       	rjmp	.+760    	; 0x35e <__bad_interrupt>
      66:	00 00       	nop
      68:	7a c1       	rjmp	.+756    	; 0x35e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	78 c1       	rjmp	.+752    	; 0x35e <__bad_interrupt>
      6e:	00 00       	nop
      70:	76 c1       	rjmp	.+748    	; 0x35e <__bad_interrupt>
      72:	00 00       	nop
      74:	74 c1       	rjmp	.+744    	; 0x35e <__bad_interrupt>
      76:	00 00       	nop
      78:	72 c1       	rjmp	.+740    	; 0x35e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	70 c1       	rjmp	.+736    	; 0x35e <__bad_interrupt>
      7e:	00 00       	nop
      80:	6e c1       	rjmp	.+732    	; 0x35e <__bad_interrupt>
      82:	00 00       	nop
      84:	6c c1       	rjmp	.+728    	; 0x35e <__bad_interrupt>
      86:	00 00       	nop
      88:	6a c1       	rjmp	.+724    	; 0x35e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	68 c1       	rjmp	.+720    	; 0x35e <__bad_interrupt>
      8e:	00 00       	nop
      90:	66 c1       	rjmp	.+716    	; 0x35e <__bad_interrupt>
      92:	00 00       	nop
      94:	64 c1       	rjmp	.+712    	; 0x35e <__bad_interrupt>
      96:	00 00       	nop
      98:	62 c1       	rjmp	.+708    	; 0x35e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	60 c1       	rjmp	.+704    	; 0x35e <__bad_interrupt>
      9e:	00 00       	nop
      a0:	5e c1       	rjmp	.+700    	; 0x35e <__bad_interrupt>
      a2:	00 00       	nop
      a4:	5c c1       	rjmp	.+696    	; 0x35e <__bad_interrupt>
      a6:	00 00       	nop
      a8:	5a c1       	rjmp	.+692    	; 0x35e <__bad_interrupt>
      aa:	00 00       	nop
      ac:	58 c1       	rjmp	.+688    	; 0x35e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	56 c1       	rjmp	.+684    	; 0x35e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	54 c1       	rjmp	.+680    	; 0x35e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0c 94 97 0f 	jmp	0x1f2e	; 0x1f2e <__vector_46>
      bc:	50 c1       	rjmp	.+672    	; 0x35e <__bad_interrupt>
      be:	00 00       	nop
      c0:	4e c1       	rjmp	.+668    	; 0x35e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	4c c1       	rjmp	.+664    	; 0x35e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	4a c1       	rjmp	.+660    	; 0x35e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	48 c1       	rjmp	.+656    	; 0x35e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	46 c1       	rjmp	.+652    	; 0x35e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	44 c1       	rjmp	.+648    	; 0x35e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	42 c1       	rjmp	.+644    	; 0x35e <__bad_interrupt>
      da:	00 00       	nop
      dc:	40 c1       	rjmp	.+640    	; 0x35e <__bad_interrupt>
      de:	00 00       	nop
      e0:	3e c1       	rjmp	.+636    	; 0x35e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	3c c1       	rjmp	.+632    	; 0x35e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	3a c1       	rjmp	.+628    	; 0x35e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	38 c1       	rjmp	.+624    	; 0x35e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	36 c1       	rjmp	.+620    	; 0x35e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	34 c1       	rjmp	.+616    	; 0x35e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	32 c1       	rjmp	.+612    	; 0x35e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	30 c1       	rjmp	.+608    	; 0x35e <__bad_interrupt>
      fe:	00 00       	nop
     100:	2e c1       	rjmp	.+604    	; 0x35e <__bad_interrupt>
     102:	00 00       	nop
     104:	2c c1       	rjmp	.+600    	; 0x35e <__bad_interrupt>
     106:	00 00       	nop
     108:	2a c1       	rjmp	.+596    	; 0x35e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	28 c1       	rjmp	.+592    	; 0x35e <__bad_interrupt>
     10e:	00 00       	nop
     110:	26 c1       	rjmp	.+588    	; 0x35e <__bad_interrupt>
     112:	00 00       	nop
     114:	24 c1       	rjmp	.+584    	; 0x35e <__bad_interrupt>
     116:	00 00       	nop
     118:	22 c1       	rjmp	.+580    	; 0x35e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	20 c1       	rjmp	.+576    	; 0x35e <__bad_interrupt>
     11e:	00 00       	nop
     120:	1e c1       	rjmp	.+572    	; 0x35e <__bad_interrupt>
     122:	00 00       	nop
     124:	1c c1       	rjmp	.+568    	; 0x35e <__bad_interrupt>
     126:	00 00       	nop
     128:	1a c1       	rjmp	.+564    	; 0x35e <__bad_interrupt>
     12a:	00 00       	nop
     12c:	18 c1       	rjmp	.+560    	; 0x35e <__bad_interrupt>
     12e:	00 00       	nop
     130:	0c 94 65 0f 	jmp	0x1eca	; 0x1eca <__vector_76>
     134:	14 c1       	rjmp	.+552    	; 0x35e <__bad_interrupt>
     136:	00 00       	nop
     138:	12 c1       	rjmp	.+548    	; 0x35e <__bad_interrupt>
     13a:	00 00       	nop
     13c:	10 c1       	rjmp	.+544    	; 0x35e <__bad_interrupt>
     13e:	00 00       	nop
     140:	0e c1       	rjmp	.+540    	; 0x35e <__bad_interrupt>
     142:	00 00       	nop
     144:	0c c1       	rjmp	.+536    	; 0x35e <__bad_interrupt>
     146:	00 00       	nop
     148:	0a c1       	rjmp	.+532    	; 0x35e <__bad_interrupt>
     14a:	00 00       	nop
     14c:	08 c1       	rjmp	.+528    	; 0x35e <__bad_interrupt>
     14e:	00 00       	nop
     150:	06 c1       	rjmp	.+524    	; 0x35e <__bad_interrupt>
     152:	00 00       	nop
     154:	04 c1       	rjmp	.+520    	; 0x35e <__bad_interrupt>
     156:	00 00       	nop
     158:	02 c1       	rjmp	.+516    	; 0x35e <__bad_interrupt>
     15a:	00 00       	nop
     15c:	00 c1       	rjmp	.+512    	; 0x35e <__bad_interrupt>
     15e:	00 00       	nop
     160:	fe c0       	rjmp	.+508    	; 0x35e <__bad_interrupt>
     162:	00 00       	nop
     164:	fc c0       	rjmp	.+504    	; 0x35e <__bad_interrupt>
     166:	00 00       	nop
     168:	fa c0       	rjmp	.+500    	; 0x35e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	f8 c0       	rjmp	.+496    	; 0x35e <__bad_interrupt>
     16e:	00 00       	nop
     170:	f6 c0       	rjmp	.+492    	; 0x35e <__bad_interrupt>
     172:	00 00       	nop
     174:	f4 c0       	rjmp	.+488    	; 0x35e <__bad_interrupt>
     176:	00 00       	nop
     178:	f2 c0       	rjmp	.+484    	; 0x35e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	f0 c0       	rjmp	.+480    	; 0x35e <__bad_interrupt>
     17e:	00 00       	nop
     180:	ee c0       	rjmp	.+476    	; 0x35e <__bad_interrupt>
     182:	00 00       	nop
     184:	ec c0       	rjmp	.+472    	; 0x35e <__bad_interrupt>
     186:	00 00       	nop
     188:	ea c0       	rjmp	.+468    	; 0x35e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	e8 c0       	rjmp	.+464    	; 0x35e <__bad_interrupt>
     18e:	00 00       	nop
     190:	e6 c0       	rjmp	.+460    	; 0x35e <__bad_interrupt>
     192:	00 00       	nop
     194:	e4 c0       	rjmp	.+456    	; 0x35e <__bad_interrupt>
     196:	00 00       	nop
     198:	e2 c0       	rjmp	.+452    	; 0x35e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	e0 c0       	rjmp	.+448    	; 0x35e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	df c0       	rjmp	.+446    	; 0x360 <__vector_104>
     1a2:	00 00       	nop
     1a4:	dc c0       	rjmp	.+440    	; 0x35e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	da c0       	rjmp	.+436    	; 0x35e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	0c 94 c9 0f 	jmp	0x1f92	; 0x1f92 <__vector_107>
     1b0:	d6 c0       	rjmp	.+428    	; 0x35e <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	d4 c0       	rjmp	.+424    	; 0x35e <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	d2 c0       	rjmp	.+420    	; 0x35e <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	d0 c0       	rjmp	.+416    	; 0x35e <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	ce c0       	rjmp	.+412    	; 0x35e <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	cc c0       	rjmp	.+408    	; 0x35e <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	ca c0       	rjmp	.+404    	; 0x35e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	c8 c0       	rjmp	.+400    	; 0x35e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	c6 c0       	rjmp	.+396    	; 0x35e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	c4 c0       	rjmp	.+392    	; 0x35e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	c2 c0       	rjmp	.+388    	; 0x35e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	c0 c0       	rjmp	.+384    	; 0x35e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	be c0       	rjmp	.+380    	; 0x35e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	bc c0       	rjmp	.+376    	; 0x35e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	ba c0       	rjmp	.+372    	; 0x35e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	b8 c0       	rjmp	.+368    	; 0x35e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	b6 c0       	rjmp	.+364    	; 0x35e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	34 06       	cpc	r3, r20
     1f6:	57 07       	cpc	r21, r23
     1f8:	76 05       	cpc	r23, r6
     1fa:	57 07       	cpc	r21, r23
     1fc:	57 07       	cpc	r21, r23
     1fe:	57 07       	cpc	r21, r23
     200:	d4 06       	cpc	r13, r20
     202:	57 07       	cpc	r21, r23
     204:	70 06       	cpc	r7, r16
     206:	c9 05       	cpc	r28, r9
     208:	57 07       	cpc	r21, r23
     20a:	57 07       	cpc	r21, r23
     20c:	b5 05       	cpc	r27, r5
     20e:	bf 05       	cpc	r27, r15

00000210 <__trampolines_end>:
     210:	6e 61       	ori	r22, 0x1E	; 30
     212:	6e 00       	.word	0x006e	; ????

00000214 <__c.2332>:
     214:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     224:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     234:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     244:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     254:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     264:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     274:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     284:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     294:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     2a4:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     2b4:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     2c4:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     2d4:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     2e4:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     2f4:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     304:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000312 <__ctors_end>:
     312:	11 24       	eor	r1, r1
     314:	1f be       	out	0x3f, r1	; 63
     316:	cf ef       	ldi	r28, 0xFF	; 255
     318:	cd bf       	out	0x3d, r28	; 61
     31a:	df e3       	ldi	r29, 0x3F	; 63
     31c:	de bf       	out	0x3e, r29	; 62
     31e:	00 e0       	ldi	r16, 0x00	; 0
     320:	0c bf       	out	0x3c, r16	; 60
     322:	18 be       	out	0x38, r1	; 56
     324:	19 be       	out	0x39, r1	; 57
     326:	1a be       	out	0x3a, r1	; 58
     328:	1b be       	out	0x3b, r1	; 59

0000032a <__do_copy_data>:
     32a:	11 e2       	ldi	r17, 0x21	; 33
     32c:	a0 e0       	ldi	r26, 0x00	; 0
     32e:	b0 e2       	ldi	r27, 0x20	; 32
     330:	ea e7       	ldi	r30, 0x7A	; 122
     332:	fa e3       	ldi	r31, 0x3A	; 58
     334:	00 e0       	ldi	r16, 0x00	; 0
     336:	0b bf       	out	0x3b, r16	; 59
     338:	02 c0       	rjmp	.+4      	; 0x33e <__do_copy_data+0x14>
     33a:	07 90       	elpm	r0, Z+
     33c:	0d 92       	st	X+, r0
     33e:	a8 3b       	cpi	r26, 0xB8	; 184
     340:	b1 07       	cpc	r27, r17
     342:	d9 f7       	brne	.-10     	; 0x33a <__do_copy_data+0x10>
     344:	1b be       	out	0x3b, r1	; 59

00000346 <__do_clear_bss>:
     346:	21 e2       	ldi	r18, 0x21	; 33
     348:	a8 eb       	ldi	r26, 0xB8	; 184
     34a:	b1 e2       	ldi	r27, 0x21	; 33
     34c:	01 c0       	rjmp	.+2      	; 0x350 <.do_clear_bss_start>

0000034e <.do_clear_bss_loop>:
     34e:	1d 92       	st	X+, r1

00000350 <.do_clear_bss_start>:
     350:	a8 3f       	cpi	r26, 0xF8	; 248
     352:	b2 07       	cpc	r27, r18
     354:	e1 f7       	brne	.-8      	; 0x34e <.do_clear_bss_loop>
     356:	0e 94 cb 13 	call	0x2796	; 0x2796 <main>
     35a:	0c 94 3b 1d 	jmp	0x3a76	; 0x3a76 <_exit>

0000035e <__bad_interrupt>:
     35e:	50 ce       	rjmp	.-864    	; 0x0 <__vectors>

00000360 <__vector_104>:
 * the argument specified when the handler was installed..
 *
 * \return  Nothing.
 */
ISR(SENSOR_BOARD_PORT_vect)
{
     360:	1f 92       	push	r1
     362:	0f 92       	push	r0
     364:	0f b6       	in	r0, 0x3f	; 63
     366:	0f 92       	push	r0
     368:	11 24       	eor	r1, r1
     36a:	08 b6       	in	r0, 0x38	; 56
     36c:	0f 92       	push	r0
     36e:	18 be       	out	0x38, r1	; 56
     370:	09 b6       	in	r0, 0x39	; 57
     372:	0f 92       	push	r0
     374:	19 be       	out	0x39, r1	; 57
     376:	0b b6       	in	r0, 0x3b	; 59
     378:	0f 92       	push	r0
     37a:	1b be       	out	0x3b, r1	; 59
     37c:	2f 93       	push	r18
     37e:	3f 93       	push	r19
     380:	4f 93       	push	r20
     382:	5f 93       	push	r21
     384:	6f 93       	push	r22
     386:	7f 93       	push	r23
     388:	8f 93       	push	r24
     38a:	9f 93       	push	r25
     38c:	af 93       	push	r26
     38e:	bf 93       	push	r27
     390:	ef 93       	push	r30
     392:	ff 93       	push	r31
	PORT_t *const port = &(SENSOR_BOARD_PORT);

	/* Call the interrupt handler (if any). */
	if (sensor_pin3_handler && (port->IN & PIN2_bm)) {
     394:	e0 91 c2 21 	lds	r30, 0x21C2	; 0x8021c2 <sensor_pin3_handler>
     398:	f0 91 c3 21 	lds	r31, 0x21C3	; 0x8021c3 <sensor_pin3_handler+0x1>
     39c:	30 97       	sbiw	r30, 0x00	; 0
     39e:	51 f0       	breq	.+20     	; 0x3b4 <__vector_104+0x54>
     3a0:	80 91 a8 06 	lds	r24, 0x06A8	; 0x8006a8 <__TEXT_REGION_LENGTH__+0x7006a8>
     3a4:	82 ff       	sbrs	r24, 2
     3a6:	06 c0       	rjmp	.+12     	; 0x3b4 <__vector_104+0x54>
		/* Note: header pin 3 = io port pin 2 */
		sensor_pin3_handler(sensor_pin3_arg);
     3a8:	80 91 c0 21 	lds	r24, 0x21C0	; 0x8021c0 <sensor_pin3_arg>
     3ac:	90 91 c1 21 	lds	r25, 0x21C1	; 0x8021c1 <sensor_pin3_arg+0x1>
     3b0:	19 95       	eicall
     3b2:	1f c0       	rjmp	.+62     	; 0x3f2 <__vector_104+0x92>
	} else if (sensor_pin4_handler && (port->IN & PIN3_bm)) {
     3b4:	e0 91 be 21 	lds	r30, 0x21BE	; 0x8021be <sensor_pin4_handler>
     3b8:	f0 91 bf 21 	lds	r31, 0x21BF	; 0x8021bf <sensor_pin4_handler+0x1>
     3bc:	30 97       	sbiw	r30, 0x00	; 0
     3be:	51 f0       	breq	.+20     	; 0x3d4 <__vector_104+0x74>
     3c0:	80 91 a8 06 	lds	r24, 0x06A8	; 0x8006a8 <__TEXT_REGION_LENGTH__+0x7006a8>
     3c4:	83 ff       	sbrs	r24, 3
     3c6:	06 c0       	rjmp	.+12     	; 0x3d4 <__vector_104+0x74>
		/* Note: header pin 4 = io port pin 3 */
		sensor_pin4_handler(sensor_pin4_arg);
     3c8:	80 91 bc 21 	lds	r24, 0x21BC	; 0x8021bc <sensor_pin4_arg>
     3cc:	90 91 bd 21 	lds	r25, 0x21BD	; 0x8021bd <sensor_pin4_arg+0x1>
     3d0:	19 95       	eicall
     3d2:	0f c0       	rjmp	.+30     	; 0x3f2 <__vector_104+0x92>
	} else if (sensor_pin5_handler && (port->IN & PIN4_bm)) {
     3d4:	e0 91 ba 21 	lds	r30, 0x21BA	; 0x8021ba <sensor_pin5_handler>
     3d8:	f0 91 bb 21 	lds	r31, 0x21BB	; 0x8021bb <sensor_pin5_handler+0x1>
     3dc:	30 97       	sbiw	r30, 0x00	; 0
     3de:	49 f0       	breq	.+18     	; 0x3f2 <__vector_104+0x92>
     3e0:	80 91 a8 06 	lds	r24, 0x06A8	; 0x8006a8 <__TEXT_REGION_LENGTH__+0x7006a8>
     3e4:	84 ff       	sbrs	r24, 4
     3e6:	05 c0       	rjmp	.+10     	; 0x3f2 <__vector_104+0x92>
		/* Note: header pin 5 = io port pin 4 */
		sensor_pin5_handler(sensor_pin5_arg);
     3e8:	80 91 b8 21 	lds	r24, 0x21B8	; 0x8021b8 <__data_end>
     3ec:	90 91 b9 21 	lds	r25, 0x21B9	; 0x8021b9 <__data_end+0x1>
     3f0:	19 95       	eicall
	}

	/* Clear the port interrupt flag */
	port->INTFLAGS = PORT_INT0IF_bm;
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	80 93 ac 06 	sts	0x06AC, r24	; 0x8006ac <__TEXT_REGION_LENGTH__+0x7006ac>
}
     3f8:	ff 91       	pop	r31
     3fa:	ef 91       	pop	r30
     3fc:	bf 91       	pop	r27
     3fe:	af 91       	pop	r26
     400:	9f 91       	pop	r25
     402:	8f 91       	pop	r24
     404:	7f 91       	pop	r23
     406:	6f 91       	pop	r22
     408:	5f 91       	pop	r21
     40a:	4f 91       	pop	r20
     40c:	3f 91       	pop	r19
     40e:	2f 91       	pop	r18
     410:	0f 90       	pop	r0
     412:	0b be       	out	0x3b, r0	; 59
     414:	0f 90       	pop	r0
     416:	09 be       	out	0x39, r0	; 57
     418:	0f 90       	pop	r0
     41a:	08 be       	out	0x38, r0	; 56
     41c:	0f 90       	pop	r0
     41e:	0f be       	out	0x3f, r0	; 63
     420:	0f 90       	pop	r0
     422:	1f 90       	pop	r1
     424:	18 95       	reti

00000426 <sensor_board_irq_connect>:
 *
 * \return  bool        true if the call succeeds, else false.
 */
bool sensor_board_irq_connect(uint32_t gpio_pin,
		SENSOR_IRQ_HANDLER handler, void *arg)
{
     426:	cf 93       	push	r28
     428:	df 93       	push	r29
     42a:	00 d0       	rcall	.+0      	; 0x42c <sensor_board_irq_connect+0x6>
     42c:	1f 92       	push	r1
     42e:	cd b7       	in	r28, 0x3d	; 61
     430:	de b7       	in	r29, 0x3e	; 62
     432:	f9 01       	movw	r30, r18
	PORT_t *sensor_port;
#endif

	/* Ensure that the caller has specified a function address. */

	if (handler == NULL) {
     434:	41 15       	cp	r20, r1
     436:	51 05       	cpc	r21, r1
     438:	09 f4       	brne	.+2      	; 0x43c <sensor_board_irq_connect+0x16>
     43a:	6e c0       	rjmp	.+220    	; 0x518 <sensor_board_irq_connect+0xf2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     43c:	3f b7       	in	r19, 0x3f	; 63
     43e:	3c 83       	std	Y+4, r19	; 0x04
	cpu_irq_disable();
     440:	f8 94       	cli
	return flags;
     442:	3c 81       	ldd	r19, Y+4	; 0x04

	/* Save the interrupt flag state and disable MCU interrupts. */

	irqflags_t const irq_flags = cpu_irq_save();

	cpu_irq_disable();
     444:	f8 94       	cli

	/* Initialize an interrupt for a specified I/O pin. */

	if (SENSOR_BOARD_PIN3 == gpio_pin) {
     446:	6a 32       	cpi	r22, 0x2A	; 42
     448:	71 05       	cpc	r23, r1
     44a:	81 05       	cpc	r24, r1
     44c:	91 05       	cpc	r25, r1
     44e:	e9 f4       	brne	.+58     	; 0x48a <sensor_board_irq_connect+0x64>
		sensor_pin3_handler = handler;
     450:	40 93 c2 21 	sts	0x21C2, r20	; 0x8021c2 <sensor_pin3_handler>
     454:	50 93 c3 21 	sts	0x21C3, r21	; 0x8021c3 <sensor_pin3_handler+0x1>
		sensor_pin3_arg     = arg;
     458:	e0 93 c0 21 	sts	0x21C0, r30	; 0x8021c0 <sensor_pin3_arg>
     45c:	f0 93 c1 21 	sts	0x21C1, r31	; 0x8021c1 <sensor_pin3_arg+0x1>
#  else
		gpio_irq_connect(gpio_pin, SENSOR_PIN3_IRQ);
#  endif
#elif XMEGA
		sensor_port = ioport_pin_to_port(SENSOR_BOARD_PIN3);
		sensor_port->INTCTRL   = PORT_INT0LVL_LO_gc;
     460:	e0 ea       	ldi	r30, 0xA0	; 160
     462:	f6 e0       	ldi	r31, 0x06	; 6
     464:	81 e0       	ldi	r24, 0x01	; 1
     466:	81 87       	std	Z+9, r24	; 0x09
		sensor_port->INT0MASK |= ioport_pin_to_mask(SENSOR_BOARD_PIN3);
     468:	82 85       	ldd	r24, Z+10	; 0x0a
     46a:	84 60       	ori	r24, 0x04	; 4
     46c:	82 87       	std	Z+10, r24	; 0x0a

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     46e:	8f b7       	in	r24, 0x3f	; 63
     470:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
     472:	f8 94       	cli
	return flags;
     474:	9b 81       	ldd	r25, Y+3	; 0x03
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= ~PORT_ISC_gm;
     476:	e2 eb       	ldi	r30, 0xB2	; 178
     478:	f6 e0       	ldi	r31, 0x06	; 6
     47a:	80 81       	ld	r24, Z
     47c:	88 7f       	andi	r24, 0xF8	; 248
     47e:	80 83       	st	Z, r24
	*pin_ctrl |= (pin_sense & PORT_ISC_gm);
     480:	80 81       	ld	r24, Z
     482:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     484:	9f bf       	out	0x3f, r25	; 63
		 * pins, which requires them to be sensing on both edges.
		 */
		ioport_set_pin_sense_mode(SENSOR_BOARD_PIN3,
				IOPORT_SENSE_BOTHEDGES);
#endif
		status = true;
     486:	81 e0       	ldi	r24, 0x01	; 1
     488:	45 c0       	rjmp	.+138    	; 0x514 <sensor_board_irq_connect+0xee>
	} else if (SENSOR_BOARD_PIN4 == gpio_pin) {
     48a:	6b 32       	cpi	r22, 0x2B	; 43
     48c:	71 05       	cpc	r23, r1
     48e:	81 05       	cpc	r24, r1
     490:	91 05       	cpc	r25, r1
     492:	e9 f4       	brne	.+58     	; 0x4ce <sensor_board_irq_connect+0xa8>
		sensor_pin4_handler = handler;
     494:	40 93 be 21 	sts	0x21BE, r20	; 0x8021be <sensor_pin4_handler>
     498:	50 93 bf 21 	sts	0x21BF, r21	; 0x8021bf <sensor_pin4_handler+0x1>
		sensor_pin4_arg     = arg;
     49c:	e0 93 bc 21 	sts	0x21BC, r30	; 0x8021bc <sensor_pin4_arg>
     4a0:	f0 93 bd 21 	sts	0x21BD, r31	; 0x8021bd <sensor_pin4_arg+0x1>
#  else
		gpio_irq_connect(gpio_pin, SENSOR_PIN4_IRQ);
#  endif
#elif XMEGA
		sensor_port = ioport_pin_to_port(SENSOR_BOARD_PIN4);
		sensor_port->INTCTRL   = PORT_INT0LVL_LO_gc;
     4a4:	e0 ea       	ldi	r30, 0xA0	; 160
     4a6:	f6 e0       	ldi	r31, 0x06	; 6
     4a8:	81 e0       	ldi	r24, 0x01	; 1
     4aa:	81 87       	std	Z+9, r24	; 0x09
		sensor_port->INT0MASK |= ioport_pin_to_mask(SENSOR_BOARD_PIN4);
     4ac:	82 85       	ldd	r24, Z+10	; 0x0a
     4ae:	88 60       	ori	r24, 0x08	; 8
     4b0:	82 87       	std	Z+10, r24	; 0x0a

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4b2:	8f b7       	in	r24, 0x3f	; 63
     4b4:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     4b6:	f8 94       	cli
	return flags;
     4b8:	9a 81       	ldd	r25, Y+2	; 0x02
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= ~PORT_ISC_gm;
     4ba:	e3 eb       	ldi	r30, 0xB3	; 179
     4bc:	f6 e0       	ldi	r31, 0x06	; 6
     4be:	80 81       	ld	r24, Z
     4c0:	88 7f       	andi	r24, 0xF8	; 248
     4c2:	80 83       	st	Z, r24
	*pin_ctrl |= (pin_sense & PORT_ISC_gm);
     4c4:	80 81       	ld	r24, Z
     4c6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     4c8:	9f bf       	out	0x3f, r25	; 63
		 * pins, which requires them to be sensing on both edges.
		 */
		ioport_set_pin_sense_mode(SENSOR_BOARD_PIN4,
				IOPORT_SENSE_BOTHEDGES);
#endif
		status = true;
     4ca:	81 e0       	ldi	r24, 0x01	; 1
     4cc:	23 c0       	rjmp	.+70     	; 0x514 <sensor_board_irq_connect+0xee>
	} else if (SENSOR_BOARD_PIN5 == gpio_pin) {
     4ce:	6c 32       	cpi	r22, 0x2C	; 44
     4d0:	71 05       	cpc	r23, r1
     4d2:	81 05       	cpc	r24, r1
     4d4:	91 05       	cpc	r25, r1
     4d6:	e9 f4       	brne	.+58     	; 0x512 <sensor_board_irq_connect+0xec>
		sensor_pin5_handler = handler;
     4d8:	40 93 ba 21 	sts	0x21BA, r20	; 0x8021ba <sensor_pin5_handler>
     4dc:	50 93 bb 21 	sts	0x21BB, r21	; 0x8021bb <sensor_pin5_handler+0x1>
		sensor_pin5_arg     = arg;
     4e0:	e0 93 b8 21 	sts	0x21B8, r30	; 0x8021b8 <__data_end>
     4e4:	f0 93 b9 21 	sts	0x21B9, r31	; 0x8021b9 <__data_end+0x1>
#  else
		gpio_irq_connect(gpio_pin, SENSOR_PIN5_IRQ);
#  endif
#elif XMEGA
		sensor_port = ioport_pin_to_port(SENSOR_BOARD_PIN5);
		sensor_port->INTCTRL   = PORT_INT0LVL_LO_gc;
     4e8:	e0 ea       	ldi	r30, 0xA0	; 160
     4ea:	f6 e0       	ldi	r31, 0x06	; 6
     4ec:	81 e0       	ldi	r24, 0x01	; 1
     4ee:	81 87       	std	Z+9, r24	; 0x09
		sensor_port->INT0MASK |= ioport_pin_to_mask(SENSOR_BOARD_PIN5);
     4f0:	82 85       	ldd	r24, Z+10	; 0x0a
     4f2:	80 61       	ori	r24, 0x10	; 16
     4f4:	82 87       	std	Z+10, r24	; 0x0a

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4f6:	8f b7       	in	r24, 0x3f	; 63
     4f8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     4fa:	f8 94       	cli
	return flags;
     4fc:	99 81       	ldd	r25, Y+1	; 0x01
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= ~PORT_ISC_gm;
     4fe:	e4 eb       	ldi	r30, 0xB4	; 180
     500:	f6 e0       	ldi	r31, 0x06	; 6
     502:	80 81       	ld	r24, Z
     504:	88 7f       	andi	r24, 0xF8	; 248
     506:	80 83       	st	Z, r24
	*pin_ctrl |= (pin_sense & PORT_ISC_gm);
     508:	80 81       	ld	r24, Z
     50a:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     50c:	9f bf       	out	0x3f, r25	; 63
		 * pins, which requires them to be sensing on both edges.
		 */
		ioport_set_pin_sense_mode(SENSOR_BOARD_PIN5,
				IOPORT_SENSE_BOTHEDGES);
#endif
		status = true;
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	01 c0       	rjmp	.+2      	; 0x514 <sensor_board_irq_connect+0xee>
 * \return  bool        true if the call succeeds, else false.
 */
bool sensor_board_irq_connect(uint32_t gpio_pin,
		SENSOR_IRQ_HANDLER handler, void *arg)
{
	bool status = false;
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	3f bf       	out	0x3f, r19	; 63

	/* Restore the MCU interrupt flag state. */

	cpu_irq_restore(irq_flags);

	return status;
     516:	01 c0       	rjmp	.+2      	; 0x51a <sensor_board_irq_connect+0xf4>
#endif

	/* Ensure that the caller has specified a function address. */

	if (handler == NULL) {
		return status;
     518:	80 e0       	ldi	r24, 0x00	; 0
	/* Restore the MCU interrupt flag state. */

	cpu_irq_restore(irq_flags);

	return status;
}
     51a:	24 96       	adiw	r28, 0x04	; 4
     51c:	cd bf       	out	0x3d, r28	; 61
     51e:	de bf       	out	0x3e, r29	; 62
     520:	df 91       	pop	r29
     522:	cf 91       	pop	r28
     524:	08 95       	ret

00000526 <sensor_board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     526:	40 e0       	ldi	r20, 0x00	; 0
     528:	50 e0       	ldi	r21, 0x00	; 0
     52a:	64 e0       	ldi	r22, 0x04	; 4
     52c:	80 ea       	ldi	r24, 0xA0	; 160
     52e:	96 e0       	ldi	r25, 0x06	; 6
     530:	6e d0       	rcall	.+220    	; 0x60e <ioport_configure_port_pin>
#elif (EXT_BOARD == SENSORS_XPLAINED_BREADBOARD)
	gpio_configure_pin(SENSOR_BOARD_PIN4, PIN_INPUT_FLAGS);
#endif

	/* Global Interrupt Disable */
	cpu_irq_disable();
     532:	f8 94       	cli

	/* Initialize interrupt vector table support. */
	irq_initialize_vectors();
     534:	87 e0       	ldi	r24, 0x07	; 7
     536:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>

	/* Global Interrupt Enable */
	cpu_irq_enable();
     53a:	78 94       	sei
     53c:	08 95       	ret

0000053e <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     53e:	cf 93       	push	r28
     540:	df 93       	push	r29
     542:	00 d0       	rcall	.+0      	; 0x544 <sysclk_init+0x6>
     544:	cd b7       	in	r28, 0x3d	; 61
     546:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     548:	8f ef       	ldi	r24, 0xFF	; 255
     54a:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     54e:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     552:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     556:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     55a:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     55e:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     562:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
     566:	61 e0       	ldi	r22, 0x01	; 1
     568:	81 e4       	ldi	r24, 0x41	; 65
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <ccp_write_io>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
     570:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
     574:	84 fd       	sbrc	r24, 4
     576:	20 c0       	rjmp	.+64     	; 0x5b8 <sysclk_init+0x7a>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     578:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;

	case PLL_SRC_RC32MHZ:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
     57c:	81 fd       	sbrc	r24, 1
     57e:	0d c0       	rjmp	.+26     	; 0x59a <sysclk_init+0x5c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     580:	8f b7       	in	r24, 0x3f	; 63
     582:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     584:	f8 94       	cli
	return flags;
     586:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     588:	e0 e5       	ldi	r30, 0x50	; 80
     58a:	f0 e0       	ldi	r31, 0x00	; 0
     58c:	80 81       	ld	r24, Z
     58e:	82 60       	ori	r24, 0x02	; 2
     590:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     592:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     594:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     596:	81 ff       	sbrs	r24, 1
     598:	fd cf       	rjmp	.-6      	; 0x594 <sysclk_init+0x56>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     59a:	8f b7       	in	r24, 0x3f	; 63
     59c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     59e:	f8 94       	cli
	return flags;
     5a0:	9a 81       	ldd	r25, Y+2	; 0x02
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
     5a2:	e0 e5       	ldi	r30, 0x50	; 80
     5a4:	f0 e0       	ldi	r31, 0x00	; 0
     5a6:	88 e8       	ldi	r24, 0x88	; 136
     5a8:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
     5aa:	80 81       	ld	r24, Z
     5ac:	80 61       	ori	r24, 0x10	; 16
     5ae:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     5b0:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
     5b2:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
     5b4:	84 ff       	sbrs	r24, 4
     5b6:	fd cf       	rjmp	.-6      	; 0x5b2 <sysclk_init+0x74>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     5b8:	64 e0       	ldi	r22, 0x04	; 4
     5ba:	80 e4       	ldi	r24, 0x40	; 64
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     5c2:	8f b7       	in	r24, 0x3f	; 63
     5c4:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
     5c6:	f8 94       	cli
	return flags;
     5c8:	9b 81       	ldd	r25, Y+3	; 0x03
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     5ca:	e0 e5       	ldi	r30, 0x50	; 80
     5cc:	f0 e0       	ldi	r31, 0x00	; 0
     5ce:	80 81       	ld	r24, Z
     5d0:	8e 7f       	andi	r24, 0xFE	; 254
     5d2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     5d4:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     5d6:	23 96       	adiw	r28, 0x03	; 3
     5d8:	cd bf       	out	0x3d, r28	; 61
     5da:	de bf       	out	0x3e, r29	; 62
     5dc:	df 91       	pop	r29
     5de:	cf 91       	pop	r28
     5e0:	08 95       	ret

000005e2 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     5e2:	cf 93       	push	r28
     5e4:	df 93       	push	r29
     5e6:	1f 92       	push	r1
     5e8:	cd b7       	in	r28, 0x3d	; 61
     5ea:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     5ec:	9f b7       	in	r25, 0x3f	; 63
     5ee:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     5f0:	f8 94       	cli
	return flags;
     5f2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     5f4:	e8 2f       	mov	r30, r24
     5f6:	f0 e0       	ldi	r31, 0x00	; 0
     5f8:	e0 59       	subi	r30, 0x90	; 144
     5fa:	ff 4f       	sbci	r31, 0xFF	; 255
     5fc:	60 95       	com	r22
     5fe:	80 81       	ld	r24, Z
     600:	68 23       	and	r22, r24
     602:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     604:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     606:	0f 90       	pop	r0
     608:	df 91       	pop	r29
     60a:	cf 91       	pop	r28
     60c:	08 95       	ret

0000060e <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
     60e:	cf 93       	push	r28
     610:	df 93       	push	r29
     612:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     614:	20 e0       	ldi	r18, 0x00	; 0
     616:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
     618:	c6 2f       	mov	r28, r22
     61a:	d0 e0       	ldi	r29, 0x00	; 0
     61c:	de 01       	movw	r26, r28
     61e:	02 2e       	mov	r0, r18
     620:	02 c0       	rjmp	.+4      	; 0x626 <ioport_configure_port_pin+0x18>
     622:	b5 95       	asr	r27
     624:	a7 95       	ror	r26
     626:	0a 94       	dec	r0
     628:	e2 f7       	brpl	.-8      	; 0x622 <ioport_configure_port_pin+0x14>
     62a:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     62c:	50 8b       	std	Z+16, r21	; 0x10
     62e:	2f 5f       	subi	r18, 0xFF	; 255
     630:	3f 4f       	sbci	r19, 0xFF	; 255
     632:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
     634:	28 30       	cpi	r18, 0x08	; 8
     636:	31 05       	cpc	r19, r1
     638:	89 f7       	brne	.-30     	; 0x61c <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
     63a:	40 ff       	sbrs	r20, 0
     63c:	0a c0       	rjmp	.+20     	; 0x652 <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
     63e:	41 ff       	sbrs	r20, 1
     640:	03 c0       	rjmp	.+6      	; 0x648 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
     642:	fc 01       	movw	r30, r24
     644:	65 83       	std	Z+5, r22	; 0x05
     646:	02 c0       	rjmp	.+4      	; 0x64c <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
     648:	fc 01       	movw	r30, r24
     64a:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
     64c:	fc 01       	movw	r30, r24
     64e:	61 83       	std	Z+1, r22	; 0x01
     650:	02 c0       	rjmp	.+4      	; 0x656 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
     652:	fc 01       	movw	r30, r24
     654:	62 83       	std	Z+2, r22	; 0x02
	}
}
     656:	df 91       	pop	r29
     658:	cf 91       	pop	r28
     65a:	08 95       	ret

0000065c <sfh7770_event>:
 * @param  enable    Enable flag: true = enable event, false = disable event
 * @return bool      true if the call succeeds, else false is returned
 */
static bool sfh7770_event(sensor_t *sensor, sensor_event_t sensor_event,
		sensor_event_callback_t *callback, bool enable)
{
     65c:	af 92       	push	r10
     65e:	bf 92       	push	r11
     660:	cf 92       	push	r12
     662:	df 92       	push	r13
     664:	ef 92       	push	r14
     666:	ff 92       	push	r15
     668:	0f 93       	push	r16
     66a:	1f 93       	push	r17
     66c:	cf 93       	push	r28
     66e:	df 93       	push	r29
     670:	1f 92       	push	r1
     672:	1f 92       	push	r1
     674:	cd b7       	in	r28, 0x3d	; 61
     676:	de b7       	in	r29, 0x3e	; 62
     678:	7b 01       	movw	r14, r22
     67a:	6a 01       	movw	r12, r20
     67c:	a2 2e       	mov	r10, r18
	sensor_hal_t *const hal = sensor->hal;

	bool status = false;

	uint8_t int_set = sensor_bus_get(hal, SFH7770_INT_SET);
     67e:	fc 01       	movw	r30, r24
     680:	00 81       	ld	r16, Z
     682:	11 81       	ldd	r17, Z+1	; 0x01
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     684:	19 82       	std	Y+1, r1	; 0x01
	bus_read(bus, addr, &data, sizeof(uint8_t));
     686:	21 e0       	ldi	r18, 0x01	; 1
     688:	30 e0       	ldi	r19, 0x00	; 0
     68a:	ae 01       	movw	r20, r28
     68c:	4f 5f       	subi	r20, 0xFF	; 255
     68e:	5f 4f       	sbci	r21, 0xFF	; 255
     690:	62 e9       	ldi	r22, 0x92	; 146
     692:	c8 01       	movw	r24, r16
     694:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <bus_read>

	return data;
     698:	89 81       	ldd	r24, Y+1	; 0x01

	if (sensor_event & SENSOR_EVENT_NEAR_PROXIMITY) {
     69a:	f0 fe       	sbrs	r15, 0
     69c:	1a c0       	rjmp	.+52     	; 0x6d2 <sfh7770_event+0x76>
		if (callback) {
     69e:	c1 14       	cp	r12, r1
     6a0:	d1 04       	cpc	r13, r1
     6a2:	69 f0       	breq	.+26     	; 0x6be <sfh7770_event+0x62>
			event_cb[0] = *callback;
     6a4:	f6 01       	movw	r30, r12
     6a6:	40 81       	ld	r20, Z
     6a8:	51 81       	ldd	r21, Z+1	; 0x01
     6aa:	62 81       	ldd	r22, Z+2	; 0x02
     6ac:	73 81       	ldd	r23, Z+3	; 0x03
     6ae:	40 93 1b 20 	sts	0x201B, r20	; 0x80201b <event_cb>
     6b2:	50 93 1c 20 	sts	0x201C, r21	; 0x80201c <event_cb+0x1>
     6b6:	60 93 1d 20 	sts	0x201D, r22	; 0x80201d <event_cb+0x2>
     6ba:	70 93 1e 20 	sts	0x201E, r23	; 0x80201e <event_cb+0x3>
		}

		if (enable) {
     6be:	aa 20       	and	r10, r10
     6c0:	21 f0       	breq	.+8      	; 0x6ca <sfh7770_event+0x6e>
			int_set |= INT_MODE_PS;
     6c2:	81 60       	ori	r24, 0x01	; 1
		} else {
			int_set &= ~INT_MODE_PS;
		}

		status = true;
     6c4:	bb 24       	eor	r11, r11
     6c6:	b3 94       	inc	r11
     6c8:	05 c0       	rjmp	.+10     	; 0x6d4 <sfh7770_event+0x78>
		}

		if (enable) {
			int_set |= INT_MODE_PS;
		} else {
			int_set &= ~INT_MODE_PS;
     6ca:	8e 7f       	andi	r24, 0xFE	; 254
		}

		status = true;
     6cc:	bb 24       	eor	r11, r11
     6ce:	b3 94       	inc	r11
     6d0:	01 c0       	rjmp	.+2      	; 0x6d4 <sfh7770_event+0x78>
static bool sfh7770_event(sensor_t *sensor, sensor_event_t sensor_event,
		sensor_event_callback_t *callback, bool enable)
{
	sensor_hal_t *const hal = sensor->hal;

	bool status = false;
     6d2:	b1 2c       	mov	r11, r1
		}

		status = true;
	}

	if (sensor_event & SENSOR_EVENT_LOW_LIGHT) {
     6d4:	f3 fe       	sbrs	r15, 3
     6d6:	19 c0       	rjmp	.+50     	; 0x70a <sfh7770_event+0xae>
		if (callback) {
     6d8:	c1 14       	cp	r12, r1
     6da:	d1 04       	cpc	r13, r1
     6dc:	69 f0       	breq	.+26     	; 0x6f8 <sfh7770_event+0x9c>
			event_cb[1] = *callback;
     6de:	f6 01       	movw	r30, r12
     6e0:	40 81       	ld	r20, Z
     6e2:	51 81       	ldd	r21, Z+1	; 0x01
     6e4:	62 81       	ldd	r22, Z+2	; 0x02
     6e6:	73 81       	ldd	r23, Z+3	; 0x03
     6e8:	40 93 1f 20 	sts	0x201F, r20	; 0x80201f <event_cb+0x4>
     6ec:	50 93 20 20 	sts	0x2020, r21	; 0x802020 <event_cb+0x5>
     6f0:	60 93 21 20 	sts	0x2021, r22	; 0x802021 <event_cb+0x6>
     6f4:	70 93 22 20 	sts	0x2022, r23	; 0x802022 <event_cb+0x7>
		}

		if (enable) {
     6f8:	aa 20       	and	r10, r10
     6fa:	21 f0       	breq	.+8      	; 0x704 <sfh7770_event+0xa8>
			int_set |= INT_MODE_ALS;
     6fc:	82 60       	ori	r24, 0x02	; 2
		} else {
			int_set &= ~INT_MODE_ALS;
		}

		status = true;
     6fe:	bb 24       	eor	r11, r11
     700:	b3 94       	inc	r11
     702:	03 c0       	rjmp	.+6      	; 0x70a <sfh7770_event+0xae>
		}

		if (enable) {
			int_set |= INT_MODE_ALS;
		} else {
			int_set &= ~INT_MODE_ALS;
     704:	8d 7f       	andi	r24, 0xFD	; 253
		}

		status = true;
     706:	bb 24       	eor	r11, r11
     708:	b3 94       	inc	r11
	}

	if (sensor_event & SENSOR_EVENT_HIGH_LIGHT) {
     70a:	f4 fe       	sbrs	r15, 4
     70c:	19 c0       	rjmp	.+50     	; 0x740 <sfh7770_event+0xe4>
		if (callback) {
     70e:	c1 14       	cp	r12, r1
     710:	d1 04       	cpc	r13, r1
     712:	69 f0       	breq	.+26     	; 0x72e <sfh7770_event+0xd2>
			event_cb[2] = *callback;
     714:	f6 01       	movw	r30, r12
     716:	40 81       	ld	r20, Z
     718:	51 81       	ldd	r21, Z+1	; 0x01
     71a:	62 81       	ldd	r22, Z+2	; 0x02
     71c:	73 81       	ldd	r23, Z+3	; 0x03
     71e:	40 93 23 20 	sts	0x2023, r20	; 0x802023 <event_cb+0x8>
     722:	50 93 24 20 	sts	0x2024, r21	; 0x802024 <event_cb+0x9>
     726:	60 93 25 20 	sts	0x2025, r22	; 0x802025 <event_cb+0xa>
     72a:	70 93 26 20 	sts	0x2026, r23	; 0x802026 <event_cb+0xb>
		}

		if (enable) {
     72e:	aa 20       	and	r10, r10
     730:	21 f0       	breq	.+8      	; 0x73a <sfh7770_event+0xde>
			int_set |= INT_MODE_ALS;
     732:	82 60       	ori	r24, 0x02	; 2
		} else {
			int_set &= ~INT_MODE_ALS;
		}

		status = true;
     734:	bb 24       	eor	r11, r11
     736:	b3 94       	inc	r11
     738:	03 c0       	rjmp	.+6      	; 0x740 <sfh7770_event+0xe4>
		}

		if (enable) {
			int_set |= INT_MODE_ALS;
		} else {
			int_set &= ~INT_MODE_ALS;
     73a:	8d 7f       	andi	r24, 0xFD	; 253
		}

		status = true;
     73c:	bb 24       	eor	r11, r11
     73e:	b3 94       	inc	r11
     740:	89 83       	std	Y+1, r24	; 0x01
 *
 * \return  Nothing
 */
static inline void bus_put(bus_desc_t *bus, uint8_t addr, uint8_t data)
{
	bus_write(bus, addr, &data, sizeof(uint8_t));
     742:	21 e0       	ldi	r18, 0x01	; 1
     744:	30 e0       	ldi	r19, 0x00	; 0
     746:	ae 01       	movw	r20, r28
     748:	4f 5f       	subi	r20, 0xFF	; 255
     74a:	5f 4f       	sbci	r21, 0xFF	; 255
     74c:	62 e9       	ldi	r22, 0x92	; 146
     74e:	c8 01       	movw	r24, r16
     750:	0e 94 2f 0c 	call	0x185e	; 0x185e <bus_write>
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     754:	1a 82       	std	Y+2, r1	; 0x02
	bus_read(bus, addr, &data, sizeof(uint8_t));
     756:	21 e0       	ldi	r18, 0x01	; 1
     758:	30 e0       	ldi	r19, 0x00	; 0
     75a:	ae 01       	movw	r20, r28
     75c:	4e 5f       	subi	r20, 0xFE	; 254
     75e:	5f 4f       	sbci	r21, 0xFF	; 255
     760:	62 e9       	ldi	r22, 0x92	; 146
     762:	c8 01       	movw	r24, r16
     764:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <bus_read>
	sensor_bus_put(hal, SFH7770_INT_SET, int_set);

	int_set = sensor_bus_get(hal, SFH7770_INT_SET);

	return status;
}
     768:	8b 2d       	mov	r24, r11
     76a:	0f 90       	pop	r0
     76c:	0f 90       	pop	r0
     76e:	df 91       	pop	r29
     770:	cf 91       	pop	r28
     772:	1f 91       	pop	r17
     774:	0f 91       	pop	r16
     776:	ff 90       	pop	r15
     778:	ef 90       	pop	r14
     77a:	df 90       	pop	r13
     77c:	cf 90       	pop	r12
     77e:	bf 90       	pop	r11
     780:	af 90       	pop	r10
     782:	08 95       	ret

00000784 <sfh7770_read>:
 * @param data      The address where data values are returned.
 * @return bool     true if the call succeeds, else false is returned.
 */
static bool sfh7770_read(sensor_t *sensor, sensor_read_t type,
		sensor_data_t *data)
{
     784:	0f 93       	push	r16
     786:	1f 93       	push	r17
     788:	cf 93       	push	r28
     78a:	df 93       	push	r29
     78c:	00 d0       	rcall	.+0      	; 0x78e <sfh7770_read+0xa>
     78e:	1f 92       	push	r1
     790:	cd b7       	in	r28, 0x3d	; 61
     792:	de b7       	in	r29, 0x3e	; 62
     794:	fc 01       	movw	r30, r24
     796:	8a 01       	movw	r16, r20
	sensor_hal_t *const hal = sensor->hal;
     798:	80 81       	ld	r24, Z
     79a:	91 81       	ldd	r25, Z+1	; 0x01

	switch (type) {
     79c:	65 30       	cpi	r22, 0x05	; 5
     79e:	31 f0       	breq	.+12     	; 0x7ac <sfh7770_read+0x28>
     7a0:	67 30       	cpi	r22, 0x07	; 7
     7a2:	09 f1       	breq	.+66     	; 0x7e6 <sfh7770_read+0x62>
     7a4:	63 30       	cpi	r22, 0x03	; 3
     7a6:	09 f0       	breq	.+2      	; 0x7aa <sfh7770_read+0x26>
     7a8:	94 c0       	rjmp	.+296    	; 0x8d2 <sfh7770_read+0x14e>
     7aa:	75 c0       	rjmp	.+234    	; 0x896 <sfh7770_read+0x112>
	light_data;

	/* Read and combine two light level data registers
	 *   NOTE:  LSB register must be read first!
	 */
	size_t const count = sensor_bus_read(hal, SFH7770_ALS_DATA_LSB,
     7ac:	22 e0       	ldi	r18, 0x02	; 2
     7ae:	30 e0       	ldi	r19, 0x00	; 0
     7b0:	ae 01       	movw	r20, r28
     7b2:	4f 5f       	subi	r20, 0xFF	; 255
     7b4:	5f 4f       	sbci	r21, 0xFF	; 255
     7b6:	6c e8       	ldi	r22, 0x8C	; 140
     7b8:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <bus_read>
			(uint8_t *)&light_data, sizeof(light_data));

	/* Device uses lux for internal values, so raw is the same as scaled */
	data->light.value = (uint32_t)((light_data.msb << 8) | light_data.lsb);
     7bc:	4a 81       	ldd	r20, Y+2	; 0x02
     7be:	50 e0       	ldi	r21, 0x00	; 0
     7c0:	54 2f       	mov	r21, r20
     7c2:	44 27       	eor	r20, r20
     7c4:	29 81       	ldd	r18, Y+1	; 0x01
     7c6:	42 2b       	or	r20, r18
     7c8:	05 2e       	mov	r0, r21
     7ca:	00 0c       	add	r0, r0
     7cc:	66 0b       	sbc	r22, r22
     7ce:	77 0b       	sbc	r23, r23
     7d0:	f8 01       	movw	r30, r16
     7d2:	40 83       	st	Z, r20
     7d4:	51 83       	std	Z+1, r21	; 0x01
     7d6:	62 83       	std	Z+2, r22	; 0x02
     7d8:	73 83       	std	Z+3, r23	; 0x03

	return (count == sizeof(light_data));
     7da:	21 e0       	ldi	r18, 0x01	; 1
     7dc:	02 97       	sbiw	r24, 0x02	; 2
     7de:	09 f4       	brne	.+2      	; 0x7e2 <sfh7770_read+0x5e>
     7e0:	7d c0       	rjmp	.+250    	; 0x8dc <sfh7770_read+0x158>
     7e2:	20 e0       	ldi	r18, 0x00	; 0
{
	sensor_hal_t *const hal = sensor->hal;

	switch (type) {
	case SENSOR_READ_LIGHT:
		return sfh7770_get_light(hal, data);
     7e4:	7b c0       	rjmp	.+246    	; 0x8dc <sfh7770_read+0x158>
		uint8_t ps_data_led3;
	}
	regs;

	/* Read three LED proximity measurements + status */
	size_t const count = sensor_bus_read(hal, SFH7770_ALS_PS_STATUS,
     7e6:	24 e0       	ldi	r18, 0x04	; 4
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	ae 01       	movw	r20, r28
     7ec:	4f 5f       	subi	r20, 0xFF	; 255
     7ee:	5f 4f       	sbci	r21, 0xFF	; 255
     7f0:	6e e8       	ldi	r22, 0x8E	; 142
     7f2:	f4 d7       	rcall	.+4072   	; 0x17dc <bus_read>
			(uint8_t *)&regs, sizeof(regs));

	/* Fill in return values based on "scaled" or raw selection */
	if (data->scaled) {
     7f4:	f8 01       	movw	r30, r16
     7f6:	20 89       	ldd	r18, Z+16	; 0x10
     7f8:	22 23       	and	r18, r18
     7fa:	79 f1       	breq	.+94     	; 0x85a <sfh7770_read+0xd6>
		/* Use internal device threshold status to determine values */
		data->proximity.value[0]
			= (regs.als_ps_status & PS_LED1_THRESH) ?
     7fc:	29 81       	ldd	r18, Y+1	; 0x01
     7fe:	21 fd       	sbrc	r18, 1
     800:	04 c0       	rjmp	.+8      	; 0x80a <sfh7770_read+0x86>
     802:	40 e0       	ldi	r20, 0x00	; 0
     804:	50 e0       	ldi	r21, 0x00	; 0
     806:	ba 01       	movw	r22, r20
     808:	04 c0       	rjmp	.+8      	; 0x812 <sfh7770_read+0x8e>
     80a:	43 e0       	ldi	r20, 0x03	; 3
     80c:	50 e0       	ldi	r21, 0x00	; 0
     80e:	60 e0       	ldi	r22, 0x00	; 0
     810:	70 e0       	ldi	r23, 0x00	; 0
     812:	f8 01       	movw	r30, r16
     814:	40 83       	st	Z, r20
     816:	51 83       	std	Z+1, r21	; 0x01
     818:	62 83       	std	Z+2, r22	; 0x02
     81a:	73 83       	std	Z+3, r23	; 0x03
				PROXIMITY_NEAR : PROXIMITY_NONE;

		data->proximity.value[1]
			= (regs.als_ps_status & PS_LED2_THRESH) ?
     81c:	23 fd       	sbrc	r18, 3
     81e:	04 c0       	rjmp	.+8      	; 0x828 <sfh7770_read+0xa4>
     820:	40 e0       	ldi	r20, 0x00	; 0
     822:	50 e0       	ldi	r21, 0x00	; 0
     824:	ba 01       	movw	r22, r20
     826:	04 c0       	rjmp	.+8      	; 0x830 <sfh7770_read+0xac>
     828:	43 e0       	ldi	r20, 0x03	; 3
     82a:	50 e0       	ldi	r21, 0x00	; 0
     82c:	60 e0       	ldi	r22, 0x00	; 0
     82e:	70 e0       	ldi	r23, 0x00	; 0
     830:	f8 01       	movw	r30, r16
     832:	44 83       	std	Z+4, r20	; 0x04
     834:	55 83       	std	Z+5, r21	; 0x05
     836:	66 83       	std	Z+6, r22	; 0x06
     838:	77 83       	std	Z+7, r23	; 0x07
				PROXIMITY_NEAR : PROXIMITY_NONE;

		data->proximity.value[2]
			= (regs.als_ps_status & PS_LED3_THRESH) ?
     83a:	25 fd       	sbrc	r18, 5
     83c:	04 c0       	rjmp	.+8      	; 0x846 <sfh7770_read+0xc2>
     83e:	40 e0       	ldi	r20, 0x00	; 0
     840:	50 e0       	ldi	r21, 0x00	; 0
     842:	ba 01       	movw	r22, r20
     844:	04 c0       	rjmp	.+8      	; 0x84e <sfh7770_read+0xca>
     846:	43 e0       	ldi	r20, 0x03	; 3
     848:	50 e0       	ldi	r21, 0x00	; 0
     84a:	60 e0       	ldi	r22, 0x00	; 0
     84c:	70 e0       	ldi	r23, 0x00	; 0
     84e:	f8 01       	movw	r30, r16
     850:	40 87       	std	Z+8, r20	; 0x08
     852:	51 87       	std	Z+9, r21	; 0x09
     854:	62 87       	std	Z+10, r22	; 0x0a
     856:	73 87       	std	Z+11, r23	; 0x0b
     858:	19 c0       	rjmp	.+50     	; 0x88c <sfh7770_read+0x108>
				PROXIMITY_NEAR : PROXIMITY_NONE;
	} else {
		/* Use internal raw values */
		data->proximity.value[0] = (int32_t)regs.ps_data_led1;
     85a:	4a 81       	ldd	r20, Y+2	; 0x02
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	60 e0       	ldi	r22, 0x00	; 0
     860:	70 e0       	ldi	r23, 0x00	; 0
     862:	f8 01       	movw	r30, r16
     864:	40 83       	st	Z, r20
     866:	51 83       	std	Z+1, r21	; 0x01
     868:	62 83       	std	Z+2, r22	; 0x02
     86a:	73 83       	std	Z+3, r23	; 0x03
		data->proximity.value[1] = (int32_t)regs.ps_data_led2;
     86c:	4b 81       	ldd	r20, Y+3	; 0x03
     86e:	50 e0       	ldi	r21, 0x00	; 0
     870:	60 e0       	ldi	r22, 0x00	; 0
     872:	70 e0       	ldi	r23, 0x00	; 0
     874:	44 83       	std	Z+4, r20	; 0x04
     876:	55 83       	std	Z+5, r21	; 0x05
     878:	66 83       	std	Z+6, r22	; 0x06
     87a:	77 83       	std	Z+7, r23	; 0x07
		data->proximity.value[2] = (int32_t)regs.ps_data_led3;
     87c:	4c 81       	ldd	r20, Y+4	; 0x04
     87e:	50 e0       	ldi	r21, 0x00	; 0
     880:	60 e0       	ldi	r22, 0x00	; 0
     882:	70 e0       	ldi	r23, 0x00	; 0
     884:	40 87       	std	Z+8, r20	; 0x08
     886:	51 87       	std	Z+9, r21	; 0x09
     888:	62 87       	std	Z+10, r22	; 0x0a
     88a:	73 87       	std	Z+11, r23	; 0x0b
	}

	return (count == sizeof(regs));
     88c:	21 e0       	ldi	r18, 0x01	; 1
     88e:	04 97       	sbiw	r24, 0x04	; 4
     890:	29 f1       	breq	.+74     	; 0x8dc <sfh7770_read+0x158>
     892:	20 e0       	ldi	r18, 0x00	; 0
	switch (type) {
	case SENSOR_READ_LIGHT:
		return sfh7770_get_light(hal, data);

	case SENSOR_READ_PROXIMITY:
		return sfh7770_get_proximity(hal, data);
     894:	23 c0       	rjmp	.+70     	; 0x8dc <sfh7770_read+0x158>
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     896:	19 82       	std	Y+1, r1	; 0x01
	bus_read(bus, addr, &data, sizeof(uint8_t));
     898:	21 e0       	ldi	r18, 0x01	; 1
     89a:	30 e0       	ldi	r19, 0x00	; 0
     89c:	ae 01       	movw	r20, r28
     89e:	4f 5f       	subi	r20, 0xFF	; 255
     8a0:	5f 4f       	sbci	r21, 0xFF	; 255
     8a2:	6a e8       	ldi	r22, 0x8A	; 138
     8a4:	9b d7       	rcall	.+3894   	; 0x17dc <bus_read>

	return data;
     8a6:	89 81       	ldd	r24, Y+1	; 0x01
 */
static bool sfh7770_device_id(sensor_hal_t *hal, sensor_data_t *data)
{
	uint8_t const part_id = sensor_bus_get(hal, SFH7770_PART_ID);

	data->device.id = (uint32_t)(part_id & PART_ID_MASK) >> PART_ID_SHIFT;
     8a8:	48 2f       	mov	r20, r24
     8aa:	42 95       	swap	r20
     8ac:	4f 70       	andi	r20, 0x0F	; 15
     8ae:	50 e0       	ldi	r21, 0x00	; 0
     8b0:	60 e0       	ldi	r22, 0x00	; 0
     8b2:	70 e0       	ldi	r23, 0x00	; 0
     8b4:	f8 01       	movw	r30, r16
     8b6:	40 83       	st	Z, r20
     8b8:	51 83       	std	Z+1, r21	; 0x01
     8ba:	62 83       	std	Z+2, r22	; 0x02
     8bc:	73 83       	std	Z+3, r23	; 0x03
	data->device.version = (uint32_t)(part_id & PART_REV_MASK);
     8be:	8f 70       	andi	r24, 0x0F	; 15
     8c0:	90 e0       	ldi	r25, 0x00	; 0
     8c2:	a0 e0       	ldi	r26, 0x00	; 0
     8c4:	b0 e0       	ldi	r27, 0x00	; 0
     8c6:	84 83       	std	Z+4, r24	; 0x04
     8c8:	95 83       	std	Z+5, r25	; 0x05
     8ca:	a6 83       	std	Z+6, r26	; 0x06
     8cc:	b7 83       	std	Z+7, r27	; 0x07

	case SENSOR_READ_PROXIMITY:
		return sfh7770_get_proximity(hal, data);

	case SENSOR_READ_ID:
		return sfh7770_device_id(hal, data);
     8ce:	21 e0       	ldi	r18, 0x01	; 1
     8d0:	05 c0       	rjmp	.+10     	; 0x8dc <sfh7770_read+0x158>

	default:
		sensor->err = SENSOR_ERR_FUNCTION;
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	92 e8       	ldi	r25, 0x82	; 130
     8d6:	87 83       	std	Z+7, r24	; 0x07
     8d8:	90 87       	std	Z+8, r25	; 0x08
		return false;
     8da:	20 e0       	ldi	r18, 0x00	; 0
	}
}
     8dc:	82 2f       	mov	r24, r18
     8de:	24 96       	adiw	r28, 0x04	; 4
     8e0:	cd bf       	out	0x3d, r28	; 61
     8e2:	de bf       	out	0x3e, r29	; 62
     8e4:	df 91       	pop	r29
     8e6:	cf 91       	pop	r28
     8e8:	1f 91       	pop	r17
     8ea:	0f 91       	pop	r16
     8ec:	08 95       	ret

000008ee <sfh7770_isr>:
 *
 * @param arg       The address of the driver sensor_hal_t descriptor.
 * @return Nothing.
 */
static void sfh7770_isr(volatile void *arg)
{
     8ee:	0f 93       	push	r16
     8f0:	1f 93       	push	r17
     8f2:	cf 93       	push	r28
     8f4:	df 93       	push	r29
     8f6:	cd b7       	in	r28, 0x3d	; 61
     8f8:	de b7       	in	r29, 0x3e	; 62
     8fa:	27 97       	sbiw	r28, 0x07	; 7
     8fc:	cd bf       	out	0x3d, r28	; 61
     8fe:	de bf       	out	0x3e, r29	; 62
     900:	8c 01       	movw	r16, r24
		uint8_t int_set;        /* interrupt status */
	}
	regs;

	/* Do not wait for a busy bus when reading data. */
	hal->bus.no_wait = true;
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	f8 01       	movw	r30, r16
     906:	86 83       	std	Z+6, r24	; 0x06
	sensor_bus_read(hal, hal->burst_addr, (uint8_t *)&regs, sizeof(regs));
     908:	27 e0       	ldi	r18, 0x07	; 7
     90a:	30 e0       	ldi	r19, 0x00	; 0
     90c:	ae 01       	movw	r20, r28
     90e:	4f 5f       	subi	r20, 0xFF	; 255
     910:	5f 4f       	sbci	r21, 0xFF	; 255
     912:	67 81       	ldd	r22, Z+7	; 0x07
     914:	c8 01       	movw	r24, r16
     916:	62 d7       	rcall	.+3780   	; 0x17dc <bus_read>
	hal->bus.no_wait = false;
     918:	f8 01       	movw	r30, r16
     91a:	16 82       	std	Z+6, r1	; 0x06

	if (STATUS_OK == hal->bus.status) {
     91c:	85 81       	ldd	r24, Z+5	; 0x05
     91e:	81 11       	cpse	r24, r1
     920:	bc c0       	rjmp	.+376    	; 0xa9a <sfh7770_isr+0x1ac>
		static sensor_event_data_t event_data = {.data.scaled = true};

		event_data.data.timestamp = sensor_timestamp();
     922:	0e 94 ac 0c 	call	0x1958	; 0x1958 <sensor_timestamp>
     926:	e6 e0       	ldi	r30, 0x06	; 6
     928:	f0 e2       	ldi	r31, 0x20	; 32
     92a:	60 8b       	std	Z+16, r22	; 0x10
     92c:	71 8b       	std	Z+17, r23	; 0x11
     92e:	82 8b       	std	Z+18, r24	; 0x12
     930:	93 8b       	std	Z+19, r25	; 0x13
		event_data.event = SENSOR_EVENT_UNKNOWN;
     932:	10 82       	st	Z, r1
     934:	11 82       	std	Z+1, r1	; 0x01

		/*
		 * Determine the interrupt source then combine measurement
		 * register values into a single 16-bit measurement value.
		 */
		uint8_t const int_source = (regs.int_set & INT_SOURCE_MASK);
     936:	8f 81       	ldd	r24, Y+7	; 0x07
     938:	80 76       	andi	r24, 0x60	; 96

		uint16_t const light_level
			= ((regs.als_data_msb << 8) | regs.als_data_lsb);

		switch (int_source) {
     93a:	80 32       	cpi	r24, 0x20	; 32
     93c:	09 f4       	brne	.+2      	; 0x940 <sfh7770_isr+0x52>
     93e:	4e c0       	rjmp	.+156    	; 0x9dc <sfh7770_isr+0xee>
     940:	18 f4       	brcc	.+6      	; 0x948 <sfh7770_isr+0x5a>
     942:	88 23       	and	r24, r24
     944:	41 f0       	breq	.+16     	; 0x956 <sfh7770_isr+0x68>
     946:	a9 c0       	rjmp	.+338    	; 0xa9a <sfh7770_isr+0x1ac>
     948:	80 34       	cpi	r24, 0x40	; 64
     94a:	09 f4       	brne	.+2      	; 0x94e <sfh7770_isr+0x60>
     94c:	47 c0       	rjmp	.+142    	; 0x9dc <sfh7770_isr+0xee>
     94e:	80 36       	cpi	r24, 0x60	; 96
     950:	09 f0       	breq	.+2      	; 0x954 <sfh7770_isr+0x66>
     952:	a3 c0       	rjmp	.+326    	; 0xa9a <sfh7770_isr+0x1ac>
     954:	43 c0       	rjmp	.+134    	; 0x9dc <sfh7770_isr+0xee>
		 * Determine the interrupt source then combine measurement
		 * register values into a single 16-bit measurement value.
		 */
		uint8_t const int_source = (regs.int_set & INT_SOURCE_MASK);

		uint16_t const light_level
     956:	8a 81       	ldd	r24, Y+2	; 0x02
     958:	90 e0       	ldi	r25, 0x00	; 0
     95a:	98 2f       	mov	r25, r24
     95c:	88 27       	eor	r24, r24
     95e:	29 81       	ldd	r18, Y+1	; 0x01
     960:	82 2b       	or	r24, r18

		switch (int_source) {
		case INT_SOURCE_ALS:

			/* Determine if low or high light interrupt */
			if (light_level >= high_light_threshold) {
     962:	20 91 ca 21 	lds	r18, 0x21CA	; 0x8021ca <high_light_threshold>
     966:	30 91 cb 21 	lds	r19, 0x21CB	; 0x8021cb <high_light_threshold+0x1>
     96a:	82 17       	cp	r24, r18
     96c:	93 07       	cpc	r25, r19
     96e:	b8 f0       	brcs	.+46     	; 0x99e <sfh7770_isr+0xb0>
				event_data.event = SENSOR_EVENT_HIGH_LIGHT;
     970:	e6 e0       	ldi	r30, 0x06	; 6
     972:	f0 e2       	ldi	r31, 0x20	; 32
     974:	20 e0       	ldi	r18, 0x00	; 0
     976:	30 e1       	ldi	r19, 0x10	; 16
     978:	20 83       	st	Z, r18
     97a:	31 83       	std	Z+1, r19	; 0x01
				event_data.data.light.value = light_level;
     97c:	a0 e0       	ldi	r26, 0x00	; 0
     97e:	b0 e0       	ldi	r27, 0x00	; 0
     980:	84 83       	std	Z+4, r24	; 0x04
     982:	95 83       	std	Z+5, r25	; 0x05
     984:	a6 83       	std	Z+6, r26	; 0x06
     986:	b7 83       	std	Z+7, r27	; 0x07

				(event_cb[2].handler)(&event_data,
     988:	eb e1       	ldi	r30, 0x1B	; 27
     98a:	f0 e2       	ldi	r31, 0x20	; 32
     98c:	62 85       	ldd	r22, Z+10	; 0x0a
     98e:	73 85       	ldd	r23, Z+11	; 0x0b
     990:	00 84       	ldd	r0, Z+8	; 0x08
     992:	f1 85       	ldd	r31, Z+9	; 0x09
     994:	e0 2d       	mov	r30, r0
     996:	86 e0       	ldi	r24, 0x06	; 6
     998:	90 e2       	ldi	r25, 0x20	; 32
     99a:	19 95       	eicall
     99c:	7e c0       	rjmp	.+252    	; 0xa9a <sfh7770_isr+0x1ac>
						event_cb[2].arg);
			} else if (light_level <= low_light_threshold) {
     99e:	20 91 c8 21 	lds	r18, 0x21C8	; 0x8021c8 <low_light_threshold>
     9a2:	30 91 c9 21 	lds	r19, 0x21C9	; 0x8021c9 <low_light_threshold+0x1>
     9a6:	28 17       	cp	r18, r24
     9a8:	39 07       	cpc	r19, r25
     9aa:	08 f4       	brcc	.+2      	; 0x9ae <sfh7770_isr+0xc0>
     9ac:	76 c0       	rjmp	.+236    	; 0xa9a <sfh7770_isr+0x1ac>
				event_data.event = SENSOR_EVENT_LOW_LIGHT;
     9ae:	e6 e0       	ldi	r30, 0x06	; 6
     9b0:	f0 e2       	ldi	r31, 0x20	; 32
     9b2:	20 e0       	ldi	r18, 0x00	; 0
     9b4:	38 e0       	ldi	r19, 0x08	; 8
     9b6:	20 83       	st	Z, r18
     9b8:	31 83       	std	Z+1, r19	; 0x01
				event_data.data.light.value = light_level;
     9ba:	a0 e0       	ldi	r26, 0x00	; 0
     9bc:	b0 e0       	ldi	r27, 0x00	; 0
     9be:	84 83       	std	Z+4, r24	; 0x04
     9c0:	95 83       	std	Z+5, r25	; 0x05
     9c2:	a6 83       	std	Z+6, r26	; 0x06
     9c4:	b7 83       	std	Z+7, r27	; 0x07

				(event_cb[1].handler)(&event_data,
     9c6:	eb e1       	ldi	r30, 0x1B	; 27
     9c8:	f0 e2       	ldi	r31, 0x20	; 32
     9ca:	66 81       	ldd	r22, Z+6	; 0x06
     9cc:	77 81       	ldd	r23, Z+7	; 0x07
     9ce:	04 80       	ldd	r0, Z+4	; 0x04
     9d0:	f5 81       	ldd	r31, Z+5	; 0x05
     9d2:	e0 2d       	mov	r30, r0
     9d4:	86 e0       	ldi	r24, 0x06	; 6
     9d6:	90 e2       	ldi	r25, 0x20	; 32
     9d8:	19 95       	eicall
     9da:	5f c0       	rjmp	.+190    	; 0xa9a <sfh7770_isr+0x1ac>

		case INT_SOURCE_LED1:
		case INT_SOURCE_LED2:
		case INT_SOURCE_LED3:

			event_data.event = SENSOR_EVENT_NEAR_PROXIMITY;
     9dc:	20 e0       	ldi	r18, 0x00	; 0
     9de:	31 e0       	ldi	r19, 0x01	; 1
     9e0:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <event_data.6305>
     9e4:	30 93 07 20 	sts	0x2007, r19	; 0x802007 <event_data.6305+0x1>

			if (int_source == INT_SOURCE_LED1) {
     9e8:	80 32       	cpi	r24, 0x20	; 32
     9ea:	39 f4       	brne	.+14     	; 0x9fa <sfh7770_isr+0x10c>
				event_data.channel = 1;
     9ec:	81 e0       	ldi	r24, 0x01	; 1
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <event_data.6305+0x2>
     9f4:	90 93 09 20 	sts	0x2009, r25	; 0x802009 <event_data.6305+0x3>
     9f8:	0f c0       	rjmp	.+30     	; 0xa18 <sfh7770_isr+0x12a>
			} else if (int_source == INT_SOURCE_LED2) {
     9fa:	80 34       	cpi	r24, 0x40	; 64
     9fc:	39 f4       	brne	.+14     	; 0xa0c <sfh7770_isr+0x11e>
				event_data.channel = 2;
     9fe:	82 e0       	ldi	r24, 0x02	; 2
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <event_data.6305+0x2>
     a06:	90 93 09 20 	sts	0x2009, r25	; 0x802009 <event_data.6305+0x3>
     a0a:	06 c0       	rjmp	.+12     	; 0xa18 <sfh7770_isr+0x12a>
			} else { /* INT_SOURCE_LED3 */
				event_data.channel = 3;
     a0c:	83 e0       	ldi	r24, 0x03	; 3
     a0e:	90 e0       	ldi	r25, 0x00	; 0
     a10:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <event_data.6305+0x2>
     a14:	90 93 09 20 	sts	0x2009, r25	; 0x802009 <event_data.6305+0x3>

			/* Use internal device threshold status to
			 * determine scaled values.
			 */
			event_data.data.proximity.value[0]
				= (regs.als_ps_status & PS_LED1_THRESH) ?
     a18:	8b 81       	ldd	r24, Y+3	; 0x03
     a1a:	81 fd       	sbrc	r24, 1
     a1c:	04 c0       	rjmp	.+8      	; 0xa26 <sfh7770_isr+0x138>
     a1e:	40 e0       	ldi	r20, 0x00	; 0
     a20:	50 e0       	ldi	r21, 0x00	; 0
     a22:	ba 01       	movw	r22, r20
     a24:	04 c0       	rjmp	.+8      	; 0xa2e <sfh7770_isr+0x140>
     a26:	43 e0       	ldi	r20, 0x03	; 3
     a28:	50 e0       	ldi	r21, 0x00	; 0
     a2a:	60 e0       	ldi	r22, 0x00	; 0
     a2c:	70 e0       	ldi	r23, 0x00	; 0
     a2e:	40 93 0a 20 	sts	0x200A, r20	; 0x80200a <event_data.6305+0x4>
     a32:	50 93 0b 20 	sts	0x200B, r21	; 0x80200b <event_data.6305+0x5>
     a36:	60 93 0c 20 	sts	0x200C, r22	; 0x80200c <event_data.6305+0x6>
     a3a:	70 93 0d 20 	sts	0x200D, r23	; 0x80200d <event_data.6305+0x7>
					PROXIMITY_NEAR : PROXIMITY_NONE;

			event_data.data.proximity.value[1]
				= (regs.als_ps_status & PS_LED2_THRESH) ?
     a3e:	83 fd       	sbrc	r24, 3
     a40:	04 c0       	rjmp	.+8      	; 0xa4a <sfh7770_isr+0x15c>
     a42:	40 e0       	ldi	r20, 0x00	; 0
     a44:	50 e0       	ldi	r21, 0x00	; 0
     a46:	ba 01       	movw	r22, r20
     a48:	04 c0       	rjmp	.+8      	; 0xa52 <sfh7770_isr+0x164>
     a4a:	43 e0       	ldi	r20, 0x03	; 3
     a4c:	50 e0       	ldi	r21, 0x00	; 0
     a4e:	60 e0       	ldi	r22, 0x00	; 0
     a50:	70 e0       	ldi	r23, 0x00	; 0
     a52:	40 93 0e 20 	sts	0x200E, r20	; 0x80200e <event_data.6305+0x8>
     a56:	50 93 0f 20 	sts	0x200F, r21	; 0x80200f <event_data.6305+0x9>
     a5a:	60 93 10 20 	sts	0x2010, r22	; 0x802010 <event_data.6305+0xa>
     a5e:	70 93 11 20 	sts	0x2011, r23	; 0x802011 <event_data.6305+0xb>
					PROXIMITY_NEAR : PROXIMITY_NONE;

			event_data.data.proximity.value[2]
				= (regs.als_ps_status & PS_LED3_THRESH) ?
     a62:	85 fd       	sbrc	r24, 5
     a64:	04 c0       	rjmp	.+8      	; 0xa6e <sfh7770_isr+0x180>
     a66:	80 e0       	ldi	r24, 0x00	; 0
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	dc 01       	movw	r26, r24
     a6c:	04 c0       	rjmp	.+8      	; 0xa76 <sfh7770_isr+0x188>
     a6e:	83 e0       	ldi	r24, 0x03	; 3
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	a0 e0       	ldi	r26, 0x00	; 0
     a74:	b0 e0       	ldi	r27, 0x00	; 0
     a76:	80 93 12 20 	sts	0x2012, r24	; 0x802012 <event_data.6305+0xc>
     a7a:	90 93 13 20 	sts	0x2013, r25	; 0x802013 <event_data.6305+0xd>
     a7e:	a0 93 14 20 	sts	0x2014, r26	; 0x802014 <event_data.6305+0xe>
     a82:	b0 93 15 20 	sts	0x2015, r27	; 0x802015 <event_data.6305+0xf>
					PROXIMITY_NEAR : PROXIMITY_NONE;

			(event_cb[0].handler)(&event_data, event_cb[0].arg);
     a86:	eb e1       	ldi	r30, 0x1B	; 27
     a88:	f0 e2       	ldi	r31, 0x20	; 32
     a8a:	62 81       	ldd	r22, Z+2	; 0x02
     a8c:	73 81       	ldd	r23, Z+3	; 0x03
     a8e:	01 90       	ld	r0, Z+
     a90:	f0 81       	ld	r31, Z
     a92:	e0 2d       	mov	r30, r0
     a94:	86 e0       	ldi	r24, 0x06	; 6
     a96:	90 e2       	ldi	r25, 0x20	; 32
     a98:	19 95       	eicall
		}
	}
}
     a9a:	27 96       	adiw	r28, 0x07	; 7
     a9c:	cd bf       	out	0x3d, r28	; 61
     a9e:	de bf       	out	0x3e, r29	; 62
     aa0:	df 91       	pop	r29
     aa2:	cf 91       	pop	r28
     aa4:	1f 91       	pop	r17
     aa6:	0f 91       	pop	r16
     aa8:	08 95       	ret

00000aaa <sfh7770_ioctl>:
 * @param  cmd   Command to execute
 * @param  arg   Argument for command (varies)
 * @return bool  true if the call succeeds, else false is returned.
 */
static bool sfh7770_ioctl(sensor_t *sensor, sensor_command_t cmd, void *arg)
{
     aaa:	cf 92       	push	r12
     aac:	df 92       	push	r13
     aae:	ef 92       	push	r14
     ab0:	ff 92       	push	r15
     ab2:	0f 93       	push	r16
     ab4:	1f 93       	push	r17
     ab6:	cf 93       	push	r28
     ab8:	df 93       	push	r29
     aba:	cd b7       	in	r28, 0x3d	; 61
     abc:	de b7       	in	r29, 0x3e	; 62
     abe:	2c 97       	sbiw	r28, 0x0c	; 12
     ac0:	cd bf       	out	0x3d, r28	; 61
     ac2:	de bf       	out	0x3e, r29	; 62
     ac4:	9c 01       	movw	r18, r24
	sensor_hal_t *const hal = sensor->hal;
     ac6:	fc 01       	movw	r30, r24
     ac8:	00 81       	ld	r16, Z
     aca:	11 81       	ldd	r17, Z+1	; 0x01

	bool status = false;

	switch (cmd) {
     acc:	86 2f       	mov	r24, r22
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	fc 01       	movw	r30, r24
     ad2:	3e 97       	sbiw	r30, 0x0e	; 14
     ad4:	ee 30       	cpi	r30, 0x0E	; 14
     ad6:	f1 05       	cpc	r31, r1
     ad8:	08 f0       	brcs	.+2      	; 0xadc <sfh7770_ioctl+0x32>
     ada:	e9 c1       	rjmp	.+978    	; 0xeae <sfh7770_ioctl+0x404>
     adc:	7a 01       	movw	r14, r20
     ade:	d9 01       	movw	r26, r18
     ae0:	88 27       	eor	r24, r24
     ae2:	e6 50       	subi	r30, 0x06	; 6
     ae4:	ff 4f       	sbci	r31, 0xFF	; 255
     ae6:	8f 4f       	sbci	r24, 0xFF	; 255
     ae8:	0c 94 e1 19 	jmp	0x33c2	; 0x33c2 <__tablejump2__>
	case SENSOR_SET_STATE:
		status
			= sfh7770_set_state(hal, sensor->type,
     aec:	14 96       	adiw	r26, 0x04	; 4
     aee:	2d 91       	ld	r18, X+
     af0:	3c 91       	ld	r19, X
     af2:	15 97       	sbiw	r26, 0x05	; 5
 * @return bool     true if the call succeeds, else false is returned.
 */
static bool sfh7770_set_state(sensor_hal_t *hal, sensor_type_t type,
		sensor_state_t state)
{
	switch (state) {
     af4:	fa 01       	movw	r30, r20
     af6:	80 81       	ld	r24, Z
     af8:	81 30       	cpi	r24, 0x01	; 1
     afa:	e1 f0       	breq	.+56     	; 0xb34 <sfh7770_ioctl+0x8a>
     afc:	82 30       	cpi	r24, 0x02	; 2
     afe:	09 f0       	breq	.+2      	; 0xb02 <sfh7770_ioctl+0x58>
     b00:	dd c1       	rjmp	.+954    	; 0xebc <sfh7770_ioctl+0x412>
	case SENSOR_STATE_SLEEP:
		if (type == SENSOR_TYPE_LIGHT) { /* if light */
     b02:	20 32       	cpi	r18, 0x20	; 32
     b04:	31 05       	cpc	r19, r1
     b06:	59 f4       	brne	.+22     	; 0xb1e <sfh7770_ioctl+0x74>
     b08:	19 86       	std	Y+9, r1	; 0x09
 *
 * \return  Nothing
 */
static inline void bus_put(bus_desc_t *bus, uint8_t addr, uint8_t data)
{
	bus_write(bus, addr, &data, sizeof(uint8_t));
     b0a:	21 e0       	ldi	r18, 0x01	; 1
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	ae 01       	movw	r20, r28
     b10:	47 5f       	subi	r20, 0xF7	; 247
     b12:	5f 4f       	sbci	r21, 0xFF	; 255
     b14:	60 e8       	ldi	r22, 0x80	; 128
     b16:	c8 01       	movw	r24, r16
     b18:	a2 d6       	rcall	.+3396   	; 0x185e <bus_write>

	default:
		return false;
	}

	return true;
     b1a:	21 e0       	ldi	r18, 0x01	; 1
     b1c:	e4 c1       	rjmp	.+968    	; 0xee6 <sfh7770_ioctl+0x43c>
     b1e:	1a 86       	std	Y+10, r1	; 0x0a
     b20:	21 e0       	ldi	r18, 0x01	; 1
     b22:	30 e0       	ldi	r19, 0x00	; 0
     b24:	ae 01       	movw	r20, r28
     b26:	46 5f       	subi	r20, 0xF6	; 246
     b28:	5f 4f       	sbci	r21, 0xFF	; 255
     b2a:	61 e8       	ldi	r22, 0x81	; 129
     b2c:	c8 01       	movw	r24, r16
     b2e:	97 d6       	rcall	.+3374   	; 0x185e <bus_write>
     b30:	21 e0       	ldi	r18, 0x01	; 1
     b32:	d9 c1       	rjmp	.+946    	; 0xee6 <sfh7770_ioctl+0x43c>
		}

		break;

	case SENSOR_STATE_NORMAL:
		if (type == SENSOR_TYPE_LIGHT) { /* if light */
     b34:	20 32       	cpi	r18, 0x20	; 32
     b36:	31 05       	cpc	r19, r1
     b38:	61 f4       	brne	.+24     	; 0xb52 <sfh7770_ioctl+0xa8>
     b3a:	83 e0       	ldi	r24, 0x03	; 3
     b3c:	8b 87       	std	Y+11, r24	; 0x0b
     b3e:	21 e0       	ldi	r18, 0x01	; 1
     b40:	30 e0       	ldi	r19, 0x00	; 0
     b42:	ae 01       	movw	r20, r28
     b44:	45 5f       	subi	r20, 0xF5	; 245
     b46:	5f 4f       	sbci	r21, 0xFF	; 255
     b48:	60 e8       	ldi	r22, 0x80	; 128
     b4a:	c8 01       	movw	r24, r16
     b4c:	88 d6       	rcall	.+3344   	; 0x185e <bus_write>

	default:
		return false;
	}

	return true;
     b4e:	21 e0       	ldi	r18, 0x01	; 1
     b50:	ca c1       	rjmp	.+916    	; 0xee6 <sfh7770_ioctl+0x43c>
     b52:	83 e0       	ldi	r24, 0x03	; 3
     b54:	8c 87       	std	Y+12, r24	; 0x0c
     b56:	21 e0       	ldi	r18, 0x01	; 1
     b58:	30 e0       	ldi	r19, 0x00	; 0
     b5a:	ae 01       	movw	r20, r28
     b5c:	44 5f       	subi	r20, 0xF4	; 244
     b5e:	5f 4f       	sbci	r21, 0xFF	; 255
     b60:	61 e8       	ldi	r22, 0x81	; 129
     b62:	c8 01       	movw	r24, r16
     b64:	7c d6       	rcall	.+3320   	; 0x185e <bus_write>
     b66:	21 e0       	ldi	r18, 0x01	; 1
     b68:	be c1       	rjmp	.+892    	; 0xee6 <sfh7770_ioctl+0x43c>
				*((sensor_state_t *)arg));
		break;

	case SENSOR_ENABLE_EVENT:
		status
			= sfh7770_event(sensor, *((sensor_event_t *)arg), 0,
     b6a:	fa 01       	movw	r30, r20
     b6c:	60 81       	ld	r22, Z
     b6e:	71 81       	ldd	r23, Z+1	; 0x01
     b70:	21 e0       	ldi	r18, 0x01	; 1
     b72:	40 e0       	ldi	r20, 0x00	; 0
     b74:	50 e0       	ldi	r21, 0x00	; 0
     b76:	cd 01       	movw	r24, r26
     b78:	71 dd       	rcall	.-1310   	; 0x65c <sfh7770_event>
     b7a:	28 2f       	mov	r18, r24
				true);
		break;
     b7c:	b4 c1       	rjmp	.+872    	; 0xee6 <sfh7770_ioctl+0x43c>

	case SENSOR_DISABLE_EVENT:
		status = sfh7770_event(sensor, *((sensor_event_t *)arg), 0,
     b7e:	fa 01       	movw	r30, r20
     b80:	60 81       	ld	r22, Z
     b82:	71 81       	ldd	r23, Z+1	; 0x01
     b84:	20 e0       	ldi	r18, 0x00	; 0
     b86:	40 e0       	ldi	r20, 0x00	; 0
     b88:	50 e0       	ldi	r21, 0x00	; 0
     b8a:	cd 01       	movw	r24, r26
     b8c:	67 dd       	rcall	.-1330   	; 0x65c <sfh7770_event>
     b8e:	28 2f       	mov	r18, r24
				false);
		break;
     b90:	aa c1       	rjmp	.+852    	; 0xee6 <sfh7770_ioctl+0x43c>

	case SENSOR_SET_THRESHOLD:
		status = sfh7770_set_threshold(hal, sensor->channel,
     b92:	19 96       	adiw	r26, 0x09	; 9
     b94:	cd 90       	ld	r12, X+
     b96:	dc 90       	ld	r13, X
     b98:	1a 97       	sbiw	r26, 0x0a	; 10
	}
	reg_thresh;

	uint8_t led_count = 0;
	uint8_t index;
	uint8_t value = threshold->value;
     b9a:	fa 01       	movw	r30, r20
     b9c:	91 81       	ldd	r25, Z+1	; 0x01
     b9e:	22 81       	ldd	r18, Z+2	; 0x02
     ba0:	9b 83       	std	Y+3, r25	; 0x03

	bool result = false;

	switch (threshold->type) {  /* check threshold type */
     ba2:	80 81       	ld	r24, Z
     ba4:	89 30       	cpi	r24, 0x09	; 9
     ba6:	09 f4       	brne	.+2      	; 0xbaa <sfh7770_ioctl+0x100>
     ba8:	47 c0       	rjmp	.+142    	; 0xc38 <sfh7770_ioctl+0x18e>
     baa:	8a 30       	cpi	r24, 0x0A	; 10
     bac:	21 f0       	breq	.+8      	; 0xbb6 <sfh7770_ioctl+0x10c>
     bae:	88 30       	cpi	r24, 0x08	; 8
     bb0:	09 f0       	breq	.+2      	; 0xbb4 <sfh7770_ioctl+0x10a>
     bb2:	56 c0       	rjmp	.+172    	; 0xc60 <sfh7770_ioctl+0x1b6>
     bb4:	2d c0       	rjmp	.+90     	; 0xc10 <sfh7770_ioctl+0x166>
		                                 **/

		/* Write to sensor register based on current channel (LED
		 * selection)
		 */
		switch (channel) {
     bb6:	ff ef       	ldi	r31, 0xFF	; 255
     bb8:	cf 16       	cp	r12, r31
     bba:	df 06       	cpc	r13, r31
     bbc:	51 f0       	breq	.+20     	; 0xbd2 <sfh7770_ioctl+0x128>
     bbe:	0c f4       	brge	.+2      	; 0xbc2 <sfh7770_ioctl+0x118>
     bc0:	51 c0       	rjmp	.+162    	; 0xc64 <sfh7770_ioctl+0x1ba>
     bc2:	c6 01       	movw	r24, r12
     bc4:	01 97       	sbiw	r24, 0x01	; 1
     bc6:	03 97       	sbiw	r24, 0x03	; 3
     bc8:	08 f0       	brcs	.+2      	; 0xbcc <sfh7770_ioctl+0x122>
     bca:	4c c0       	rjmp	.+152    	; 0xc64 <sfh7770_ioctl+0x1ba>

		case 1:
		case 2:
		case 3:
			led_count = 1;
			index = channel - 1;
     bcc:	ca 94       	dec	r12

		default:
			return false;   /* invalid channel selection */
		}

		while (led_count--) {
     bce:	80 e0       	ldi	r24, 0x00	; 0
     bd0:	02 c0       	rjmp	.+4      	; 0xbd6 <sfh7770_ioctl+0x12c>
     bd2:	82 e0       	ldi	r24, 0x02	; 2
		 * selection)
		 */
		switch (channel) {
		case SENSOR_CHANNEL_ALL:    /* "channel -1" = all 3 LEDs */
			led_count = 3;
			index = 0;
     bd4:	c1 2c       	mov	r12, r1

		default:
			return false;   /* invalid channel selection */
		}

		while (led_count--) {
     bd6:	dc 2c       	mov	r13, r12
     bd8:	c8 0e       	add	r12, r24
     bda:	c3 94       	inc	r12
     bdc:	f7 01       	movw	r30, r14
     bde:	81 81       	ldd	r24, Z+1	; 0x01
     be0:	88 87       	std	Y+8, r24	; 0x08
     be2:	63 e9       	ldi	r22, 0x93	; 147
     be4:	6d 0d       	add	r22, r13
     be6:	21 e0       	ldi	r18, 0x01	; 1
     be8:	30 e0       	ldi	r19, 0x00	; 0
     bea:	ae 01       	movw	r20, r28
     bec:	48 5f       	subi	r20, 0xF8	; 248
     bee:	5f 4f       	sbci	r21, 0xFF	; 255
     bf0:	c8 01       	movw	r24, r16
     bf2:	35 d6       	rcall	.+3178   	; 0x185e <bus_write>
			sensor_bus_put(hal, (SFH7770_PS_THR_LED1 + index),
					(uint8_t)threshold->value);

			/* Write to nvram */
			nvram_write((SFH7770_NVRAM_OFFSET + index), &value, 1);
     bf4:	8d 2d       	mov	r24, r13
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	41 e0       	ldi	r20, 0x01	; 1
     bfa:	50 e0       	ldi	r21, 0x00	; 0
     bfc:	be 01       	movw	r22, r28
     bfe:	6d 5f       	subi	r22, 0xFD	; 253
     c00:	7f 4f       	sbci	r23, 0xFF	; 255
     c02:	48 96       	adiw	r24, 0x18	; 24
     c04:	6d d6       	rcall	.+3290   	; 0x18e0 <nvram_write>
			++index;
     c06:	d3 94       	inc	r13

		default:
			return false;   /* invalid channel selection */
		}

		while (led_count--) {
     c08:	dc 10       	cpse	r13, r12
     c0a:	e8 cf       	rjmp	.-48     	; 0xbdc <sfh7770_ioctl+0x132>
			/* Write to nvram */
			nvram_write((SFH7770_NVRAM_OFFSET + index), &value, 1);
			++index;
		}

		result = true;
     c0c:	21 e0       	ldi	r18, 0x01	; 1
     c0e:	6b c1       	rjmp	.+726    	; 0xee6 <sfh7770_ioctl+0x43c>
		break;

	case SENSOR_THRESHOLD_LOW_LIGHT:         /* lower light level threshold
		                                  **/
		reg_thresh.lsb = (uint8_t)(threshold->value & 0xFF);
     c10:	99 83       	std	Y+1, r25	; 0x01
		reg_thresh.msb = (uint8_t)((threshold->value >> 8) & 0xFF);
     c12:	2a 83       	std	Y+2, r18	; 0x02
		low_light_threshold = (uint16_t)threshold->value;
     c14:	90 93 c8 21 	sts	0x21C8, r25	; 0x8021c8 <low_light_threshold>
     c18:	20 93 c9 21 	sts	0x21C9, r18	; 0x8021c9 <low_light_threshold+0x1>
		if (sensor_bus_write(hal, SFH7770_ALS_LO_THR_LSB, &reg_thresh,
     c1c:	22 e0       	ldi	r18, 0x02	; 2
     c1e:	30 e0       	ldi	r19, 0x00	; 0
     c20:	ae 01       	movw	r20, r28
     c22:	4f 5f       	subi	r20, 0xFF	; 255
     c24:	5f 4f       	sbci	r21, 0xFF	; 255
     c26:	68 e9       	ldi	r22, 0x98	; 152
     c28:	c8 01       	movw	r24, r16
     c2a:	19 d6       	rcall	.+3122   	; 0x185e <bus_write>
     c2c:	21 e0       	ldi	r18, 0x01	; 1
     c2e:	02 97       	sbiw	r24, 0x02	; 2
     c30:	09 f4       	brne	.+2      	; 0xc34 <sfh7770_ioctl+0x18a>
     c32:	59 c1       	rjmp	.+690    	; 0xee6 <sfh7770_ioctl+0x43c>
     c34:	20 e0       	ldi	r18, 0x00	; 0
     c36:	57 c1       	rjmp	.+686    	; 0xee6 <sfh7770_ioctl+0x43c>

		break;

	case SENSOR_THRESHOLD_HIGH_LIGHT:        /* upper light level threshold
		                                  **/
		reg_thresh.lsb = (uint8_t)(threshold->value & 0xFF);
     c38:	99 83       	std	Y+1, r25	; 0x01
		reg_thresh.msb = (uint8_t)((threshold->value >> 8) & 0xFF);
     c3a:	2a 83       	std	Y+2, r18	; 0x02
		high_light_threshold = (uint16_t)threshold->value;
     c3c:	90 93 ca 21 	sts	0x21CA, r25	; 0x8021ca <high_light_threshold>
     c40:	20 93 cb 21 	sts	0x21CB, r18	; 0x8021cb <high_light_threshold+0x1>
		if (sensor_bus_write(hal, SFH7770_ALS_UP_THR_LSB, &reg_thresh,
     c44:	22 e0       	ldi	r18, 0x02	; 2
     c46:	30 e0       	ldi	r19, 0x00	; 0
     c48:	ae 01       	movw	r20, r28
     c4a:	4f 5f       	subi	r20, 0xFF	; 255
     c4c:	5f 4f       	sbci	r21, 0xFF	; 255
     c4e:	66 e9       	ldi	r22, 0x96	; 150
     c50:	c8 01       	movw	r24, r16
     c52:	05 d6       	rcall	.+3082   	; 0x185e <bus_write>
     c54:	21 e0       	ldi	r18, 0x01	; 1
     c56:	02 97       	sbiw	r24, 0x02	; 2
     c58:	09 f4       	brne	.+2      	; 0xc5c <sfh7770_ioctl+0x1b2>
     c5a:	45 c1       	rjmp	.+650    	; 0xee6 <sfh7770_ioctl+0x43c>
     c5c:	20 e0       	ldi	r18, 0x00	; 0
     c5e:	43 c1       	rjmp	.+646    	; 0xee6 <sfh7770_ioctl+0x43c>

	uint8_t led_count = 0;
	uint8_t index;
	uint8_t value = threshold->value;

	bool result = false;
     c60:	20 e0       	ldi	r18, 0x00	; 0
     c62:	41 c1       	rjmp	.+642    	; 0xee6 <sfh7770_ioctl+0x43c>
			led_count = 1;
			index = channel - 1;
			break;

		default:
			return false;   /* invalid channel selection */
     c64:	20 e0       	ldi	r18, 0x00	; 0
		break;

	case SENSOR_SET_THRESHOLD:
		status = sfh7770_set_threshold(hal, sensor->channel,
				(sensor_threshold_desc_t *)arg);
		break;
     c66:	3f c1       	rjmp	.+638    	; 0xee6 <sfh7770_ioctl+0x43c>
static bool sfh7770_get_threshold(sensor_hal_t *hal, int16_t channel,
		sensor_threshold_desc_t *threshold)
{
	bool result = false;

	switch (threshold->type) {  /* check threshold type */
     c68:	fa 01       	movw	r30, r20
     c6a:	80 81       	ld	r24, Z
     c6c:	89 30       	cpi	r24, 0x09	; 9
     c6e:	79 f1       	breq	.+94     	; 0xcce <sfh7770_ioctl+0x224>
     c70:	8a 30       	cpi	r24, 0x0A	; 10
     c72:	21 f0       	breq	.+8      	; 0xc7c <sfh7770_ioctl+0x1d2>
     c74:	88 30       	cpi	r24, 0x08	; 8
     c76:	09 f0       	breq	.+2      	; 0xc7a <sfh7770_ioctl+0x1d0>
     c78:	23 c1       	rjmp	.+582    	; 0xec0 <sfh7770_ioctl+0x416>
     c7a:	20 c0       	rjmp	.+64     	; 0xcbc <sfh7770_ioctl+0x212>
		status = sfh7770_set_threshold(hal, sensor->channel,
				(sensor_threshold_desc_t *)arg);
		break;

	case SENSOR_GET_THRESHOLD:
		status = sfh7770_get_threshold(hal, sensor->channel,
     c7c:	19 96       	adiw	r26, 0x09	; 9
     c7e:	6d 91       	ld	r22, X+
     c80:	7c 91       	ld	r23, X
     c82:	1a 97       	sbiw	r26, 0x0a	; 10
{
	bool result = false;

	switch (threshold->type) {  /* check threshold type */
	case SENSOR_THRESHOLD_NEAR_PROXIMITY: /* proximity threshold */
		if (channel == SENSOR_CHANNEL_ALL) {
     c84:	6f 3f       	cpi	r22, 0xFF	; 255
     c86:	ff ef       	ldi	r31, 0xFF	; 255
     c88:	7f 07       	cpc	r23, r31
     c8a:	31 f0       	breq	.+12     	; 0xc98 <sfh7770_ioctl+0x1ee>
			/* if "all channels", just use chan #1 value */
			channel = 1;
		}

		if ((channel >= 1) && (channel <= 3)) {
     c8c:	cb 01       	movw	r24, r22
     c8e:	01 97       	sbiw	r24, 0x01	; 1
     c90:	03 97       	sbiw	r24, 0x03	; 3
     c92:	08 f0       	brcs	.+2      	; 0xc96 <sfh7770_ioctl+0x1ec>
     c94:	17 c1       	rjmp	.+558    	; 0xec4 <sfh7770_ioctl+0x41a>
     c96:	02 c0       	rjmp	.+4      	; 0xc9c <sfh7770_ioctl+0x1f2>

	switch (threshold->type) {  /* check threshold type */
	case SENSOR_THRESHOLD_NEAR_PROXIMITY: /* proximity threshold */
		if (channel == SENSOR_CHANNEL_ALL) {
			/* if "all channels", just use chan #1 value */
			channel = 1;
     c98:	61 e0       	ldi	r22, 0x01	; 1
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     c9a:	70 e0       	ldi	r23, 0x00	; 0
	bus_read(bus, addr, &data, sizeof(uint8_t));
     c9c:	19 82       	std	Y+1, r1	; 0x01
     c9e:	6e 56       	subi	r22, 0x6E	; 110
     ca0:	21 e0       	ldi	r18, 0x01	; 1
     ca2:	30 e0       	ldi	r19, 0x00	; 0
     ca4:	ae 01       	movw	r20, r28
     ca6:	4f 5f       	subi	r20, 0xFF	; 255
     ca8:	5f 4f       	sbci	r21, 0xFF	; 255
     caa:	c8 01       	movw	r24, r16
     cac:	97 d5       	rcall	.+2862   	; 0x17dc <bus_read>

	return data;
     cae:	89 81       	ldd	r24, Y+1	; 0x01
		}

		if ((channel >= 1) && (channel <= 3)) {
			/* Read corresponding register for LED channel */
			threshold->value = (uint16_t)sensor_bus_get(hal,
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	f7 01       	movw	r30, r14
     cb4:	81 83       	std	Z+1, r24	; 0x01
     cb6:	92 83       	std	Z+2, r25	; 0x02
					(SFH7770_PS_THR_LED1 + channel - 1));
			result = true;
     cb8:	21 e0       	ldi	r18, 0x01	; 1
     cba:	15 c1       	rjmp	.+554    	; 0xee6 <sfh7770_ioctl+0x43c>
		}

		break;

	case SENSOR_THRESHOLD_LOW_LIGHT:  /* low light level threshold */
		threshold->value = low_light_threshold;
     cbc:	80 91 c8 21 	lds	r24, 0x21C8	; 0x8021c8 <low_light_threshold>
     cc0:	90 91 c9 21 	lds	r25, 0x21C9	; 0x8021c9 <low_light_threshold+0x1>
     cc4:	fa 01       	movw	r30, r20
     cc6:	81 83       	std	Z+1, r24	; 0x01
     cc8:	92 83       	std	Z+2, r25	; 0x02
		result = true;
     cca:	21 e0       	ldi	r18, 0x01	; 1
     ccc:	0c c1       	rjmp	.+536    	; 0xee6 <sfh7770_ioctl+0x43c>
		break;

	case SENSOR_THRESHOLD_HIGH_LIGHT: /* high light level threshold */
		threshold->value = high_light_threshold;
     cce:	80 91 ca 21 	lds	r24, 0x21CA	; 0x8021ca <high_light_threshold>
     cd2:	90 91 cb 21 	lds	r25, 0x21CB	; 0x8021cb <high_light_threshold+0x1>
     cd6:	fa 01       	movw	r30, r20
     cd8:	81 83       	std	Z+1, r24	; 0x01
     cda:	92 83       	std	Z+2, r25	; 0x02
		result = true;
     cdc:	21 e0       	ldi	r18, 0x01	; 1
     cde:	03 c1       	rjmp	.+518    	; 0xee6 <sfh7770_ioctl+0x43c>
				(sensor_threshold_desc_t *)arg);
		break;

	case SENSOR_SET_SAMPLE_RATE:
		status
			= sfh7770_set_rate(hal, sensor->type,
     ce0:	fa 01       	movw	r30, r20
     ce2:	e0 80       	ld	r14, Z
     ce4:	f1 80       	ldd	r15, Z+1	; 0x01
     ce6:	14 96       	adiw	r26, 0x04	; 4
     ce8:	cd 90       	ld	r12, X+
     cea:	dc 90       	ld	r13, X
     cec:	15 97       	sbiw	r26, 0x05	; 5
static bool sfh7770_set_rate(sensor_hal_t *hal, sensor_type_t type,
		uint16_t rate_hz)
{
	bool status = false;

	if (type & SENSOR_TYPE_LIGHT) {
     cee:	c5 fe       	sbrs	r12, 5
     cf0:	f7 c0       	rjmp	.+494    	; 0xee0 <sfh7770_ioctl+0x436>
		for (int i = 0; i < NUM_LIGHT_RATES; ++i) {
			if (light_rate_table[i].rate == rate_hz) {
     cf2:	e1 14       	cp	r14, r1
     cf4:	f1 04       	cpc	r15, r1
     cf6:	e1 f0       	breq	.+56     	; 0xd30 <sfh7770_ioctl+0x286>
     cf8:	f1 e0       	ldi	r31, 0x01	; 1
     cfa:	ef 16       	cp	r14, r31
     cfc:	f1 04       	cpc	r15, r1
     cfe:	79 f0       	breq	.+30     	; 0xd1e <sfh7770_ioctl+0x274>
     d00:	82 e0       	ldi	r24, 0x02	; 2
     d02:	e8 16       	cp	r14, r24
     d04:	f1 04       	cpc	r15, r1
     d06:	71 f0       	breq	.+28     	; 0xd24 <sfh7770_ioctl+0x27a>
     d08:	95 e0       	ldi	r25, 0x05	; 5
     d0a:	e9 16       	cp	r14, r25
     d0c:	f1 04       	cpc	r15, r1
     d0e:	69 f0       	breq	.+26     	; 0xd2a <sfh7770_ioctl+0x280>
     d10:	ea e0       	ldi	r30, 0x0A	; 10
     d12:	ee 16       	cp	r14, r30
     d14:	f1 04       	cpc	r15, r1
     d16:	11 f5       	brne	.+68     	; 0xd5c <sfh7770_ioctl+0x2b2>
		uint16_t rate_hz)
{
	bool status = false;

	if (type & SENSOR_TYPE_LIGHT) {
		for (int i = 0; i < NUM_LIGHT_RATES; ++i) {
     d18:	84 e0       	ldi	r24, 0x04	; 4
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	0b c0       	rjmp	.+22     	; 0xd34 <sfh7770_ioctl+0x28a>
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	08 c0       	rjmp	.+16     	; 0xd34 <sfh7770_ioctl+0x28a>
     d24:	82 e0       	ldi	r24, 0x02	; 2
     d26:	90 e0       	ldi	r25, 0x00	; 0
     d28:	05 c0       	rjmp	.+10     	; 0xd34 <sfh7770_ioctl+0x28a>
     d2a:	83 e0       	ldi	r24, 0x03	; 3
     d2c:	90 e0       	ldi	r25, 0x00	; 0
     d2e:	02 c0       	rjmp	.+4      	; 0xd34 <sfh7770_ioctl+0x28a>
			if (light_rate_table[i].rate == rate_hz) {
     d30:	80 e0       	ldi	r24, 0x00	; 0
     d32:	90 e0       	ldi	r25, 0x00	; 0
				sensor_bus_put(hal, SFH7770_ALS_INTERVAL,
     d34:	fc 01       	movw	r30, r24
     d36:	ee 0f       	add	r30, r30
     d38:	ff 1f       	adc	r31, r31
     d3a:	8e 0f       	add	r24, r30
     d3c:	9f 1f       	adc	r25, r31
     d3e:	fc 01       	movw	r30, r24
     d40:	e6 54       	subi	r30, 0x46	; 70
     d42:	ff 4d       	sbci	r31, 0xDF	; 223
     d44:	82 81       	ldd	r24, Z+2	; 0x02
 *
 * \return  Nothing
 */
static inline void bus_put(bus_desc_t *bus, uint8_t addr, uint8_t data)
{
	bus_write(bus, addr, &data, sizeof(uint8_t));
     d46:	8f 83       	std	Y+7, r24	; 0x07
     d48:	21 e0       	ldi	r18, 0x01	; 1
     d4a:	30 e0       	ldi	r19, 0x00	; 0
     d4c:	ae 01       	movw	r20, r28
     d4e:	49 5f       	subi	r20, 0xF9	; 249
     d50:	5f 4f       	sbci	r21, 0xFF	; 255
     d52:	66 e8       	ldi	r22, 0x86	; 134
     d54:	c8 01       	movw	r24, r16
     d56:	83 d5       	rcall	.+2822   	; 0x185e <bus_write>
						light_rate_table[i].reg_val);
				status = true;
     d58:	21 e0       	ldi	r18, 0x01	; 1
     d5a:	c3 c0       	rjmp	.+390    	; 0xee2 <sfh7770_ioctl+0x438>
				break;
			}
		}
	}

	if (type & SENSOR_TYPE_PROXIMITY) {
     d5c:	d0 fc       	sbrc	r13, 0
     d5e:	ba c0       	rjmp	.+372    	; 0xed4 <sfh7770_ioctl+0x42a>
 * @return bool     true if the call succeeds, else false is returned.
 */
static bool sfh7770_set_rate(sensor_hal_t *hal, sensor_type_t type,
		uint16_t rate_hz)
{
	bool status = false;
     d60:	20 e0       	ldi	r18, 0x00	; 0
     d62:	c1 c0       	rjmp	.+386    	; 0xee6 <sfh7770_ioctl+0x43c>
		}
	}

	if (type & SENSOR_TYPE_PROXIMITY) {
		for (int i = 0; i < NUM_PROX_RATES; ++i) {
			if (prox_rate_table[i].rate == rate_hz) {
     d64:	43 81       	ldd	r20, Z+3	; 0x03
     d66:	54 81       	ldd	r21, Z+4	; 0x04
     d68:	e4 16       	cp	r14, r20
     d6a:	f5 06       	cpc	r15, r21
     d6c:	b9 f4       	brne	.+46     	; 0xd9c <sfh7770_ioctl+0x2f2>
     d6e:	02 c0       	rjmp	.+4      	; 0xd74 <sfh7770_ioctl+0x2ca>
     d70:	80 e0       	ldi	r24, 0x00	; 0
     d72:	90 e0       	ldi	r25, 0x00	; 0
				sensor_bus_put(hal, SFH7770_PS_INTERVAL,
     d74:	fc 01       	movw	r30, r24
     d76:	ee 0f       	add	r30, r30
     d78:	ff 1f       	adc	r31, r31
     d7a:	8e 0f       	add	r24, r30
     d7c:	9f 1f       	adc	r25, r31
     d7e:	fc 01       	movw	r30, r24
     d80:	e4 56       	subi	r30, 0x64	; 100
     d82:	ff 4d       	sbci	r31, 0xDF	; 223
     d84:	82 81       	ldd	r24, Z+2	; 0x02
     d86:	8e 83       	std	Y+6, r24	; 0x06
     d88:	21 e0       	ldi	r18, 0x01	; 1
     d8a:	30 e0       	ldi	r19, 0x00	; 0
     d8c:	ae 01       	movw	r20, r28
     d8e:	4a 5f       	subi	r20, 0xFA	; 250
     d90:	5f 4f       	sbci	r21, 0xFF	; 255
     d92:	65 e8       	ldi	r22, 0x85	; 133
     d94:	c8 01       	movw	r24, r16
     d96:	63 d5       	rcall	.+2758   	; 0x185e <bus_write>
						prox_rate_table[i].reg_val);
				status = true;
     d98:	21 e0       	ldi	r18, 0x01	; 1
     d9a:	a5 c0       	rjmp	.+330    	; 0xee6 <sfh7770_ioctl+0x43c>
			}
		}
	}

	if (type & SENSOR_TYPE_PROXIMITY) {
		for (int i = 0; i < NUM_PROX_RATES; ++i) {
     d9c:	01 96       	adiw	r24, 0x01	; 1
     d9e:	33 96       	adiw	r30, 0x03	; 3
     da0:	8a 30       	cpi	r24, 0x0A	; 10
     da2:	91 05       	cpc	r25, r1
     da4:	f9 f6       	brne	.-66     	; 0xd64 <sfh7770_ioctl+0x2ba>
     da6:	9f c0       	rjmp	.+318    	; 0xee6 <sfh7770_ioctl+0x43c>

	bool status = false;

	/* Find current level in table */
	for (int i = 0; i < NUM_CURRENT_LEVELS; ++i) {
		if (current_table[i].level == *level_mA) {
     da8:	fa 01       	movw	r30, r20
     daa:	40 81       	ld	r20, Z
     dac:	51 81       	ldd	r21, Z+1	; 0x01
     dae:	45 30       	cpi	r20, 0x05	; 5
     db0:	51 05       	cpc	r21, r1
     db2:	51 f0       	breq	.+20     	; 0xdc8 <sfh7770_ioctl+0x31e>
     db4:	e9 ec       	ldi	r30, 0xC9	; 201
     db6:	f0 e2       	ldi	r31, 0x20	; 32
	uint8_t curr_setting;

	bool status = false;

	/* Find current level in table */
	for (int i = 0; i < NUM_CURRENT_LEVELS; ++i) {
     db8:	81 e0       	ldi	r24, 0x01	; 1
     dba:	90 e0       	ldi	r25, 0x00	; 0
		if (current_table[i].level == *level_mA) {
     dbc:	23 81       	ldd	r18, Z+3	; 0x03
     dbe:	34 81       	ldd	r19, Z+4	; 0x04
     dc0:	24 17       	cp	r18, r20
     dc2:	35 07       	cpc	r19, r21
     dc4:	a9 f4       	brne	.+42     	; 0xdf0 <sfh7770_ioctl+0x346>
     dc6:	02 c0       	rjmp	.+4      	; 0xdcc <sfh7770_ioctl+0x322>
	uint8_t curr_setting;

	bool status = false;

	/* Find current level in table */
	for (int i = 0; i < NUM_CURRENT_LEVELS; ++i) {
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	90 e0       	ldi	r25, 0x00	; 0
			= sfh7770_set_rate(hal, sensor->type,
				*((uint16_t *)arg));
		break;

	case SENSOR_SET_CURRENT:
		status = sfh7770_set_current(hal, sensor->channel,
     dcc:	19 96       	adiw	r26, 0x09	; 9
     dce:	ed 90       	ld	r14, X+
     dd0:	fc 90       	ld	r15, X
     dd2:	1a 97       	sbiw	r26, 0x0a	; 10
	bool status = false;

	/* Find current level in table */
	for (int i = 0; i < NUM_CURRENT_LEVELS; ++i) {
		if (current_table[i].level == *level_mA) {
			curr_setting = current_table[i].field_val;
     dd4:	fc 01       	movw	r30, r24
     dd6:	ee 0f       	add	r30, r30
     dd8:	ff 1f       	adc	r31, r31
     dda:	8e 0f       	add	r24, r30
     ddc:	9f 1f       	adc	r25, r31
     dde:	fc 01       	movw	r30, r24
     de0:	e7 53       	subi	r30, 0x37	; 55
     de2:	ff 4d       	sbci	r31, 0xDF	; 223
     de4:	d2 80       	ldd	r13, Z+2	; 0x02
	}

	if (status == true) {   /* if entry was found in table */
		uint8_t reg_val;

		if (channel == SENSOR_CHANNEL_ALL) {
     de6:	ff ef       	ldi	r31, 0xFF	; 255
     de8:	ef 16       	cp	r14, r31
     dea:	ff 06       	cpc	r15, r31
     dec:	69 f5       	brne	.+90     	; 0xe48 <sfh7770_ioctl+0x39e>
     dee:	07 c0       	rjmp	.+14     	; 0xdfe <sfh7770_ioctl+0x354>
	uint8_t curr_setting;

	bool status = false;

	/* Find current level in table */
	for (int i = 0; i < NUM_CURRENT_LEVELS; ++i) {
     df0:	01 96       	adiw	r24, 0x01	; 1
     df2:	33 96       	adiw	r30, 0x03	; 3
     df4:	87 30       	cpi	r24, 0x07	; 7
     df6:	91 05       	cpc	r25, r1
     df8:	09 f7       	brne	.-62     	; 0xdbc <sfh7770_ioctl+0x312>
     dfa:	20 e0       	ldi	r18, 0x00	; 0
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     dfc:	74 c0       	rjmp	.+232    	; 0xee6 <sfh7770_ioctl+0x43c>
	bus_read(bus, addr, &data, sizeof(uint8_t));
     dfe:	19 82       	std	Y+1, r1	; 0x01
     e00:	21 e0       	ldi	r18, 0x01	; 1
     e02:	30 e0       	ldi	r19, 0x00	; 0
     e04:	ae 01       	movw	r20, r28
     e06:	4f 5f       	subi	r20, 0xFF	; 255
     e08:	5f 4f       	sbci	r21, 0xFF	; 255
     e0a:	62 e8       	ldi	r22, 0x82	; 130
     e0c:	c8 01       	movw	r24, r16
     e0e:	e6 d4       	rcall	.+2508   	; 0x17dc <bus_read>

	return data;
     e10:	89 81       	ldd	r24, Y+1	; 0x01

		if (channel == SENSOR_CHANNEL_ALL) {
			reg_val = sensor_bus_get(hal, SFH7770_I_LED_1_2);
			reg_val &= ~(I_LED1_MASK | I_LED2_MASK);
			reg_val
				|= (curr_setting |
     e12:	80 7c       	andi	r24, 0xC0	; 192
     e14:	8d 29       	or	r24, r13
     e16:	9d 2d       	mov	r25, r13
     e18:	99 0f       	add	r25, r25
     e1a:	99 0f       	add	r25, r25
     e1c:	99 0f       	add	r25, r25
     e1e:	89 2b       	or	r24, r25
 *
 * \return  Nothing
 */
static inline void bus_put(bus_desc_t *bus, uint8_t addr, uint8_t data)
{
	bus_write(bus, addr, &data, sizeof(uint8_t));
     e20:	8b 83       	std	Y+3, r24	; 0x03
     e22:	21 e0       	ldi	r18, 0x01	; 1
     e24:	30 e0       	ldi	r19, 0x00	; 0
     e26:	ae 01       	movw	r20, r28
     e28:	4d 5f       	subi	r20, 0xFD	; 253
     e2a:	5f 4f       	sbci	r21, 0xFF	; 255
     e2c:	62 e8       	ldi	r22, 0x82	; 130
     e2e:	c8 01       	movw	r24, r16
     e30:	16 d5       	rcall	.+2604   	; 0x185e <bus_write>
     e32:	d9 82       	std	Y+1, r13	; 0x01
     e34:	21 e0       	ldi	r18, 0x01	; 1
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	ae 01       	movw	r20, r28
     e3a:	4f 5f       	subi	r20, 0xFF	; 255
     e3c:	5f 4f       	sbci	r21, 0xFF	; 255
     e3e:	63 e8       	ldi	r22, 0x83	; 131
     e40:	c8 01       	movw	r24, r16
     e42:	0d d5       	rcall	.+2586   	; 0x185e <bus_write>
     e44:	21 e0       	ldi	r18, 0x01	; 1
					(curr_setting << I_LED2_SHIFT));
			sensor_bus_put(hal, SFH7770_I_LED_1_2, reg_val);
			sensor_bus_put(hal, SFH7770_I_LED_3, curr_setting);
		} else if ((channel == 1) || (channel == 2)) {
     e46:	4f c0       	rjmp	.+158    	; 0xee6 <sfh7770_ioctl+0x43c>
     e48:	c7 01       	movw	r24, r14
     e4a:	01 97       	sbiw	r24, 0x01	; 1
     e4c:	02 97       	sbiw	r24, 0x02	; 2
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     e4e:	00 f5       	brcc	.+64     	; 0xe90 <sfh7770_ioctl+0x3e6>
	bus_read(bus, addr, &data, sizeof(uint8_t));
     e50:	19 82       	std	Y+1, r1	; 0x01
     e52:	21 e0       	ldi	r18, 0x01	; 1
     e54:	30 e0       	ldi	r19, 0x00	; 0
     e56:	ae 01       	movw	r20, r28
     e58:	4f 5f       	subi	r20, 0xFF	; 255
     e5a:	5f 4f       	sbci	r21, 0xFF	; 255
     e5c:	62 e8       	ldi	r22, 0x82	; 130
     e5e:	c8 01       	movw	r24, r16
     e60:	bd d4       	rcall	.+2426   	; 0x17dc <bus_read>

	return data;
     e62:	89 81       	ldd	r24, Y+1	; 0x01
			reg_val = sensor_bus_get(hal, SFH7770_I_LED_1_2);
			if (channel == 1) {
     e64:	ea 94       	dec	r14
     e66:	ef 28       	or	r14, r15
				reg_val &= ~I_LED1_MASK;
     e68:	19 f4       	brne	.+6      	; 0xe70 <sfh7770_ioctl+0x3c6>
				reg_val |= curr_setting;
     e6a:	88 7f       	andi	r24, 0xF8	; 248
     e6c:	d8 2a       	or	r13, r24
			} else {
				reg_val &= ~I_LED2_MASK;
				reg_val |= (curr_setting << I_LED2_SHIFT);
     e6e:	05 c0       	rjmp	.+10     	; 0xe7a <sfh7770_ioctl+0x3d0>
     e70:	dd 0c       	add	r13, r13
     e72:	dd 0c       	add	r13, r13
     e74:	dd 0c       	add	r13, r13
     e76:	87 7c       	andi	r24, 0xC7	; 199
     e78:	d8 2a       	or	r13, r24
 *
 * \return  Nothing
 */
static inline void bus_put(bus_desc_t *bus, uint8_t addr, uint8_t data)
{
	bus_write(bus, addr, &data, sizeof(uint8_t));
     e7a:	dc 82       	std	Y+4, r13	; 0x04
     e7c:	21 e0       	ldi	r18, 0x01	; 1
     e7e:	30 e0       	ldi	r19, 0x00	; 0
     e80:	ae 01       	movw	r20, r28
     e82:	4c 5f       	subi	r20, 0xFC	; 252
     e84:	5f 4f       	sbci	r21, 0xFF	; 255
     e86:	62 e8       	ldi	r22, 0x82	; 130
     e88:	c8 01       	movw	r24, r16
     e8a:	e9 d4       	rcall	.+2514   	; 0x185e <bus_write>
     e8c:	21 e0       	ldi	r18, 0x01	; 1
			}

			sensor_bus_put(hal, SFH7770_I_LED_1_2, reg_val);
		} else if (channel == 3) {
     e8e:	2b c0       	rjmp	.+86     	; 0xee6 <sfh7770_ioctl+0x43c>
     e90:	e3 e0       	ldi	r30, 0x03	; 3
     e92:	ee 16       	cp	r14, r30
     e94:	f1 04       	cpc	r15, r1
     e96:	c1 f4       	brne	.+48     	; 0xec8 <sfh7770_ioctl+0x41e>
     e98:	dd 82       	std	Y+5, r13	; 0x05
     e9a:	21 e0       	ldi	r18, 0x01	; 1
     e9c:	30 e0       	ldi	r19, 0x00	; 0
     e9e:	ae 01       	movw	r20, r28
     ea0:	4b 5f       	subi	r20, 0xFB	; 251
     ea2:	5f 4f       	sbci	r21, 0xFF	; 255
     ea4:	63 e8       	ldi	r22, 0x83	; 131
     ea6:	c8 01       	movw	r24, r16
     ea8:	da d4       	rcall	.+2484   	; 0x185e <bus_write>
     eaa:	21 e0       	ldi	r18, 0x01	; 1
     eac:	1c c0       	rjmp	.+56     	; 0xee6 <sfh7770_ioctl+0x43c>
		status = sfh7770_set_current(hal, sensor->channel,
				(uint16_t *)arg);
		break;

	default:
		sensor->err = SENSOR_ERR_UNSUPPORTED;
     eae:	80 e0       	ldi	r24, 0x00	; 0
     eb0:	90 e8       	ldi	r25, 0x80	; 128
     eb2:	f9 01       	movw	r30, r18
     eb4:	87 83       	std	Z+7, r24	; 0x07
     eb6:	90 87       	std	Z+8, r25	; 0x08
 */
static bool sfh7770_ioctl(sensor_t *sensor, sensor_command_t cmd, void *arg)
{
	sensor_hal_t *const hal = sensor->hal;

	bool status = false;
     eb8:	20 e0       	ldi	r18, 0x00	; 0
				(uint16_t *)arg);
		break;

	default:
		sensor->err = SENSOR_ERR_UNSUPPORTED;
		break;
     eba:	15 c0       	rjmp	.+42     	; 0xee6 <sfh7770_ioctl+0x43c>
		}

		break;

	default:
		return false;
     ebc:	20 e0       	ldi	r18, 0x00	; 0
     ebe:	13 c0       	rjmp	.+38     	; 0xee6 <sfh7770_ioctl+0x43c>
 * @return bool     true if the call succeeds, else false is returned.
 */
static bool sfh7770_get_threshold(sensor_hal_t *hal, int16_t channel,
		sensor_threshold_desc_t *threshold)
{
	bool result = false;
     ec0:	20 e0       	ldi	r18, 0x00	; 0
     ec2:	11 c0       	rjmp	.+34     	; 0xee6 <sfh7770_ioctl+0x43c>
     ec4:	20 e0       	ldi	r18, 0x00	; 0
     ec6:	0f c0       	rjmp	.+30     	; 0xee6 <sfh7770_ioctl+0x43c>

			sensor_bus_put(hal, SFH7770_I_LED_1_2, reg_val);
		} else if (channel == 3) {
			sensor_bus_put(hal, SFH7770_I_LED_3, curr_setting);
		} else {        /* invalid channel selected */
			status = false;
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	0d c0       	rjmp	.+26     	; 0xee6 <sfh7770_ioctl+0x43c>
		}
	}

	if (type & SENSOR_TYPE_PROXIMITY) {
		for (int i = 0; i < NUM_PROX_RATES; ++i) {
			if (prox_rate_table[i].rate == rate_hz) {
     ecc:	e1 14       	cp	r14, r1
     ece:	f1 04       	cpc	r15, r1
     ed0:	11 f4       	brne	.+4      	; 0xed6 <sfh7770_ioctl+0x42c>
     ed2:	4e cf       	rjmp	.-356    	; 0xd70 <sfh7770_ioctl+0x2c6>
 * @return bool     true if the call succeeds, else false is returned.
 */
static bool sfh7770_set_rate(sensor_hal_t *hal, sensor_type_t type,
		uint16_t rate_hz)
{
	bool status = false;
     ed4:	20 e0       	ldi	r18, 0x00	; 0
     ed6:	ec e9       	ldi	r30, 0x9C	; 156
     ed8:	f0 e2       	ldi	r31, 0x20	; 32
			}
		}
	}

	if (type & SENSOR_TYPE_PROXIMITY) {
		for (int i = 0; i < NUM_PROX_RATES; ++i) {
     eda:	81 e0       	ldi	r24, 0x01	; 1
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	42 cf       	rjmp	.-380    	; 0xd64 <sfh7770_ioctl+0x2ba>
 * @return bool     true if the call succeeds, else false is returned.
 */
static bool sfh7770_set_rate(sensor_hal_t *hal, sensor_type_t type,
		uint16_t rate_hz)
{
	bool status = false;
     ee0:	20 e0       	ldi	r18, 0x00	; 0
				break;
			}
		}
	}

	if (type & SENSOR_TYPE_PROXIMITY) {
     ee2:	d0 fc       	sbrc	r13, 0
     ee4:	f3 cf       	rjmp	.-26     	; 0xecc <sfh7770_ioctl+0x422>
		sensor->err = SENSOR_ERR_UNSUPPORTED;
		break;
	}

	return status;
}
     ee6:	82 2f       	mov	r24, r18
     ee8:	2c 96       	adiw	r28, 0x0c	; 12
     eea:	cd bf       	out	0x3d, r28	; 61
     eec:	de bf       	out	0x3e, r29	; 62
     eee:	df 91       	pop	r29
     ef0:	cf 91       	pop	r28
     ef2:	1f 91       	pop	r17
     ef4:	0f 91       	pop	r16
     ef6:	ff 90       	pop	r15
     ef8:	ef 90       	pop	r14
     efa:	df 90       	pop	r13
     efc:	cf 90       	pop	r12
     efe:	08 95       	ret

00000f00 <sfh7770_calibrate>:
 * @param info       Unimplemented (ignored) parameter.
 * @return bool     true if the call succeeds, else false is returned.
 */
static bool sfh7770_calibrate(sensor_t *sensor,
		sensor_calibration_t calib_type, int step, void *info)
{
     f00:	ef 92       	push	r14
     f02:	ff 92       	push	r15
     f04:	0f 93       	push	r16
     f06:	1f 93       	push	r17
     f08:	cf 93       	push	r28
     f0a:	df 93       	push	r29
     f0c:	00 d0       	rcall	.+0      	; 0xf0e <sfh7770_calibrate+0xe>
     f0e:	1f 92       	push	r1
     f10:	cd b7       	in	r28, 0x3d	; 61
     f12:	de b7       	in	r29, 0x3e	; 62

	static uint8_t prox_data[3];
	uint8_t read_data[3];

	/* Validate the specified calibration type */
	if (calib_type != MANUAL_CALIBRATE) {
     f14:	61 30       	cpi	r22, 0x01	; 1
     f16:	39 f0       	breq	.+14     	; 0xf26 <sfh7770_calibrate+0x26>
		sensor->err = SENSOR_ERR_PARAMS;
     f18:	20 e2       	ldi	r18, 0x20	; 32
     f1a:	30 e0       	ldi	r19, 0x00	; 0
     f1c:	fc 01       	movw	r30, r24
     f1e:	27 83       	std	Z+7, r18	; 0x07
     f20:	30 87       	std	Z+8, r19	; 0x08
		return false;
     f22:	80 e0       	ldi	r24, 0x00	; 0
     f24:	67 c0       	rjmp	.+206    	; 0xff4 <sfh7770_calibrate+0xf4>
     f26:	8c 01       	movw	r16, r24
 * @return bool     true if the call succeeds, else false is returned.
 */
static bool sfh7770_calibrate(sensor_t *sensor,
		sensor_calibration_t calib_type, int step, void *info)
{
	sensor_hal_t *const hal = sensor->hal;
     f28:	fc 01       	movw	r30, r24
     f2a:	e0 80       	ld	r14, Z
     f2c:	f1 80       	ldd	r15, Z+1	; 0x01
		sensor->err = SENSOR_ERR_PARAMS;
		return false;
	}

	/* Read proximity sensor for individual channel based on step number. */
	switch (step) {
     f2e:	42 30       	cpi	r20, 0x02	; 2
     f30:	51 05       	cpc	r21, r1
     f32:	a9 f0       	breq	.+42     	; 0xf5e <sfh7770_calibrate+0x5e>
     f34:	43 30       	cpi	r20, 0x03	; 3
     f36:	51 05       	cpc	r21, r1
     f38:	01 f1       	breq	.+64     	; 0xf7a <sfh7770_calibrate+0x7a>
     f3a:	41 30       	cpi	r20, 0x01	; 1
     f3c:	51 05       	cpc	r21, r1
     f3e:	09 f0       	breq	.+2      	; 0xf42 <sfh7770_calibrate+0x42>
     f40:	53 c0       	rjmp	.+166    	; 0xfe8 <sfh7770_calibrate+0xe8>
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     f42:	1c 82       	std	Y+4, r1	; 0x04
	bus_read(bus, addr, &data, sizeof(uint8_t));
     f44:	21 e0       	ldi	r18, 0x01	; 1
     f46:	30 e0       	ldi	r19, 0x00	; 0
     f48:	ae 01       	movw	r20, r28
     f4a:	4c 5f       	subi	r20, 0xFC	; 252
     f4c:	5f 4f       	sbci	r21, 0xFF	; 255
     f4e:	6f e8       	ldi	r22, 0x8F	; 143
     f50:	c7 01       	movw	r24, r14
     f52:	44 d4       	rcall	.+2184   	; 0x17dc <bus_read>

	return data;
     f54:	8c 81       	ldd	r24, Y+4	; 0x04
	case 1:
		prox_data[0] = sensor_bus_get(hal, SFH7770_PS_DATA_LED1);
     f56:	80 93 c4 21 	sts	0x21C4, r24	; 0x8021c4 <prox_data.6452>
	default:
		sensor->err = SENSOR_ERR_PARAMS;
		return false;
	}

	return true;
     f5a:	81 e0       	ldi	r24, 0x01	; 1

	/* Read proximity sensor for individual channel based on step number. */
	switch (step) {
	case 1:
		prox_data[0] = sensor_bus_get(hal, SFH7770_PS_DATA_LED1);
		break;
     f5c:	4b c0       	rjmp	.+150    	; 0xff4 <sfh7770_calibrate+0xf4>
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     f5e:	1c 82       	std	Y+4, r1	; 0x04
	bus_read(bus, addr, &data, sizeof(uint8_t));
     f60:	21 e0       	ldi	r18, 0x01	; 1
     f62:	30 e0       	ldi	r19, 0x00	; 0
     f64:	ae 01       	movw	r20, r28
     f66:	4c 5f       	subi	r20, 0xFC	; 252
     f68:	5f 4f       	sbci	r21, 0xFF	; 255
     f6a:	60 e9       	ldi	r22, 0x90	; 144
     f6c:	c7 01       	movw	r24, r14
     f6e:	36 d4       	rcall	.+2156   	; 0x17dc <bus_read>

	return data;
     f70:	8c 81       	ldd	r24, Y+4	; 0x04

	case 2:
		prox_data[1] = sensor_bus_get(hal, SFH7770_PS_DATA_LED2);
     f72:	80 93 c5 21 	sts	0x21C5, r24	; 0x8021c5 <prox_data.6452+0x1>
	default:
		sensor->err = SENSOR_ERR_PARAMS;
		return false;
	}

	return true;
     f76:	81 e0       	ldi	r24, 0x01	; 1
		prox_data[0] = sensor_bus_get(hal, SFH7770_PS_DATA_LED1);
		break;

	case 2:
		prox_data[1] = sensor_bus_get(hal, SFH7770_PS_DATA_LED2);
		break;
     f78:	3d c0       	rjmp	.+122    	; 0xff4 <sfh7770_calibrate+0xf4>
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
     f7a:	1c 82       	std	Y+4, r1	; 0x04
	bus_read(bus, addr, &data, sizeof(uint8_t));
     f7c:	21 e0       	ldi	r18, 0x01	; 1
     f7e:	30 e0       	ldi	r19, 0x00	; 0
     f80:	ae 01       	movw	r20, r28
     f82:	4c 5f       	subi	r20, 0xFC	; 252
     f84:	5f 4f       	sbci	r21, 0xFF	; 255
     f86:	61 e9       	ldi	r22, 0x91	; 145
     f88:	c7 01       	movw	r24, r14
     f8a:	28 d4       	rcall	.+2128   	; 0x17dc <bus_read>

	return data;
     f8c:	8c 81       	ldd	r24, Y+4	; 0x04

	case 3:
		prox_data[2] = sensor_bus_get(hal, SFH7770_PS_DATA_LED3);
     f8e:	80 93 c6 21 	sts	0x21C6, r24	; 0x8021c6 <prox_data.6452+0x2>

		/* Write data */
		nvram_write((SFH7770_NVRAM_OFFSET), prox_data,
     f92:	43 e0       	ldi	r20, 0x03	; 3
     f94:	50 e0       	ldi	r21, 0x00	; 0
     f96:	64 ec       	ldi	r22, 0xC4	; 196
     f98:	71 e2       	ldi	r23, 0x21	; 33
     f9a:	88 e1       	ldi	r24, 0x18	; 24
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	a0 d4       	rcall	.+2368   	; 0x18e0 <nvram_write>
				sizeof(prox_data));

		/* Read back data and confirm it was written correctly */
		nvram_read(SFH7770_NVRAM_OFFSET, read_data, sizeof(read_data));
     fa0:	43 e0       	ldi	r20, 0x03	; 3
     fa2:	50 e0       	ldi	r21, 0x00	; 0
     fa4:	be 01       	movw	r22, r28
     fa6:	6f 5f       	subi	r22, 0xFF	; 255
     fa8:	7f 4f       	sbci	r23, 0xFF	; 255
     faa:	88 e1       	ldi	r24, 0x18	; 24
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	ad d4       	rcall	.+2394   	; 0x190a <nvram_read>

		if (memcmp(prox_data, read_data, sizeof(prox_data))) {
     fb0:	43 e0       	ldi	r20, 0x03	; 3
     fb2:	50 e0       	ldi	r21, 0x00	; 0
     fb4:	be 01       	movw	r22, r28
     fb6:	6f 5f       	subi	r22, 0xFF	; 255
     fb8:	7f 4f       	sbci	r23, 0xFF	; 255
     fba:	84 ec       	ldi	r24, 0xC4	; 196
     fbc:	91 e2       	ldi	r25, 0x21	; 33
     fbe:	0e 94 cd 1a 	call	0x359a	; 0x359a <memcmp>
     fc2:	89 2b       	or	r24, r25
     fc4:	39 f0       	breq	.+14     	; 0xfd4 <sfh7770_calibrate+0xd4>
			sensor->err = SENSOR_ERR_IO;
     fc6:	80 e0       	ldi	r24, 0x00	; 0
     fc8:	91 e0       	ldi	r25, 0x01	; 1
     fca:	f8 01       	movw	r30, r16
     fcc:	87 83       	std	Z+7, r24	; 0x07
     fce:	90 87       	std	Z+8, r25	; 0x08
			return false;
     fd0:	80 e0       	ldi	r24, 0x00	; 0
     fd2:	10 c0       	rjmp	.+32     	; 0xff4 <sfh7770_calibrate+0xf4>
		}

		/* Apply stored proximity thresholds from nvram */
		sensor_bus_write(hal, (SFH7770_PS_THR_LED1), read_data,
     fd4:	23 e0       	ldi	r18, 0x03	; 3
     fd6:	30 e0       	ldi	r19, 0x00	; 0
     fd8:	ae 01       	movw	r20, r28
     fda:	4f 5f       	subi	r20, 0xFF	; 255
     fdc:	5f 4f       	sbci	r21, 0xFF	; 255
     fde:	63 e9       	ldi	r22, 0x93	; 147
     fe0:	c7 01       	movw	r24, r14
     fe2:	3d d4       	rcall	.+2170   	; 0x185e <bus_write>
	default:
		sensor->err = SENSOR_ERR_PARAMS;
		return false;
	}

	return true;
     fe4:	81 e0       	ldi	r24, 0x01	; 1

		/* Apply stored proximity thresholds from nvram */
		sensor_bus_write(hal, (SFH7770_PS_THR_LED1), read_data,
				sizeof(read_data));

		break;
     fe6:	06 c0       	rjmp	.+12     	; 0xff4 <sfh7770_calibrate+0xf4>

	/* Any other step number is invalid */
	default:
		sensor->err = SENSOR_ERR_PARAMS;
     fe8:	80 e2       	ldi	r24, 0x20	; 32
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	f8 01       	movw	r30, r16
     fee:	87 83       	std	Z+7, r24	; 0x07
     ff0:	90 87       	std	Z+8, r25	; 0x08
		return false;
     ff2:	80 e0       	ldi	r24, 0x00	; 0
	}

	return true;
}
     ff4:	24 96       	adiw	r28, 0x04	; 4
     ff6:	cd bf       	out	0x3d, r28	; 61
     ff8:	de bf       	out	0x3e, r29	; 62
     ffa:	df 91       	pop	r29
     ffc:	cf 91       	pop	r28
     ffe:	1f 91       	pop	r17
    1000:	0f 91       	pop	r16
    1002:	ff 90       	pop	r15
    1004:	ef 90       	pop	r14
    1006:	08 95       	ret

00001008 <sfh7770_init>:
 * @param sensor    Address of a sensor device descriptor.
 * @param resvd     Reserved value.
 * @return bool     true if the call succeeds, else false is returned.
 */
bool sfh7770_init(sensor_t *sensor, int resvd)
{
    1008:	ef 92       	push	r14
    100a:	ff 92       	push	r15
    100c:	0f 93       	push	r16
    100e:	1f 93       	push	r17
    1010:	cf 93       	push	r28
    1012:	df 93       	push	r29
    1014:	cd b7       	in	r28, 0x3d	; 61
    1016:	de b7       	in	r29, 0x3e	; 62
    1018:	2b 97       	sbiw	r28, 0x0b	; 11
    101a:	cd bf       	out	0x3d, r28	; 61
    101c:	de bf       	out	0x3e, r29	; 62
    101e:	7c 01       	movw	r14, r24
	bool status = false;
	sensor_hal_t *const hal = sensor->hal;
    1020:	fc 01       	movw	r30, r24
    1022:	00 81       	ld	r16, Z
    1024:	11 81       	ldd	r17, Z+1	; 0x01
 * \return A value fetched from the device.  This value is
 *         undefined in the event of an I/O error.
 */
static inline uint8_t bus_get(bus_desc_t *bus, uint8_t addr)
{
	uint8_t data = 0;
    1026:	1c 82       	std	Y+4, r1	; 0x04
	bus_read(bus, addr, &data, sizeof(uint8_t));
    1028:	21 e0       	ldi	r18, 0x01	; 1
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	ae 01       	movw	r20, r28
    102e:	4c 5f       	subi	r20, 0xFC	; 252
    1030:	5f 4f       	sbci	r21, 0xFF	; 255
    1032:	6a e8       	ldi	r22, 0x8A	; 138
    1034:	c8 01       	movw	r24, r16
    1036:	d2 d3       	rcall	.+1956   	; 0x17dc <bus_read>

	return data;
    1038:	8c 81       	ldd	r24, Y+4	; 0x04
	} prox_thresholds;

	/* Read and check part ID register */
	uint8_t part_id = sensor_bus_get(hal, SFH7770_PART_ID);

	if (part_id == (SFH7770_PART_ID_VAL | SFH7770_PART_REV_VAL)) {
    103a:	84 39       	cpi	r24, 0x94	; 148
    103c:	09 f0       	breq	.+2      	; 0x1040 <sfh7770_init+0x38>
    103e:	8e c0       	rjmp	.+284    	; 0x115c <sfh7770_init+0x154>
			.caps.units          = SENSOR_UNITS_lux,
			.caps.scale          = SENSOR_SCALE_one,
			.caps.name = "SFH7770 Ambient Light & Proximity Sensor"
		};

		sensor->drv = &sfh7770_device;
    1040:	83 e8       	ldi	r24, 0x83	; 131
    1042:	90 e2       	ldi	r25, 0x20	; 32
    1044:	f7 01       	movw	r30, r14
    1046:	82 83       	std	Z+2, r24	; 0x02
    1048:	93 83       	std	Z+3, r25	; 0x03

		hal->resolution = SFH7770_DATA_RESOLUTION;
    104a:	80 e1       	ldi	r24, 0x10	; 16
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	f8 01       	movw	r30, r16
    1050:	86 8f       	std	Z+30, r24	; 0x1e
    1052:	97 8f       	std	Z+31, r25	; 0x1f

		/* Set the device burst read starting register address. */
		hal->burst_addr = SFH7770_ALS_DATA_LSB;
    1054:	8c e8       	ldi	r24, 0x8C	; 140
    1056:	87 83       	std	Z+7, r24	; 0x07

		/* Reset device during first init call */
		if (!sfh7770_initialized) {
    1058:	80 91 c7 21 	lds	r24, 0x21C7	; 0x8021c7 <sfh7770_initialized>
    105c:	81 11       	cpse	r24, r1
    105e:	0a c0       	rjmp	.+20     	; 0x1074 <sfh7770_init+0x6c>
    1060:	84 e0       	ldi	r24, 0x04	; 4
    1062:	8b 87       	std	Y+11, r24	; 0x0b
 *
 * \return  Nothing
 */
static inline void bus_put(bus_desc_t *bus, uint8_t addr, uint8_t data)
{
	bus_write(bus, addr, &data, sizeof(uint8_t));
    1064:	21 e0       	ldi	r18, 0x01	; 1
    1066:	30 e0       	ldi	r19, 0x00	; 0
    1068:	ae 01       	movw	r20, r28
    106a:	45 5f       	subi	r20, 0xF5	; 245
    106c:	5f 4f       	sbci	r21, 0xFF	; 255
    106e:	60 e8       	ldi	r22, 0x80	; 128
    1070:	c8 01       	movw	r24, r16
    1072:	f5 d3       	rcall	.+2026   	; 0x185e <bus_write>
					ALS_CONTROL_SW_RESET);
		}

		/* Init light sensor functions if specified */

		if (sensor->type & SENSOR_TYPE_LIGHT) {
    1074:	f7 01       	movw	r30, r14
    1076:	84 81       	ldd	r24, Z+4	; 0x04
    1078:	85 ff       	sbrs	r24, 5
    107a:	14 c0       	rjmp	.+40     	; 0x10a4 <sfh7770_init+0x9c>
    107c:	83 e0       	ldi	r24, 0x03	; 3
    107e:	89 87       	std	Y+9, r24	; 0x09
    1080:	21 e0       	ldi	r18, 0x01	; 1
    1082:	30 e0       	ldi	r19, 0x00	; 0
    1084:	ae 01       	movw	r20, r28
    1086:	47 5f       	subi	r20, 0xF7	; 247
    1088:	5f 4f       	sbci	r21, 0xFF	; 255
    108a:	60 e8       	ldi	r22, 0x80	; 128
    108c:	c8 01       	movw	r24, r16
    108e:	e7 d3       	rcall	.+1998   	; 0x185e <bus_write>
    1090:	82 e0       	ldi	r24, 0x02	; 2
    1092:	8a 87       	std	Y+10, r24	; 0x0a
    1094:	21 e0       	ldi	r18, 0x01	; 1
    1096:	30 e0       	ldi	r19, 0x00	; 0
    1098:	ae 01       	movw	r20, r28
    109a:	46 5f       	subi	r20, 0xF6	; 246
    109c:	5f 4f       	sbci	r21, 0xFF	; 255
    109e:	66 e8       	ldi	r22, 0x86	; 134
    10a0:	c8 01       	movw	r24, r16
    10a2:	dd d3       	rcall	.+1978   	; 0x185e <bus_write>
			sensor_bus_put(hal, SFH7770_ALS_INTERVAL,
					ALS_INTERVAL_500MS);
		}

		/* Init proximity sensor functions if specified */
		if (sensor->type & SENSOR_TYPE_PROXIMITY) {
    10a4:	f7 01       	movw	r30, r14
    10a6:	84 81       	ldd	r24, Z+4	; 0x04
    10a8:	95 81       	ldd	r25, Z+5	; 0x05
    10aa:	90 ff       	sbrs	r25, 0
    10ac:	3a c0       	rjmp	.+116    	; 0x1122 <sfh7770_init+0x11a>
    10ae:	0f 2e       	mov	r0, r31
    10b0:	f3 e0       	ldi	r31, 0x03	; 3
    10b2:	ff 2e       	mov	r15, r31
    10b4:	f0 2d       	mov	r31, r0
    10b6:	fd 82       	std	Y+5, r15	; 0x05
    10b8:	21 e0       	ldi	r18, 0x01	; 1
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	ae 01       	movw	r20, r28
    10be:	4b 5f       	subi	r20, 0xFB	; 251
    10c0:	5f 4f       	sbci	r21, 0xFF	; 255
    10c2:	61 e8       	ldi	r22, 0x81	; 129
    10c4:	c8 01       	movw	r24, r16
    10c6:	cb d3       	rcall	.+1942   	; 0x185e <bus_write>
    10c8:	85 e0       	ldi	r24, 0x05	; 5
    10ca:	8e 83       	std	Y+6, r24	; 0x06
    10cc:	21 e0       	ldi	r18, 0x01	; 1
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	ae 01       	movw	r20, r28
    10d2:	4a 5f       	subi	r20, 0xFA	; 250
    10d4:	5f 4f       	sbci	r21, 0xFF	; 255
    10d6:	65 e8       	ldi	r22, 0x85	; 133
    10d8:	c8 01       	movw	r24, r16
    10da:	c1 d3       	rcall	.+1922   	; 0x185e <bus_write>
    10dc:	8b ed       	ldi	r24, 0xDB	; 219
    10de:	8f 83       	std	Y+7, r24	; 0x07
    10e0:	21 e0       	ldi	r18, 0x01	; 1
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	ae 01       	movw	r20, r28
    10e6:	49 5f       	subi	r20, 0xF9	; 249
    10e8:	5f 4f       	sbci	r21, 0xFF	; 255
    10ea:	62 e8       	ldi	r22, 0x82	; 130
    10ec:	c8 01       	movw	r24, r16
    10ee:	b7 d3       	rcall	.+1902   	; 0x185e <bus_write>
    10f0:	f8 86       	std	Y+8, r15	; 0x08
    10f2:	21 e0       	ldi	r18, 0x01	; 1
    10f4:	30 e0       	ldi	r19, 0x00	; 0
    10f6:	ae 01       	movw	r20, r28
    10f8:	48 5f       	subi	r20, 0xF8	; 248
    10fa:	5f 4f       	sbci	r21, 0xFF	; 255
    10fc:	63 e8       	ldi	r22, 0x83	; 131
    10fe:	c8 01       	movw	r24, r16
    1100:	ae d3       	rcall	.+1884   	; 0x185e <bus_write>
					I_LED2_SHIFT) | led1_curr));

			sensor_bus_put(hal, SFH7770_I_LED_3, led3_curr);

			/* Apply stored proximity thresholds from nvram */
			nvram_read(SFH7770_NVRAM_OFFSET, &prox_thresholds,
    1102:	43 e0       	ldi	r20, 0x03	; 3
    1104:	50 e0       	ldi	r21, 0x00	; 0
    1106:	be 01       	movw	r22, r28
    1108:	6f 5f       	subi	r22, 0xFF	; 255
    110a:	7f 4f       	sbci	r23, 0xFF	; 255
    110c:	88 e1       	ldi	r24, 0x18	; 24
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	fc d3       	rcall	.+2040   	; 0x190a <nvram_read>
					sizeof(prox_thresholds));

			sensor_bus_write(hal, (SFH7770_PS_THR_LED1),
    1112:	23 e0       	ldi	r18, 0x03	; 3
    1114:	30 e0       	ldi	r19, 0x00	; 0
    1116:	ae 01       	movw	r20, r28
    1118:	4f 5f       	subi	r20, 0xFF	; 255
    111a:	5f 4f       	sbci	r21, 0xFF	; 255
    111c:	63 e9       	ldi	r22, 0x93	; 147
    111e:	c8 01       	movw	r24, r16
    1120:	9e d3       	rcall	.+1852   	; 0x185e <bus_write>
    1122:	80 91 c7 21 	lds	r24, 0x21C7	; 0x8021c7 <sfh7770_initialized>
					&prox_thresholds,
					sizeof(prox_thresholds));
		}

		if (!sfh7770_initialized) {
    1126:	81 11       	cpse	r24, r1
    1128:	15 c0       	rjmp	.+42     	; 0x1154 <sfh7770_init+0x14c>
    112a:	1c 82       	std	Y+4, r1	; 0x04
    112c:	21 e0       	ldi	r18, 0x01	; 1
    112e:	30 e0       	ldi	r19, 0x00	; 0
    1130:	ae 01       	movw	r20, r28
    1132:	4c 5f       	subi	r20, 0xFC	; 252
    1134:	5f 4f       	sbci	r21, 0xFF	; 255
    1136:	62 e9       	ldi	r22, 0x92	; 146
    1138:	c8 01       	movw	r24, r16
    113a:	91 d3       	rcall	.+1826   	; 0x185e <bus_write>
    113c:	f8 01       	movw	r30, r16
			 * latched).
			 */
			sensor_bus_put(hal, SFH7770_INT_SET, 0);

			/* Set up interrupt handler */
			if (STATUS_OK == hal->bus.status) {
    113e:	85 81       	ldd	r24, Z+5	; 0x05
    1140:	81 11       	cpse	r24, r1
    1142:	08 c0       	rjmp	.+16     	; 0x1154 <sfh7770_init+0x14c>
				sensor_irq_connect(hal->mcu_sigint, sfh7770_isr, hal);
    1144:	60 85       	ldd	r22, Z+8	; 0x08
    1146:	71 85       	ldd	r23, Z+9	; 0x09
    1148:	82 85       	ldd	r24, Z+10	; 0x0a
    114a:	93 85       	ldd	r25, Z+11	; 0x0b
    114c:	98 01       	movw	r18, r16
    114e:	47 e7       	ldi	r20, 0x77	; 119
    1150:	54 e0       	ldi	r21, 0x04	; 4
    1152:	06 d4       	rcall	.+2060   	; 0x1960 <sensor_irq_connect>
    1154:	81 e0       	ldi	r24, 0x01	; 1
			}
		}

		sfh7770_initialized = true;
    1156:	80 93 c7 21 	sts	0x21C7, r24	; 0x8021c7 <sfh7770_initialized>
    115a:	01 c0       	rjmp	.+2      	; 0x115e <sfh7770_init+0x156>
    115c:	80 e0       	ldi	r24, 0x00	; 0
 * @param resvd     Reserved value.
 * @return bool     true if the call succeeds, else false is returned.
 */
bool sfh7770_init(sensor_t *sensor, int resvd)
{
	bool status = false;
    115e:	2b 96       	adiw	r28, 0x0b	; 11
		sfh7770_initialized = true;
		status = true;
	}

	return status;
}
    1160:	cd bf       	out	0x3d, r28	; 61
    1162:	de bf       	out	0x3e, r29	; 62
    1164:	df 91       	pop	r29
    1166:	cf 91       	pop	r28
    1168:	1f 91       	pop	r17
    116a:	0f 91       	pop	r16
    116c:	ff 90       	pop	r15
    116e:	ef 90       	pop	r14
    1170:	08 95       	ret

00001172 <default_event_handler>:
    1172:	08 95       	ret

00001174 <sensor_attach>:
		*value = threshold.value;
		status = true;
	}

	return status;
}
    1174:	cf 92       	push	r12
    1176:	df 92       	push	r13
    1178:	ef 92       	push	r14
    117a:	ff 92       	push	r15
    117c:	0f 93       	push	r16
    117e:	1f 93       	push	r17
    1180:	cf 93       	push	r28
    1182:	df 93       	push	r29
    1184:	ec 01       	movw	r28, r24
    1186:	8b 01       	movw	r16, r22
    1188:	6a 01       	movw	r12, r20
    118a:	79 01       	movw	r14, r18
    118c:	cb 01       	movw	r24, r22
    118e:	eb d3       	rcall	.+2006   	; 0x1966 <sensor_find>
    1190:	88 83       	st	Y, r24
    1192:	99 83       	std	Y+1, r25	; 0x01
    1194:	0c 83       	std	Y+4, r16	; 0x04
    1196:	1d 83       	std	Y+5, r17	; 0x05
    1198:	eb 86       	std	Y+11, r14	; 0x0b
    119a:	fc 86       	std	Y+12, r15	; 0x0c
    119c:	00 97       	sbiw	r24, 0x00	; 0
    119e:	79 f0       	breq	.+30     	; 0x11be <sensor_attach+0x4a>
    11a0:	dc 01       	movw	r26, r24
    11a2:	90 96       	adiw	r26, 0x20	; 32
    11a4:	ed 91       	ld	r30, X+
    11a6:	fc 91       	ld	r31, X
    11a8:	91 97       	sbiw	r26, 0x21	; 33
    11aa:	b6 01       	movw	r22, r12
    11ac:	ce 01       	movw	r24, r28
    11ae:	19 95       	eicall
    11b0:	88 23       	and	r24, r24
    11b2:	29 f0       	breq	.+10     	; 0x11be <sensor_attach+0x4a>
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	8e 83       	std	Y+6, r24	; 0x06
    11b8:	1f 82       	std	Y+7, r1	; 0x07
    11ba:	18 86       	std	Y+8, r1	; 0x08
    11bc:	05 c0       	rjmp	.+10     	; 0x11c8 <sensor_attach+0x54>
    11be:	80 e0       	ldi	r24, 0x00	; 0
    11c0:	92 e0       	ldi	r25, 0x02	; 2
    11c2:	8f 83       	std	Y+7, r24	; 0x07
    11c4:	98 87       	std	Y+8, r25	; 0x08
    11c6:	80 e0       	ldi	r24, 0x00	; 0
    11c8:	df 91       	pop	r29
    11ca:	cf 91       	pop	r28
    11cc:	1f 91       	pop	r17
    11ce:	0f 91       	pop	r16
    11d0:	ff 90       	pop	r15
    11d2:	ef 90       	pop	r14
    11d4:	df 90       	pop	r13
    11d6:	cf 90       	pop	r12
    11d8:	08 95       	ret

000011da <sensor_read>:
    11da:	1f 93       	push	r17
    11dc:	cf 93       	push	r28
    11de:	df 93       	push	r29
    11e0:	dc 01       	movw	r26, r24
    11e2:	12 96       	adiw	r26, 0x02	; 2
    11e4:	ed 91       	ld	r30, X+
    11e6:	fc 91       	ld	r31, X
    11e8:	13 97       	sbiw	r26, 0x03	; 3
    11ea:	01 90       	ld	r0, Z+
    11ec:	f0 81       	ld	r31, Z
    11ee:	e0 2d       	mov	r30, r0
    11f0:	30 97       	sbiw	r30, 0x00	; 0
    11f2:	31 f0       	breq	.+12     	; 0x1200 <sensor_read+0x26>
    11f4:	ea 01       	movw	r28, r20
    11f6:	19 95       	eicall
    11f8:	18 2f       	mov	r17, r24
    11fa:	81 11       	cpse	r24, r1
    11fc:	08 c0       	rjmp	.+16     	; 0x120e <sensor_read+0x34>
    11fe:	0c c0       	rjmp	.+24     	; 0x1218 <sensor_read+0x3e>
    1200:	20 e0       	ldi	r18, 0x00	; 0
    1202:	32 e8       	ldi	r19, 0x82	; 130
    1204:	fc 01       	movw	r30, r24
    1206:	27 83       	std	Z+7, r18	; 0x07
    1208:	30 87       	std	Z+8, r19	; 0x08
    120a:	10 e0       	ldi	r17, 0x00	; 0
    120c:	05 c0       	rjmp	.+10     	; 0x1218 <sensor_read+0x3e>
    120e:	a4 d3       	rcall	.+1864   	; 0x1958 <sensor_timestamp>
    1210:	6c 87       	std	Y+12, r22	; 0x0c
    1212:	7d 87       	std	Y+13, r23	; 0x0d
    1214:	8e 87       	std	Y+14, r24	; 0x0e
    1216:	9f 87       	std	Y+15, r25	; 0x0f
    1218:	81 2f       	mov	r24, r17
    121a:	df 91       	pop	r29
    121c:	cf 91       	pop	r28
    121e:	1f 91       	pop	r17
    1220:	08 95       	ret

00001222 <sensor_set_threshold>:
    1222:	cf 93       	push	r28
    1224:	df 93       	push	r29
    1226:	00 d0       	rcall	.+0      	; 0x1228 <sensor_set_threshold+0x6>
    1228:	cd b7       	in	r28, 0x3d	; 61
    122a:	de b7       	in	r29, 0x3e	; 62
    122c:	69 83       	std	Y+1, r22	; 0x01
    122e:	4a 83       	std	Y+2, r20	; 0x02
    1230:	5b 83       	std	Y+3, r21	; 0x03
    1232:	dc 01       	movw	r26, r24
    1234:	12 96       	adiw	r26, 0x02	; 2
    1236:	ed 91       	ld	r30, X+
    1238:	fc 91       	ld	r31, X
    123a:	13 97       	sbiw	r26, 0x03	; 3
    123c:	02 80       	ldd	r0, Z+2	; 0x02
    123e:	f3 81       	ldd	r31, Z+3	; 0x03
    1240:	e0 2d       	mov	r30, r0
    1242:	30 97       	sbiw	r30, 0x00	; 0
    1244:	31 f0       	breq	.+12     	; 0x1252 <sensor_set_threshold+0x30>
    1246:	ae 01       	movw	r20, r28
    1248:	4f 5f       	subi	r20, 0xFF	; 255
    124a:	5f 4f       	sbci	r21, 0xFF	; 255
    124c:	67 e1       	ldi	r22, 0x17	; 23
    124e:	19 95       	eicall
    1250:	06 c0       	rjmp	.+12     	; 0x125e <sensor_set_threshold+0x3c>
    1252:	20 e0       	ldi	r18, 0x00	; 0
    1254:	32 e8       	ldi	r19, 0x82	; 130
    1256:	fc 01       	movw	r30, r24
    1258:	27 83       	std	Z+7, r18	; 0x07
    125a:	30 87       	std	Z+8, r19	; 0x08
    125c:	80 e0       	ldi	r24, 0x00	; 0
    125e:	23 96       	adiw	r28, 0x03	; 3
    1260:	cd bf       	out	0x3d, r28	; 61
    1262:	de bf       	out	0x3e, r29	; 62
    1264:	df 91       	pop	r29
    1266:	cf 91       	pop	r28
    1268:	08 95       	ret

0000126a <sensor_ioctl>:
 * @param   cmd     Specifies the IOCTL command.
 * @param   arg     Specifies command parameters (varies by command).
 * @return  bool    true if the call succeeds, else false is returned.
 */
bool sensor_ioctl(sensor_t *sensor, sensor_command_t cmd, void *arg)
{
    126a:	ef 92       	push	r14
    126c:	ff 92       	push	r15
    126e:	0f 93       	push	r16
    1270:	1f 93       	push	r17
    1272:	cf 93       	push	r28
    1274:	df 93       	push	r29
    1276:	1f 92       	push	r1
    1278:	1f 92       	push	r1
    127a:	cd b7       	in	r28, 0x3d	; 61
    127c:	de b7       	in	r29, 0x3e	; 62
	bool result = false;

	switch (cmd) {
    127e:	6d 30       	cpi	r22, 0x0D	; 13
    1280:	09 f4       	brne	.+2      	; 0x1284 <sensor_ioctl+0x1a>
    1282:	c5 c0       	rjmp	.+394    	; 0x140e <sensor_ioctl+0x1a4>
    1284:	8c 01       	movw	r16, r24
    1286:	6e 30       	cpi	r22, 0x0E	; 14
    1288:	30 f4       	brcc	.+12     	; 0x1296 <sensor_ioctl+0x2c>
    128a:	69 30       	cpi	r22, 0x09	; 9
    128c:	71 f0       	breq	.+28     	; 0x12aa <sensor_ioctl+0x40>
    128e:	6a 30       	cpi	r22, 0x0A	; 10
    1290:	09 f4       	brne	.+2      	; 0x1294 <sensor_ioctl+0x2a>
    1292:	64 c0       	rjmp	.+200    	; 0x135c <sensor_ioctl+0xf2>
    1294:	f5 c0       	rjmp	.+490    	; 0x1480 <sensor_ioctl+0x216>
    1296:	62 31       	cpi	r22, 0x12	; 18
    1298:	09 f4       	brne	.+2      	; 0x129c <sensor_ioctl+0x32>
    129a:	6a c0       	rjmp	.+212    	; 0x1370 <sensor_ioctl+0x106>
    129c:	66 31       	cpi	r22, 0x16	; 22
    129e:	09 f4       	brne	.+2      	; 0x12a2 <sensor_ioctl+0x38>
    12a0:	c0 c0       	rjmp	.+384    	; 0x1422 <sensor_ioctl+0x1b8>
    12a2:	61 31       	cpi	r22, 0x11	; 17
    12a4:	09 f0       	breq	.+2      	; 0x12a8 <sensor_ioctl+0x3e>
    12a6:	ec c0       	rjmp	.+472    	; 0x1480 <sensor_ioctl+0x216>
    12a8:	0a c0       	rjmp	.+20     	; 0x12be <sensor_ioctl+0x54>
	case SENSOR_GET_RANGE:
		*((int16_t *)arg) = sensor->hal->range;
    12aa:	dc 01       	movw	r26, r24
    12ac:	ed 91       	ld	r30, X+
    12ae:	fc 91       	ld	r31, X
    12b0:	80 8d       	ldd	r24, Z+24	; 0x18
    12b2:	91 8d       	ldd	r25, Z+25	; 0x19
    12b4:	fa 01       	movw	r30, r20
    12b6:	80 83       	st	Z, r24
    12b8:	91 83       	std	Z+1, r25	; 0x01
		result = true;
    12ba:	81 e0       	ldi	r24, 0x01	; 1
		break;
    12bc:	f6 c0       	rjmp	.+492    	; 0x14aa <sensor_ioctl+0x240>
	{
		int16_t const range = *(int16_t *)arg;

		int index;
		result
			= sensor_range_index(&(sensor->drv->caps), range,
    12be:	fc 01       	movw	r30, r24
    12c0:	a2 81       	ldd	r26, Z+2	; 0x02
    12c2:	b3 81       	ldd	r27, Z+3	; 0x03
 * @return bool     true if the call succeeds, else false is returned.
 */
static inline bool sensor_range_index
	(const sensor_caps_t *caps, int16_t range, int *index)
{
	if (caps && caps->range_table) {
    12c4:	a6 3f       	cpi	r26, 0xF6	; 246
    12c6:	ff ef       	ldi	r31, 0xFF	; 255
    12c8:	bf 07       	cpc	r27, r31
    12ca:	09 f4       	brne	.+2      	; 0x12ce <sensor_ioctl+0x64>
    12cc:	40 c0       	rjmp	.+128    	; 0x134e <sensor_ioctl+0xe4>
    12ce:	51 96       	adiw	r26, 0x11	; 17
    12d0:	6d 91       	ld	r22, X+
    12d2:	7c 91       	ld	r23, X
    12d4:	52 97       	sbiw	r26, 0x12	; 18
    12d6:	61 15       	cp	r22, r1
    12d8:	71 05       	cpc	r23, r1
    12da:	c9 f1       	breq	.+114    	; 0x134e <sensor_ioctl+0xe4>
		for (int i = 0; i < caps->range_count; ++i) {
    12dc:	1d 96       	adiw	r26, 0x0d	; 13
    12de:	8d 91       	ld	r24, X+
    12e0:	9c 91       	ld	r25, X
    12e2:	1e 97       	sbiw	r26, 0x0e	; 14
    12e4:	00 97       	sbiw	r24, 0x00	; 0
    12e6:	99 f1       	breq	.+102    	; 0x134e <sensor_ioctl+0xe4>
		result = true;
		break;

	case SENSOR_SET_RANGE:
	{
		int16_t const range = *(int16_t *)arg;
    12e8:	fa 01       	movw	r30, r20
    12ea:	e0 80       	ld	r14, Z
    12ec:	f1 80       	ldd	r15, Z+1	; 0x01
static inline bool sensor_range_index
	(const sensor_caps_t *caps, int16_t range, int *index)
{
	if (caps && caps->range_table) {
		for (int i = 0; i < caps->range_count; ++i) {
			if (caps->range_table[i].range_units == range) {
    12ee:	fb 01       	movw	r30, r22
    12f0:	20 81       	ld	r18, Z
    12f2:	31 81       	ldd	r19, Z+1	; 0x01
    12f4:	e2 16       	cp	r14, r18
    12f6:	f3 06       	cpc	r15, r19
    12f8:	99 f4       	brne	.+38     	; 0x1320 <sensor_ioctl+0xb6>
    12fa:	07 c0       	rjmp	.+14     	; 0x130a <sensor_ioctl+0xa0>
    12fc:	33 96       	adiw	r30, 0x03	; 3
    12fe:	20 81       	ld	r18, Z
    1300:	31 81       	ldd	r19, Z+1	; 0x01
    1302:	e2 16       	cp	r14, r18
    1304:	f3 06       	cpc	r15, r19
    1306:	81 f4       	brne	.+32     	; 0x1328 <sensor_ioctl+0xbe>
    1308:	02 c0       	rjmp	.+4      	; 0x130e <sensor_ioctl+0xa4>
    130a:	80 e0       	ldi	r24, 0x00	; 0
    130c:	90 e0       	ldi	r25, 0x00	; 0
				*index = i;
    130e:	89 83       	std	Y+1, r24	; 0x01
    1310:	9a 83       	std	Y+2, r25	; 0x02
			= sensor_range_index(&(sensor->drv->caps), range,
				&index);

		if (result &&
				(result
					= SENSOR_DRV_CALL(sensor, ioctl, cmd,
    1312:	12 96       	adiw	r26, 0x02	; 2
    1314:	ed 91       	ld	r30, X+
    1316:	fc 91       	ld	r31, X
    1318:	13 97       	sbiw	r26, 0x03	; 3
    131a:	30 97       	sbiw	r30, 0x00	; 0
    131c:	51 f4       	brne	.+20     	; 0x1332 <sensor_ioctl+0xc8>
    131e:	17 c0       	rjmp	.+46     	; 0x134e <sensor_ioctl+0xe4>
    1320:	fb 01       	movw	r30, r22
    1322:	ac 01       	movw	r20, r24
static inline bool sensor_range_index
	(const sensor_caps_t *caps, int16_t range, int *index)
{
	if (caps && caps->range_table) {
		for (int i = 0; i < caps->range_count; ++i) {
			if (caps->range_table[i].range_units == range) {
    1324:	80 e0       	ldi	r24, 0x00	; 0
    1326:	90 e0       	ldi	r25, 0x00	; 0
 */
static inline bool sensor_range_index
	(const sensor_caps_t *caps, int16_t range, int *index)
{
	if (caps && caps->range_table) {
		for (int i = 0; i < caps->range_count; ++i) {
    1328:	01 96       	adiw	r24, 0x01	; 1
    132a:	84 17       	cp	r24, r20
    132c:	95 07       	cpc	r25, r21
    132e:	31 f7       	brne	.-52     	; 0x12fc <sensor_ioctl+0x92>
    1330:	0e c0       	rjmp	.+28     	; 0x134e <sensor_ioctl+0xe4>
			= sensor_range_index(&(sensor->drv->caps), range,
				&index);

		if (result &&
				(result
					= SENSOR_DRV_CALL(sensor, ioctl, cmd,
    1332:	ae 01       	movw	r20, r28
    1334:	4f 5f       	subi	r20, 0xFF	; 255
    1336:	5f 4f       	sbci	r21, 0xFF	; 255
    1338:	61 e1       	ldi	r22, 0x11	; 17
    133a:	c8 01       	movw	r24, r16
    133c:	19 95       	eicall
		int index;
		result
			= sensor_range_index(&(sensor->drv->caps), range,
				&index);

		if (result &&
    133e:	88 23       	and	r24, r24
    1340:	31 f0       	breq	.+12     	; 0x134e <sensor_ioctl+0xe4>
				(result
					= SENSOR_DRV_CALL(sensor, ioctl, cmd,
						&index))) {
			sensor->hal->range = range;
    1342:	d8 01       	movw	r26, r16
    1344:	ed 91       	ld	r30, X+
    1346:	fc 91       	ld	r31, X
    1348:	e0 8e       	std	Z+24, r14	; 0x18
    134a:	f1 8e       	std	Z+25, r15	; 0x19
    134c:	ae c0       	rjmp	.+348    	; 0x14aa <sensor_ioctl+0x240>
		} else {
			sensor->err = SENSOR_ERR_PARAMS;
    134e:	80 e2       	ldi	r24, 0x20	; 32
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	f8 01       	movw	r30, r16
    1354:	87 83       	std	Z+7, r24	; 0x07
    1356:	90 87       	std	Z+8, r25	; 0x08
    1358:	80 e0       	ldi	r24, 0x00	; 0
    135a:	a7 c0       	rjmp	.+334    	; 0x14aa <sensor_ioctl+0x240>

		break;
	}

	case SENSOR_GET_BANDWIDTH:
		*((int16_t *)arg) = sensor->hal->bandwidth;
    135c:	dc 01       	movw	r26, r24
    135e:	ed 91       	ld	r30, X+
    1360:	fc 91       	ld	r31, X
    1362:	82 8d       	ldd	r24, Z+26	; 0x1a
    1364:	93 8d       	ldd	r25, Z+27	; 0x1b
    1366:	fa 01       	movw	r30, r20
    1368:	80 83       	st	Z, r24
    136a:	91 83       	std	Z+1, r25	; 0x01
		result = true;
    136c:	81 e0       	ldi	r24, 0x01	; 1
		break;
    136e:	9d c0       	rjmp	.+314    	; 0x14aa <sensor_ioctl+0x240>
	case SENSOR_SET_BANDWIDTH:
	{
		int16_t const bandwidth_Hz = *(int16_t *)arg;

		int index;
		result = sensor_band_index(&(sensor->drv->caps), bandwidth_Hz,
    1370:	fc 01       	movw	r30, r24
    1372:	a2 81       	ldd	r26, Z+2	; 0x02
    1374:	b3 81       	ldd	r27, Z+3	; 0x03
 * @return bool     true if the call succeeds, else false is returned.
 */
static inline bool sensor_band_index
	(const sensor_caps_t *caps, int16_t band, int *index)
{
	if (caps && caps->band_table) {
    1376:	a6 3f       	cpi	r26, 0xF6	; 246
    1378:	ff ef       	ldi	r31, 0xFF	; 255
    137a:	bf 07       	cpc	r27, r31
    137c:	09 f4       	brne	.+2      	; 0x1380 <sensor_ioctl+0x116>
    137e:	40 c0       	rjmp	.+128    	; 0x1400 <sensor_ioctl+0x196>
    1380:	53 96       	adiw	r26, 0x13	; 19
    1382:	6d 91       	ld	r22, X+
    1384:	7c 91       	ld	r23, X
    1386:	54 97       	sbiw	r26, 0x14	; 20
    1388:	61 15       	cp	r22, r1
    138a:	71 05       	cpc	r23, r1
    138c:	c9 f1       	breq	.+114    	; 0x1400 <sensor_ioctl+0x196>
		for (int i = 0; i < caps->band_count; ++i) {
    138e:	1f 96       	adiw	r26, 0x0f	; 15
    1390:	8d 91       	ld	r24, X+
    1392:	9c 91       	ld	r25, X
    1394:	50 97       	sbiw	r26, 0x10	; 16
    1396:	00 97       	sbiw	r24, 0x00	; 0
    1398:	99 f1       	breq	.+102    	; 0x1400 <sensor_ioctl+0x196>
		result = true;
		break;

	case SENSOR_SET_BANDWIDTH:
	{
		int16_t const bandwidth_Hz = *(int16_t *)arg;
    139a:	fa 01       	movw	r30, r20
    139c:	e0 80       	ld	r14, Z
    139e:	f1 80       	ldd	r15, Z+1	; 0x01
static inline bool sensor_band_index
	(const sensor_caps_t *caps, int16_t band, int *index)
{
	if (caps && caps->band_table) {
		for (int i = 0; i < caps->band_count; ++i) {
			if (caps->band_table[i].bandwidth_Hz == band) {
    13a0:	fb 01       	movw	r30, r22
    13a2:	20 81       	ld	r18, Z
    13a4:	31 81       	ldd	r19, Z+1	; 0x01
    13a6:	e2 16       	cp	r14, r18
    13a8:	f3 06       	cpc	r15, r19
    13aa:	99 f4       	brne	.+38     	; 0x13d2 <sensor_ioctl+0x168>
    13ac:	07 c0       	rjmp	.+14     	; 0x13bc <sensor_ioctl+0x152>
    13ae:	33 96       	adiw	r30, 0x03	; 3
    13b0:	20 81       	ld	r18, Z
    13b2:	31 81       	ldd	r19, Z+1	; 0x01
    13b4:	e2 16       	cp	r14, r18
    13b6:	f3 06       	cpc	r15, r19
    13b8:	81 f4       	brne	.+32     	; 0x13da <sensor_ioctl+0x170>
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <sensor_ioctl+0x156>
    13bc:	80 e0       	ldi	r24, 0x00	; 0
    13be:	90 e0       	ldi	r25, 0x00	; 0
				*index = i;
    13c0:	89 83       	std	Y+1, r24	; 0x01
    13c2:	9a 83       	std	Y+2, r25	; 0x02
		result = sensor_band_index(&(sensor->drv->caps), bandwidth_Hz,
				&index);

		if (result &&
				(result
					= SENSOR_DRV_CALL(sensor, ioctl, cmd,
    13c4:	12 96       	adiw	r26, 0x02	; 2
    13c6:	ed 91       	ld	r30, X+
    13c8:	fc 91       	ld	r31, X
    13ca:	13 97       	sbiw	r26, 0x03	; 3
    13cc:	30 97       	sbiw	r30, 0x00	; 0
    13ce:	51 f4       	brne	.+20     	; 0x13e4 <sensor_ioctl+0x17a>
    13d0:	17 c0       	rjmp	.+46     	; 0x1400 <sensor_ioctl+0x196>
    13d2:	fb 01       	movw	r30, r22
    13d4:	ac 01       	movw	r20, r24
static inline bool sensor_band_index
	(const sensor_caps_t *caps, int16_t band, int *index)
{
	if (caps && caps->band_table) {
		for (int i = 0; i < caps->band_count; ++i) {
			if (caps->band_table[i].bandwidth_Hz == band) {
    13d6:	80 e0       	ldi	r24, 0x00	; 0
    13d8:	90 e0       	ldi	r25, 0x00	; 0
 */
static inline bool sensor_band_index
	(const sensor_caps_t *caps, int16_t band, int *index)
{
	if (caps && caps->band_table) {
		for (int i = 0; i < caps->band_count; ++i) {
    13da:	01 96       	adiw	r24, 0x01	; 1
    13dc:	48 17       	cp	r20, r24
    13de:	59 07       	cpc	r21, r25
    13e0:	31 f7       	brne	.-52     	; 0x13ae <sensor_ioctl+0x144>
    13e2:	0e c0       	rjmp	.+28     	; 0x1400 <sensor_ioctl+0x196>
		result = sensor_band_index(&(sensor->drv->caps), bandwidth_Hz,
				&index);

		if (result &&
				(result
					= SENSOR_DRV_CALL(sensor, ioctl, cmd,
    13e4:	ae 01       	movw	r20, r28
    13e6:	4f 5f       	subi	r20, 0xFF	; 255
    13e8:	5f 4f       	sbci	r21, 0xFF	; 255
    13ea:	62 e1       	ldi	r22, 0x12	; 18
    13ec:	c8 01       	movw	r24, r16
    13ee:	19 95       	eicall

		int index;
		result = sensor_band_index(&(sensor->drv->caps), bandwidth_Hz,
				&index);

		if (result &&
    13f0:	88 23       	and	r24, r24
    13f2:	31 f0       	breq	.+12     	; 0x1400 <sensor_ioctl+0x196>
				(result
					= SENSOR_DRV_CALL(sensor, ioctl, cmd,
						&index))) {
			sensor->hal->bandwidth = bandwidth_Hz;
    13f4:	d8 01       	movw	r26, r16
    13f6:	ed 91       	ld	r30, X+
    13f8:	fc 91       	ld	r31, X
    13fa:	e2 8e       	std	Z+26, r14	; 0x1a
    13fc:	f3 8e       	std	Z+27, r15	; 0x1b
    13fe:	55 c0       	rjmp	.+170    	; 0x14aa <sensor_ioctl+0x240>
		} else {
			sensor->err = SENSOR_ERR_PARAMS;
    1400:	80 e2       	ldi	r24, 0x20	; 32
    1402:	90 e0       	ldi	r25, 0x00	; 0
    1404:	f8 01       	movw	r30, r16
    1406:	87 83       	std	Z+7, r24	; 0x07
    1408:	90 87       	std	Z+8, r25	; 0x08
    140a:	80 e0       	ldi	r24, 0x00	; 0
    140c:	4e c0       	rjmp	.+156    	; 0x14aa <sensor_ioctl+0x240>

		break;
	}

	case SENSOR_GET_SAMPLE_RATE:
		*((int16_t *)arg) = sensor->hal->sample_rate;
    140e:	dc 01       	movw	r26, r24
    1410:	ed 91       	ld	r30, X+
    1412:	fc 91       	ld	r31, X
    1414:	84 8d       	ldd	r24, Z+28	; 0x1c
    1416:	95 8d       	ldd	r25, Z+29	; 0x1d
    1418:	fa 01       	movw	r30, r20
    141a:	80 83       	st	Z, r24
    141c:	91 83       	std	Z+1, r25	; 0x01
		result = true;
    141e:	81 e0       	ldi	r24, 0x01	; 1
		break;
    1420:	44 c0       	rjmp	.+136    	; 0x14aa <sensor_ioctl+0x240>

	case SENSOR_SET_SAMPLE_RATE:
	{
		int16_t const sample_Hz = *(int16_t *)arg;

		if (SENSOR_DRV_CALL(sensor, ioctl, cmd, arg)) {
    1422:	dc 01       	movw	r26, r24
    1424:	12 96       	adiw	r26, 0x02	; 2
    1426:	ed 91       	ld	r30, X+
    1428:	fc 91       	ld	r31, X
    142a:	13 97       	sbiw	r26, 0x03	; 3
    142c:	02 80       	ldd	r0, Z+2	; 0x02
    142e:	f3 81       	ldd	r31, Z+3	; 0x03
    1430:	e0 2d       	mov	r30, r0
    1432:	30 97       	sbiw	r30, 0x00	; 0
    1434:	41 f0       	breq	.+16     	; 0x1446 <sensor_ioctl+0x1dc>
		result = true;
		break;

	case SENSOR_SET_SAMPLE_RATE:
	{
		int16_t const sample_Hz = *(int16_t *)arg;
    1436:	da 01       	movw	r26, r20
    1438:	ed 90       	ld	r14, X+
    143a:	fc 90       	ld	r15, X

		if (SENSOR_DRV_CALL(sensor, ioctl, cmd, arg)) {
    143c:	66 e1       	ldi	r22, 0x16	; 22
    143e:	19 95       	eicall
    1440:	81 11       	cpse	r24, r1
    1442:	08 c0       	rjmp	.+16     	; 0x1454 <sensor_ioctl+0x1ea>
    1444:	0e c0       	rjmp	.+28     	; 0x1462 <sensor_ioctl+0x1f8>
 * @param  sensor   The address of an initialized sensor descriptor.
 * @return bool     Always returns \c false.
 */
static bool inline sensor_driver_unimpl(sensor_t *sensor)
{
	sensor->err = SENSOR_ERR_FUNCTION;
    1446:	80 e0       	ldi	r24, 0x00	; 0
    1448:	92 e8       	ldi	r25, 0x82	; 130
    144a:	f8 01       	movw	r30, r16
    144c:	87 83       	std	Z+7, r24	; 0x07
    144e:	90 87       	std	Z+8, r25	; 0x08
 * @param   arg     Specifies command parameters (varies by command).
 * @return  bool    true if the call succeeds, else false is returned.
 */
bool sensor_ioctl(sensor_t *sensor, sensor_command_t cmd, void *arg)
{
	bool result = false;
    1450:	80 e0       	ldi	r24, 0x00	; 0
    1452:	2b c0       	rjmp	.+86     	; 0x14aa <sensor_ioctl+0x240>
	case SENSOR_SET_SAMPLE_RATE:
	{
		int16_t const sample_Hz = *(int16_t *)arg;

		if (SENSOR_DRV_CALL(sensor, ioctl, cmd, arg)) {
			sensor->hal->sample_rate = sample_Hz;
    1454:	d8 01       	movw	r26, r16
    1456:	ed 91       	ld	r30, X+
    1458:	fc 91       	ld	r31, X
    145a:	e4 8e       	std	Z+28, r14	; 0x1c
    145c:	f5 8e       	std	Z+29, r15	; 0x1d
			result = true;
    145e:	81 e0       	ldi	r24, 0x01	; 1
    1460:	24 c0       	rjmp	.+72     	; 0x14aa <sensor_ioctl+0x240>
		} else if (SENSOR_ERR_FUNCTION != sensor->err) {
    1462:	f8 01       	movw	r30, r16
    1464:	87 81       	ldd	r24, Z+7	; 0x07
    1466:	90 85       	ldd	r25, Z+8	; 0x08
    1468:	81 15       	cp	r24, r1
    146a:	92 48       	sbci	r25, 0x82	; 130
    146c:	e9 f0       	breq	.+58     	; 0x14a8 <sensor_ioctl+0x23e>
			sensor->err = SENSOR_ERR_PARAMS;
    146e:	80 e2       	ldi	r24, 0x20	; 32
    1470:	90 e0       	ldi	r25, 0x00	; 0
    1472:	d8 01       	movw	r26, r16
    1474:	17 96       	adiw	r26, 0x07	; 7
    1476:	8d 93       	st	X+, r24
    1478:	9c 93       	st	X, r25
    147a:	18 97       	sbiw	r26, 0x08	; 8
 * @param   arg     Specifies command parameters (varies by command).
 * @return  bool    true if the call succeeds, else false is returned.
 */
bool sensor_ioctl(sensor_t *sensor, sensor_command_t cmd, void *arg)
{
	bool result = false;
    147c:	80 e0       	ldi	r24, 0x00	; 0
    147e:	15 c0       	rjmp	.+42     	; 0x14aa <sensor_ioctl+0x240>

		break;
	}

	default:
		result = SENSOR_DRV_CALL(sensor, ioctl, cmd, arg);
    1480:	d8 01       	movw	r26, r16
    1482:	12 96       	adiw	r26, 0x02	; 2
    1484:	ed 91       	ld	r30, X+
    1486:	fc 91       	ld	r31, X
    1488:	13 97       	sbiw	r26, 0x03	; 3
    148a:	02 80       	ldd	r0, Z+2	; 0x02
    148c:	f3 81       	ldd	r31, Z+3	; 0x03
    148e:	e0 2d       	mov	r30, r0
    1490:	30 97       	sbiw	r30, 0x00	; 0
    1492:	19 f0       	breq	.+6      	; 0x149a <sensor_ioctl+0x230>
    1494:	c8 01       	movw	r24, r16
    1496:	19 95       	eicall
    1498:	08 c0       	rjmp	.+16     	; 0x14aa <sensor_ioctl+0x240>
 * @param  sensor   The address of an initialized sensor descriptor.
 * @return bool     Always returns \c false.
 */
static bool inline sensor_driver_unimpl(sensor_t *sensor)
{
	sensor->err = SENSOR_ERR_FUNCTION;
    149a:	80 e0       	ldi	r24, 0x00	; 0
    149c:	92 e8       	ldi	r25, 0x82	; 130
    149e:	f8 01       	movw	r30, r16
    14a0:	87 83       	std	Z+7, r24	; 0x07
    14a2:	90 87       	std	Z+8, r25	; 0x08

		break;
	}

	default:
		result = SENSOR_DRV_CALL(sensor, ioctl, cmd, arg);
    14a4:	80 e0       	ldi	r24, 0x00	; 0
    14a6:	01 c0       	rjmp	.+2      	; 0x14aa <sensor_ioctl+0x240>
 * @param   arg     Specifies command parameters (varies by command).
 * @return  bool    true if the call succeeds, else false is returned.
 */
bool sensor_ioctl(sensor_t *sensor, sensor_command_t cmd, void *arg)
{
	bool result = false;
    14a8:	80 e0       	ldi	r24, 0x00	; 0
		result = SENSOR_DRV_CALL(sensor, ioctl, cmd, arg);
		break;
	}

	return result;
}
    14aa:	0f 90       	pop	r0
    14ac:	0f 90       	pop	r0
    14ae:	df 91       	pop	r29
    14b0:	cf 91       	pop	r28
    14b2:	1f 91       	pop	r17
    14b4:	0f 91       	pop	r16
    14b6:	ff 90       	pop	r15
    14b8:	ef 90       	pop	r14
    14ba:	08 95       	ret

000014bc <bus_init>:
 */
uint8_t bus_reg_fieldget(bus_desc_t *bus, uint8_t addr, uint8_t mask)
{
	uint8_t const value = mask & bus_get(bus, addr);
	return (value / (mask & ~(mask << 1)));
}
    14bc:	0f 93       	push	r16
    14be:	1f 93       	push	r17
    14c0:	cf 93       	push	r28
    14c2:	df 93       	push	r29
    14c4:	cd b7       	in	r28, 0x3d	; 61
    14c6:	de b7       	in	r29, 0x3e	; 62
    14c8:	29 97       	sbiw	r28, 0x09	; 9
    14ca:	cd bf       	out	0x3d, r28	; 61
    14cc:	de bf       	out	0x3e, r29	; 62
    14ce:	8c 01       	movw	r16, r24
    14d0:	fe 01       	movw	r30, r28
    14d2:	31 96       	adiw	r30, 0x01	; 1
    14d4:	89 e0       	ldi	r24, 0x09	; 9
    14d6:	df 01       	movw	r26, r30
    14d8:	1d 92       	st	X+, r1
    14da:	8a 95       	dec	r24
    14dc:	e9 f7       	brne	.-6      	; 0x14d8 <bus_init+0x1c>
    14de:	49 83       	std	Y+1, r20	; 0x01
    14e0:	5a 83       	std	Y+2, r21	; 0x02
    14e2:	6b 83       	std	Y+3, r22	; 0x03
    14e4:	7c 83       	std	Y+4, r23	; 0x04
    14e6:	9a 01       	movw	r18, r20
    14e8:	ab 01       	movw	r20, r22
    14ea:	22 0f       	add	r18, r18
    14ec:	33 1f       	adc	r19, r19
    14ee:	44 1f       	adc	r20, r20
    14f0:	55 1f       	adc	r21, r21
    14f2:	60 e0       	ldi	r22, 0x00	; 0
    14f4:	78 e4       	ldi	r23, 0x48	; 72
    14f6:	88 ee       	ldi	r24, 0xE8	; 232
    14f8:	91 e0       	ldi	r25, 0x01	; 1
    14fa:	0e 94 bf 19 	call	0x337e	; 0x337e <__udivmodsi4>
    14fe:	da 01       	movw	r26, r20
    1500:	c9 01       	movw	r24, r18
    1502:	05 97       	sbiw	r24, 0x05	; 5
    1504:	a1 09       	sbc	r26, r1
    1506:	b1 09       	sbc	r27, r1
    1508:	8d 83       	std	Y+5, r24	; 0x05
    150a:	9e 83       	std	Y+6, r25	; 0x06
    150c:	af 83       	std	Y+7, r26	; 0x07
    150e:	b8 87       	std	Y+8, r27	; 0x08
    1510:	01 15       	cp	r16, r1
    1512:	11 05       	cpc	r17, r1
    1514:	09 f4       	brne	.+2      	; 0x1518 <bus_init+0x5c>
    1516:	51 c1       	rjmp	.+674    	; 0x17ba <bus_init+0x2fe>
    1518:	00 3c       	cpi	r16, 0xC0	; 192
    151a:	11 05       	cpc	r17, r1
    151c:	21 f4       	brne	.+8      	; 0x1526 <bus_init+0x6a>
    151e:	60 e1       	ldi	r22, 0x10	; 16
    1520:	80 e0       	ldi	r24, 0x00	; 0
    1522:	5f d8       	rcall	.-3906   	; 0x5e2 <sysclk_enable_module>
    1524:	4a c1       	rjmp	.+660    	; 0x17ba <bus_init+0x2fe>
    1526:	00 34       	cpi	r16, 0x40	; 64
    1528:	b4 e0       	ldi	r27, 0x04	; 4
    152a:	1b 07       	cpc	r17, r27
    152c:	21 f4       	brne	.+8      	; 0x1536 <bus_init+0x7a>
    152e:	68 e0       	ldi	r22, 0x08	; 8
    1530:	80 e0       	ldi	r24, 0x00	; 0
    1532:	57 d8       	rcall	.-3922   	; 0x5e2 <sysclk_enable_module>
    1534:	42 c1       	rjmp	.+644    	; 0x17ba <bus_init+0x2fe>
    1536:	01 15       	cp	r16, r1
    1538:	84 e0       	ldi	r24, 0x04	; 4
    153a:	18 07       	cpc	r17, r24
    153c:	21 f4       	brne	.+8      	; 0x1546 <bus_init+0x8a>
    153e:	64 e0       	ldi	r22, 0x04	; 4
    1540:	80 e0       	ldi	r24, 0x00	; 0
    1542:	4f d8       	rcall	.-3938   	; 0x5e2 <sysclk_enable_module>
    1544:	3a c1       	rjmp	.+628    	; 0x17ba <bus_init+0x2fe>
    1546:	00 38       	cpi	r16, 0x80	; 128
    1548:	a1 e0       	ldi	r26, 0x01	; 1
    154a:	1a 07       	cpc	r17, r26
    154c:	21 f4       	brne	.+8      	; 0x1556 <bus_init+0x9a>
    154e:	62 e0       	ldi	r22, 0x02	; 2
    1550:	80 e0       	ldi	r24, 0x00	; 0
    1552:	47 d8       	rcall	.-3954   	; 0x5e2 <sysclk_enable_module>
    1554:	32 c1       	rjmp	.+612    	; 0x17ba <bus_init+0x2fe>
    1556:	01 15       	cp	r16, r1
    1558:	b1 e0       	ldi	r27, 0x01	; 1
    155a:	1b 07       	cpc	r17, r27
    155c:	21 f4       	brne	.+8      	; 0x1566 <bus_init+0xaa>
    155e:	61 e0       	ldi	r22, 0x01	; 1
    1560:	80 e0       	ldi	r24, 0x00	; 0
    1562:	3f d8       	rcall	.-3970   	; 0x5e2 <sysclk_enable_module>
    1564:	2a c1       	rjmp	.+596    	; 0x17ba <bus_init+0x2fe>
    1566:	00 38       	cpi	r16, 0x80	; 128
    1568:	83 e0       	ldi	r24, 0x03	; 3
    156a:	18 07       	cpc	r17, r24
    156c:	21 f4       	brne	.+8      	; 0x1576 <bus_init+0xba>
    156e:	61 e0       	ldi	r22, 0x01	; 1
    1570:	81 e0       	ldi	r24, 0x01	; 1
    1572:	37 d8       	rcall	.-3986   	; 0x5e2 <sysclk_enable_module>
    1574:	22 c1       	rjmp	.+580    	; 0x17ba <bus_init+0x2fe>
    1576:	00 39       	cpi	r16, 0x90	; 144
    1578:	a3 e0       	ldi	r26, 0x03	; 3
    157a:	1a 07       	cpc	r17, r26
    157c:	21 f4       	brne	.+8      	; 0x1586 <bus_init+0xca>
    157e:	61 e0       	ldi	r22, 0x01	; 1
    1580:	82 e0       	ldi	r24, 0x02	; 2
    1582:	2f d8       	rcall	.-4002   	; 0x5e2 <sysclk_enable_module>
    1584:	1a c1       	rjmp	.+564    	; 0x17ba <bus_init+0x2fe>
    1586:	01 15       	cp	r16, r1
    1588:	b2 e0       	ldi	r27, 0x02	; 2
    158a:	1b 07       	cpc	r17, r27
    158c:	21 f4       	brne	.+8      	; 0x1596 <bus_init+0xda>
    158e:	62 e0       	ldi	r22, 0x02	; 2
    1590:	81 e0       	ldi	r24, 0x01	; 1
    1592:	27 d8       	rcall	.-4018   	; 0x5e2 <sysclk_enable_module>
    1594:	12 c1       	rjmp	.+548    	; 0x17ba <bus_init+0x2fe>
    1596:	00 34       	cpi	r16, 0x40	; 64
    1598:	82 e0       	ldi	r24, 0x02	; 2
    159a:	18 07       	cpc	r17, r24
    159c:	21 f4       	brne	.+8      	; 0x15a6 <bus_init+0xea>
    159e:	62 e0       	ldi	r22, 0x02	; 2
    15a0:	82 e0       	ldi	r24, 0x02	; 2
    15a2:	1f d8       	rcall	.-4034   	; 0x5e2 <sysclk_enable_module>
    15a4:	0a c1       	rjmp	.+532    	; 0x17ba <bus_init+0x2fe>
    15a6:	01 15       	cp	r16, r1
    15a8:	a3 e0       	ldi	r26, 0x03	; 3
    15aa:	1a 07       	cpc	r17, r26
    15ac:	21 f4       	brne	.+8      	; 0x15b6 <bus_init+0xfa>
    15ae:	64 e0       	ldi	r22, 0x04	; 4
    15b0:	81 e0       	ldi	r24, 0x01	; 1
    15b2:	17 d8       	rcall	.-4050   	; 0x5e2 <sysclk_enable_module>
    15b4:	02 c1       	rjmp	.+516    	; 0x17ba <bus_init+0x2fe>
    15b6:	00 32       	cpi	r16, 0x20	; 32
    15b8:	b3 e0       	ldi	r27, 0x03	; 3
    15ba:	1b 07       	cpc	r17, r27
    15bc:	21 f4       	brne	.+8      	; 0x15c6 <bus_init+0x10a>
    15be:	64 e0       	ldi	r22, 0x04	; 4
    15c0:	82 e0       	ldi	r24, 0x02	; 2
    15c2:	0f d8       	rcall	.-4066   	; 0x5e2 <sysclk_enable_module>
    15c4:	fa c0       	rjmp	.+500    	; 0x17ba <bus_init+0x2fe>
    15c6:	01 15       	cp	r16, r1
    15c8:	88 e0       	ldi	r24, 0x08	; 8
    15ca:	18 07       	cpc	r17, r24
    15cc:	21 f4       	brne	.+8      	; 0x15d6 <bus_init+0x11a>
    15ce:	61 e0       	ldi	r22, 0x01	; 1
    15d0:	83 e0       	ldi	r24, 0x03	; 3
    15d2:	07 d8       	rcall	.-4082   	; 0x5e2 <sysclk_enable_module>
    15d4:	f2 c0       	rjmp	.+484    	; 0x17ba <bus_init+0x2fe>
    15d6:	01 15       	cp	r16, r1
    15d8:	a9 e0       	ldi	r26, 0x09	; 9
    15da:	1a 07       	cpc	r17, r26
    15dc:	29 f4       	brne	.+10     	; 0x15e8 <bus_init+0x12c>
    15de:	61 e0       	ldi	r22, 0x01	; 1
    15e0:	84 e0       	ldi	r24, 0x04	; 4
    15e2:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    15e6:	e9 c0       	rjmp	.+466    	; 0x17ba <bus_init+0x2fe>
    15e8:	01 15       	cp	r16, r1
    15ea:	ba e0       	ldi	r27, 0x0A	; 10
    15ec:	1b 07       	cpc	r17, r27
    15ee:	29 f4       	brne	.+10     	; 0x15fa <bus_init+0x13e>
    15f0:	61 e0       	ldi	r22, 0x01	; 1
    15f2:	85 e0       	ldi	r24, 0x05	; 5
    15f4:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    15f8:	e0 c0       	rjmp	.+448    	; 0x17ba <bus_init+0x2fe>
    15fa:	01 15       	cp	r16, r1
    15fc:	8b e0       	ldi	r24, 0x0B	; 11
    15fe:	18 07       	cpc	r17, r24
    1600:	29 f4       	brne	.+10     	; 0x160c <bus_init+0x150>
    1602:	61 e0       	ldi	r22, 0x01	; 1
    1604:	86 e0       	ldi	r24, 0x06	; 6
    1606:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    160a:	d7 c0       	rjmp	.+430    	; 0x17ba <bus_init+0x2fe>
    160c:	00 34       	cpi	r16, 0x40	; 64
    160e:	a8 e0       	ldi	r26, 0x08	; 8
    1610:	1a 07       	cpc	r17, r26
    1612:	29 f4       	brne	.+10     	; 0x161e <bus_init+0x162>
    1614:	62 e0       	ldi	r22, 0x02	; 2
    1616:	83 e0       	ldi	r24, 0x03	; 3
    1618:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    161c:	ce c0       	rjmp	.+412    	; 0x17ba <bus_init+0x2fe>
    161e:	00 34       	cpi	r16, 0x40	; 64
    1620:	b9 e0       	ldi	r27, 0x09	; 9
    1622:	1b 07       	cpc	r17, r27
    1624:	29 f4       	brne	.+10     	; 0x1630 <bus_init+0x174>
    1626:	62 e0       	ldi	r22, 0x02	; 2
    1628:	84 e0       	ldi	r24, 0x04	; 4
    162a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    162e:	c5 c0       	rjmp	.+394    	; 0x17ba <bus_init+0x2fe>
    1630:	00 34       	cpi	r16, 0x40	; 64
    1632:	8a e0       	ldi	r24, 0x0A	; 10
    1634:	18 07       	cpc	r17, r24
    1636:	29 f4       	brne	.+10     	; 0x1642 <bus_init+0x186>
    1638:	62 e0       	ldi	r22, 0x02	; 2
    163a:	85 e0       	ldi	r24, 0x05	; 5
    163c:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1640:	bc c0       	rjmp	.+376    	; 0x17ba <bus_init+0x2fe>
    1642:	00 34       	cpi	r16, 0x40	; 64
    1644:	ab e0       	ldi	r26, 0x0B	; 11
    1646:	1a 07       	cpc	r17, r26
    1648:	29 f4       	brne	.+10     	; 0x1654 <bus_init+0x198>
    164a:	62 e0       	ldi	r22, 0x02	; 2
    164c:	86 e0       	ldi	r24, 0x06	; 6
    164e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1652:	b3 c0       	rjmp	.+358    	; 0x17ba <bus_init+0x2fe>
    1654:	00 39       	cpi	r16, 0x90	; 144
    1656:	b8 e0       	ldi	r27, 0x08	; 8
    1658:	1b 07       	cpc	r17, r27
    165a:	29 f4       	brne	.+10     	; 0x1666 <bus_init+0x1aa>
    165c:	64 e0       	ldi	r22, 0x04	; 4
    165e:	83 e0       	ldi	r24, 0x03	; 3
    1660:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1664:	aa c0       	rjmp	.+340    	; 0x17ba <bus_init+0x2fe>
    1666:	00 39       	cpi	r16, 0x90	; 144
    1668:	89 e0       	ldi	r24, 0x09	; 9
    166a:	18 07       	cpc	r17, r24
    166c:	29 f4       	brne	.+10     	; 0x1678 <bus_init+0x1bc>
    166e:	64 e0       	ldi	r22, 0x04	; 4
    1670:	84 e0       	ldi	r24, 0x04	; 4
    1672:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1676:	a1 c0       	rjmp	.+322    	; 0x17ba <bus_init+0x2fe>
    1678:	00 39       	cpi	r16, 0x90	; 144
    167a:	aa e0       	ldi	r26, 0x0A	; 10
    167c:	1a 07       	cpc	r17, r26
    167e:	29 f4       	brne	.+10     	; 0x168a <bus_init+0x1ce>
    1680:	64 e0       	ldi	r22, 0x04	; 4
    1682:	85 e0       	ldi	r24, 0x05	; 5
    1684:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1688:	98 c0       	rjmp	.+304    	; 0x17ba <bus_init+0x2fe>
    168a:	00 39       	cpi	r16, 0x90	; 144
    168c:	bb e0       	ldi	r27, 0x0B	; 11
    168e:	1b 07       	cpc	r17, r27
    1690:	29 f4       	brne	.+10     	; 0x169c <bus_init+0x1e0>
    1692:	64 e0       	ldi	r22, 0x04	; 4
    1694:	86 e0       	ldi	r24, 0x06	; 6
    1696:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    169a:	8f c0       	rjmp	.+286    	; 0x17ba <bus_init+0x2fe>
    169c:	00 3c       	cpi	r16, 0xC0	; 192
    169e:	88 e0       	ldi	r24, 0x08	; 8
    16a0:	18 07       	cpc	r17, r24
    16a2:	29 f4       	brne	.+10     	; 0x16ae <bus_init+0x1f2>
    16a4:	68 e0       	ldi	r22, 0x08	; 8
    16a6:	83 e0       	ldi	r24, 0x03	; 3
    16a8:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    16ac:	86 c0       	rjmp	.+268    	; 0x17ba <bus_init+0x2fe>
    16ae:	00 3c       	cpi	r16, 0xC0	; 192
    16b0:	a9 e0       	ldi	r26, 0x09	; 9
    16b2:	1a 07       	cpc	r17, r26
    16b4:	29 f4       	brne	.+10     	; 0x16c0 <bus_init+0x204>
    16b6:	68 e0       	ldi	r22, 0x08	; 8
    16b8:	84 e0       	ldi	r24, 0x04	; 4
    16ba:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    16be:	7d c0       	rjmp	.+250    	; 0x17ba <bus_init+0x2fe>
    16c0:	00 3c       	cpi	r16, 0xC0	; 192
    16c2:	ba e0       	ldi	r27, 0x0A	; 10
    16c4:	1b 07       	cpc	r17, r27
    16c6:	29 f4       	brne	.+10     	; 0x16d2 <bus_init+0x216>
    16c8:	68 e0       	ldi	r22, 0x08	; 8
    16ca:	85 e0       	ldi	r24, 0x05	; 5
    16cc:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    16d0:	74 c0       	rjmp	.+232    	; 0x17ba <bus_init+0x2fe>
    16d2:	00 3c       	cpi	r16, 0xC0	; 192
    16d4:	8b e0       	ldi	r24, 0x0B	; 11
    16d6:	18 07       	cpc	r17, r24
    16d8:	29 f4       	brne	.+10     	; 0x16e4 <bus_init+0x228>
    16da:	68 e0       	ldi	r22, 0x08	; 8
    16dc:	86 e0       	ldi	r24, 0x06	; 6
    16de:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    16e2:	6b c0       	rjmp	.+214    	; 0x17ba <bus_init+0x2fe>
    16e4:	00 3a       	cpi	r16, 0xA0	; 160
    16e6:	a8 e0       	ldi	r26, 0x08	; 8
    16e8:	1a 07       	cpc	r17, r26
    16ea:	29 f4       	brne	.+10     	; 0x16f6 <bus_init+0x23a>
    16ec:	60 e1       	ldi	r22, 0x10	; 16
    16ee:	83 e0       	ldi	r24, 0x03	; 3
    16f0:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    16f4:	62 c0       	rjmp	.+196    	; 0x17ba <bus_init+0x2fe>
    16f6:	00 3a       	cpi	r16, 0xA0	; 160
    16f8:	b9 e0       	ldi	r27, 0x09	; 9
    16fa:	1b 07       	cpc	r17, r27
    16fc:	29 f4       	brne	.+10     	; 0x1708 <bus_init+0x24c>
    16fe:	60 e1       	ldi	r22, 0x10	; 16
    1700:	84 e0       	ldi	r24, 0x04	; 4
    1702:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1706:	59 c0       	rjmp	.+178    	; 0x17ba <bus_init+0x2fe>
    1708:	00 3a       	cpi	r16, 0xA0	; 160
    170a:	8a e0       	ldi	r24, 0x0A	; 10
    170c:	18 07       	cpc	r17, r24
    170e:	29 f4       	brne	.+10     	; 0x171a <bus_init+0x25e>
    1710:	60 e1       	ldi	r22, 0x10	; 16
    1712:	85 e0       	ldi	r24, 0x05	; 5
    1714:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1718:	50 c0       	rjmp	.+160    	; 0x17ba <bus_init+0x2fe>
    171a:	00 3a       	cpi	r16, 0xA0	; 160
    171c:	ab e0       	ldi	r26, 0x0B	; 11
    171e:	1a 07       	cpc	r17, r26
    1720:	29 f4       	brne	.+10     	; 0x172c <bus_init+0x270>
    1722:	60 e1       	ldi	r22, 0x10	; 16
    1724:	86 e0       	ldi	r24, 0x06	; 6
    1726:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    172a:	47 c0       	rjmp	.+142    	; 0x17ba <bus_init+0x2fe>
    172c:	00 3b       	cpi	r16, 0xB0	; 176
    172e:	b8 e0       	ldi	r27, 0x08	; 8
    1730:	1b 07       	cpc	r17, r27
    1732:	29 f4       	brne	.+10     	; 0x173e <bus_init+0x282>
    1734:	60 e2       	ldi	r22, 0x20	; 32
    1736:	83 e0       	ldi	r24, 0x03	; 3
    1738:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    173c:	3e c0       	rjmp	.+124    	; 0x17ba <bus_init+0x2fe>
    173e:	00 3b       	cpi	r16, 0xB0	; 176
    1740:	89 e0       	ldi	r24, 0x09	; 9
    1742:	18 07       	cpc	r17, r24
    1744:	29 f4       	brne	.+10     	; 0x1750 <bus_init+0x294>
    1746:	60 e2       	ldi	r22, 0x20	; 32
    1748:	84 e0       	ldi	r24, 0x04	; 4
    174a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    174e:	35 c0       	rjmp	.+106    	; 0x17ba <bus_init+0x2fe>
    1750:	00 3b       	cpi	r16, 0xB0	; 176
    1752:	aa e0       	ldi	r26, 0x0A	; 10
    1754:	1a 07       	cpc	r17, r26
    1756:	29 f4       	brne	.+10     	; 0x1762 <bus_init+0x2a6>
    1758:	60 e2       	ldi	r22, 0x20	; 32
    175a:	85 e0       	ldi	r24, 0x05	; 5
    175c:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1760:	2c c0       	rjmp	.+88     	; 0x17ba <bus_init+0x2fe>
    1762:	00 3b       	cpi	r16, 0xB0	; 176
    1764:	bb e0       	ldi	r27, 0x0B	; 11
    1766:	1b 07       	cpc	r17, r27
    1768:	29 f4       	brne	.+10     	; 0x1774 <bus_init+0x2b8>
    176a:	60 e2       	ldi	r22, 0x20	; 32
    176c:	86 e0       	ldi	r24, 0x06	; 6
    176e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1772:	23 c0       	rjmp	.+70     	; 0x17ba <bus_init+0x2fe>
    1774:	00 38       	cpi	r16, 0x80	; 128
    1776:	84 e0       	ldi	r24, 0x04	; 4
    1778:	18 07       	cpc	r17, r24
    177a:	29 f4       	brne	.+10     	; 0x1786 <bus_init+0x2ca>
    177c:	60 e4       	ldi	r22, 0x40	; 64
    177e:	83 e0       	ldi	r24, 0x03	; 3
    1780:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1784:	1a c0       	rjmp	.+52     	; 0x17ba <bus_init+0x2fe>
    1786:	00 39       	cpi	r16, 0x90	; 144
    1788:	a4 e0       	ldi	r26, 0x04	; 4
    178a:	1a 07       	cpc	r17, r26
    178c:	29 f4       	brne	.+10     	; 0x1798 <bus_init+0x2dc>
    178e:	60 e4       	ldi	r22, 0x40	; 64
    1790:	84 e0       	ldi	r24, 0x04	; 4
    1792:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    1796:	11 c0       	rjmp	.+34     	; 0x17ba <bus_init+0x2fe>
    1798:	00 3a       	cpi	r16, 0xA0	; 160
    179a:	b4 e0       	ldi	r27, 0x04	; 4
    179c:	1b 07       	cpc	r17, r27
    179e:	29 f4       	brne	.+10     	; 0x17aa <bus_init+0x2ee>
    17a0:	60 e4       	ldi	r22, 0x40	; 64
    17a2:	85 e0       	ldi	r24, 0x05	; 5
    17a4:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    17a8:	08 c0       	rjmp	.+16     	; 0x17ba <bus_init+0x2fe>
    17aa:	00 3b       	cpi	r16, 0xB0	; 176
    17ac:	84 e0       	ldi	r24, 0x04	; 4
    17ae:	18 07       	cpc	r17, r24
    17b0:	21 f4       	brne	.+8      	; 0x17ba <bus_init+0x2fe>
    17b2:	60 e4       	ldi	r22, 0x40	; 64
    17b4:	86 e0       	ldi	r24, 0x06	; 6
    17b6:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    17ba:	be 01       	movw	r22, r28
    17bc:	6f 5f       	subi	r22, 0xFF	; 255
    17be:	7f 4f       	sbci	r23, 0xFF	; 255
    17c0:	c8 01       	movw	r24, r16
    17c2:	19 d4       	rcall	.+2098   	; 0x1ff6 <twi_master_init>
    17c4:	91 e0       	ldi	r25, 0x01	; 1
    17c6:	81 11       	cpse	r24, r1
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	89 2f       	mov	r24, r25
    17cc:	29 96       	adiw	r28, 0x09	; 9
    17ce:	cd bf       	out	0x3d, r28	; 61
    17d0:	de bf       	out	0x3e, r29	; 62
    17d2:	df 91       	pop	r29
    17d4:	cf 91       	pop	r28
    17d6:	1f 91       	pop	r17
    17d8:	0f 91       	pop	r16
    17da:	08 95       	ret

000017dc <bus_read>:
    17dc:	ef 92       	push	r14
    17de:	ff 92       	push	r15
    17e0:	0f 93       	push	r16
    17e2:	1f 93       	push	r17
    17e4:	cf 93       	push	r28
    17e6:	df 93       	push	r29
    17e8:	cd b7       	in	r28, 0x3d	; 61
    17ea:	de b7       	in	r29, 0x3e	; 62
    17ec:	2b 97       	sbiw	r28, 0x0b	; 11
    17ee:	cd bf       	out	0x3d, r28	; 61
    17f0:	de bf       	out	0x3e, r29	; 62
    17f2:	8c 01       	movw	r16, r24
    17f4:	e2 2e       	mov	r14, r18
    17f6:	f3 2e       	mov	r15, r19
    17f8:	fe 01       	movw	r30, r28
    17fa:	31 96       	adiw	r30, 0x01	; 1
    17fc:	8b e0       	ldi	r24, 0x0B	; 11
    17fe:	df 01       	movw	r26, r30
    1800:	1d 92       	st	X+, r1
    1802:	8a 95       	dec	r24
    1804:	e9 f7       	brne	.-6      	; 0x1800 <bus_read+0x24>
    1806:	d8 01       	movw	r26, r16
    1808:	13 96       	adiw	r26, 0x03	; 3
    180a:	8c 91       	ld	r24, X
    180c:	13 97       	sbiw	r26, 0x03	; 3
    180e:	89 83       	std	Y+1, r24	; 0x01
    1810:	6a 83       	std	Y+2, r22	; 0x02
    1812:	81 e0       	ldi	r24, 0x01	; 1
    1814:	90 e0       	ldi	r25, 0x00	; 0
    1816:	8d 83       	std	Y+5, r24	; 0x05
    1818:	9e 83       	std	Y+6, r25	; 0x06
    181a:	4f 83       	std	Y+7, r20	; 0x07
    181c:	58 87       	std	Y+8, r21	; 0x08
    181e:	29 87       	std	Y+9, r18	; 0x09
    1820:	3a 87       	std	Y+10, r19	; 0x0a
    1822:	16 96       	adiw	r26, 0x06	; 6
    1824:	8c 91       	ld	r24, X
    1826:	16 97       	sbiw	r26, 0x06	; 6
    1828:	8b 87       	std	Y+11, r24	; 0x0b
    182a:	41 e0       	ldi	r20, 0x01	; 1
    182c:	bf 01       	movw	r22, r30
    182e:	11 96       	adiw	r26, 0x01	; 1
    1830:	8d 91       	ld	r24, X+
    1832:	9c 91       	ld	r25, X
    1834:	12 97       	sbiw	r26, 0x02	; 2
    1836:	f4 d3       	rcall	.+2024   	; 0x2020 <twi_master_transfer>
    1838:	f8 01       	movw	r30, r16
    183a:	85 83       	std	Z+5, r24	; 0x05
    183c:	81 11       	cpse	r24, r1
    183e:	03 c0       	rjmp	.+6      	; 0x1846 <bus_read+0x6a>
    1840:	8e 2d       	mov	r24, r14
    1842:	9f 2d       	mov	r25, r15
    1844:	02 c0       	rjmp	.+4      	; 0x184a <bus_read+0x6e>
    1846:	80 e0       	ldi	r24, 0x00	; 0
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	2b 96       	adiw	r28, 0x0b	; 11
    184c:	cd bf       	out	0x3d, r28	; 61
    184e:	de bf       	out	0x3e, r29	; 62
    1850:	df 91       	pop	r29
    1852:	cf 91       	pop	r28
    1854:	1f 91       	pop	r17
    1856:	0f 91       	pop	r16
    1858:	ff 90       	pop	r15
    185a:	ef 90       	pop	r14
    185c:	08 95       	ret

0000185e <bus_write>:
 * \return The number of Bytes written, which may be less than the
 *         requested number of Bytes in the event of an error.
 */
size_t twi_bus_write(bus_desc_t *bus, uint8_t addr, const void *data,
		size_t count)
{
    185e:	ef 92       	push	r14
    1860:	ff 92       	push	r15
    1862:	0f 93       	push	r16
    1864:	1f 93       	push	r17
    1866:	cf 93       	push	r28
    1868:	df 93       	push	r29
    186a:	cd b7       	in	r28, 0x3d	; 61
    186c:	de b7       	in	r29, 0x3e	; 62
    186e:	2b 97       	sbiw	r28, 0x0b	; 11
    1870:	cd bf       	out	0x3d, r28	; 61
    1872:	de bf       	out	0x3e, r29	; 62
    1874:	8c 01       	movw	r16, r24
    1876:	e2 2e       	mov	r14, r18
    1878:	f3 2e       	mov	r15, r19
	twi_package_t const pkg = {
    187a:	fe 01       	movw	r30, r28
    187c:	31 96       	adiw	r30, 0x01	; 1
    187e:	8b e0       	ldi	r24, 0x0B	; 11
    1880:	df 01       	movw	r26, r30
    1882:	1d 92       	st	X+, r1
    1884:	8a 95       	dec	r24
    1886:	e9 f7       	brne	.-6      	; 0x1882 <bus_write+0x24>
    1888:	d8 01       	movw	r26, r16
    188a:	13 96       	adiw	r26, 0x03	; 3
    188c:	8c 91       	ld	r24, X
    188e:	13 97       	sbiw	r26, 0x03	; 3
    1890:	89 83       	std	Y+1, r24	; 0x01
    1892:	6a 83       	std	Y+2, r22	; 0x02
    1894:	81 e0       	ldi	r24, 0x01	; 1
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	8d 83       	std	Y+5, r24	; 0x05
    189a:	9e 83       	std	Y+6, r25	; 0x06
    189c:	4f 83       	std	Y+7, r20	; 0x07
    189e:	58 87       	std	Y+8, r21	; 0x08
    18a0:	29 87       	std	Y+9, r18	; 0x09
    18a2:	3a 87       	std	Y+10, r19	; 0x0a
    18a4:	16 96       	adiw	r26, 0x06	; 6
    18a6:	8c 91       	ld	r24, X
    18a8:	16 97       	sbiw	r26, 0x06	; 6
    18aa:	8b 87       	std	Y+11, r24	; 0x0b
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    18ac:	40 e0       	ldi	r20, 0x00	; 0
    18ae:	bf 01       	movw	r22, r30
    18b0:	11 96       	adiw	r26, 0x01	; 1
    18b2:	8d 91       	ld	r24, X+
    18b4:	9c 91       	ld	r25, X
    18b6:	12 97       	sbiw	r26, 0x02	; 2
    18b8:	b3 d3       	rcall	.+1894   	; 0x2020 <twi_master_transfer>
		.buffer      = (void *)data,
		.length      = count,
		.no_wait     = bus->no_wait
	};

	bus->status = twi_master_write((twi_master_t)(bus->id), &pkg);
    18ba:	f8 01       	movw	r30, r16
    18bc:	85 83       	std	Z+5, r24	; 0x05
	return (STATUS_OK == bus->status) ? count : 0;
    18be:	81 11       	cpse	r24, r1
    18c0:	03 c0       	rjmp	.+6      	; 0x18c8 <bus_write+0x6a>
    18c2:	8e 2d       	mov	r24, r14
    18c4:	9f 2d       	mov	r25, r15
    18c6:	02 c0       	rjmp	.+4      	; 0x18cc <bus_write+0x6e>
    18c8:	80 e0       	ldi	r24, 0x00	; 0
    18ca:	90 e0       	ldi	r25, 0x00	; 0
}
    18cc:	2b 96       	adiw	r28, 0x0b	; 11
    18ce:	cd bf       	out	0x3d, r28	; 61
    18d0:	de bf       	out	0x3e, r29	; 62
    18d2:	df 91       	pop	r29
    18d4:	cf 91       	pop	r28
    18d6:	1f 91       	pop	r17
    18d8:	0f 91       	pop	r16
    18da:	ff 90       	pop	r15
    18dc:	ef 90       	pop	r14
    18de:	08 95       	ret

000018e0 <nvram_write>:
 * \param   count   the number of Bytes to write
 *
 * \return  Nothing.
 */
void nvram_write(nvram_addr_t dst, const void *src, size_t count)
{
    18e0:	0f 93       	push	r16
    18e2:	cf 93       	push	r28
    18e4:	df 93       	push	r29
    18e6:	dc 01       	movw	r26, r24
    18e8:	eb 01       	movw	r28, r22
    18ea:	9a 01       	movw	r18, r20
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    18ec:	e0 ec       	ldi	r30, 0xC0	; 192
    18ee:	f1 e0       	ldi	r31, 0x01	; 1
    18f0:	97 85       	ldd	r25, Z+15	; 0x0f
    18f2:	99 23       	and	r25, r25
    18f4:	ec f3       	brlt	.-6      	; 0x18f0 <nvram_write+0x10>
#if XMEGA
	nvm_wait_until_ready();
	nvm_user_sig_write_buffer((flash_addr_t)(dst + SENSOR_NVM_OFFSET),
    18f6:	bd 01       	movw	r22, r26
    18f8:	80 e0       	ldi	r24, 0x00	; 0
    18fa:	90 e0       	ldi	r25, 0x00	; 0
    18fc:	01 e0       	ldi	r16, 0x01	; 1
    18fe:	ae 01       	movw	r20, r28
    1900:	6c d1       	rcall	.+728    	; 0x1bda <nvm_user_sig_write_buffer>

	sysclk_enable_pbb_module(SYSCLK_FLASH_REGS);
	(void)flash_memcpy(flash_addr, src, count, erase_page);
	sysclk_disable_pbb_module(SYSCLK_FLASH_REGS);
#endif
}
    1902:	df 91       	pop	r29
    1904:	cf 91       	pop	r28
    1906:	0f 91       	pop	r16
    1908:	08 95       	ret

0000190a <nvram_read>:
 * \param   count   the number of Bytes to read
 *
 * \return  Nothing.
 */
void nvram_read(nvram_addr_t src, void *dst, size_t count)
{
    190a:	cf 93       	push	r28
    190c:	df 93       	push	r29
    190e:	dc 01       	movw	r26, r24
    1910:	eb 01       	movw	r28, r22
    1912:	9a 01       	movw	r18, r20
    1914:	e0 ec       	ldi	r30, 0xC0	; 192
    1916:	f1 e0       	ldi	r31, 0x01	; 1
    1918:	97 85       	ldd	r25, Z+15	; 0x0f
    191a:	99 23       	and	r25, r25
    191c:	ec f3       	brlt	.-6      	; 0x1918 <nvram_read+0xe>
#if XMEGA
	nvm_wait_until_ready();
	nvm_user_sig_read_buffer((flash_addr_t)(src + SENSOR_NVM_OFFSET), dst,
    191e:	bd 01       	movw	r22, r26
    1920:	80 e0       	ldi	r24, 0x00	; 0
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	ae 01       	movw	r20, r28
    1926:	3c d1       	rcall	.+632    	; 0x1ba0 <nvm_user_sig_read_buffer>
			count);
#elif UC3
	memcpy(dst, (void *)(src + SENSOR_NVM_BASE + SENSOR_NVM_OFFSET), count);
#endif
}
    1928:	df 91       	pop	r29
    192a:	cf 91       	pop	r28
    192c:	08 95       	ret

0000192e <__portable_avr_delay_cycles>:
	};

	*dev_count = ARRAYSIZE(sensor_dev_list);

	return sensor_dev_list;
}
    192e:	04 c0       	rjmp	.+8      	; 0x1938 <__portable_avr_delay_cycles+0xa>
    1930:	61 50       	subi	r22, 0x01	; 1
    1932:	71 09       	sbc	r23, r1
    1934:	81 09       	sbc	r24, r1
    1936:	91 09       	sbc	r25, r1
    1938:	61 15       	cp	r22, r1
    193a:	71 05       	cpc	r23, r1
    193c:	81 05       	cpc	r24, r1
    193e:	91 05       	cpc	r25, r1
    1940:	b9 f7       	brne	.-18     	; 0x1930 <__portable_avr_delay_cycles+0x2>
    1942:	08 95       	ret

00001944 <usart_serial_getchar>:
    1944:	cf 93       	push	r28
    1946:	df 93       	push	r29
    1948:	eb 01       	movw	r28, r22
    194a:	d6 d3       	rcall	.+1964   	; 0x20f8 <usart_getchar>
    194c:	88 83       	st	Y, r24
    194e:	df 91       	pop	r29
    1950:	cf 91       	pop	r28
    1952:	08 95       	ret

00001954 <usart_serial_putchar>:
    1954:	c9 c3       	rjmp	.+1938   	; 0x20e8 <usart_putchar>
    1956:	08 95       	ret

00001958 <sensor_timestamp>:
    1958:	60 e0       	ldi	r22, 0x00	; 0
    195a:	70 e0       	ldi	r23, 0x00	; 0
    195c:	cb 01       	movw	r24, r22
    195e:	08 95       	ret

00001960 <sensor_irq_connect>:
    1960:	0c 94 13 02 	jmp	0x426	; 0x426 <sensor_board_irq_connect>
    1964:	08 95       	ret

00001966 <sensor_find>:
	/* Find the specified sensor type in the device list. */

	for (int index = 0; index < dev_count; ++index) {
		/* Test device against input type(s) bitmask. */

		if ((dev_list[index].dev_type & type) == type) {
    1966:	20 91 37 20 	lds	r18, 0x2037	; 0x802037 <sensor_dev_list.6164+0x10>
    196a:	30 91 38 20 	lds	r19, 0x2038	; 0x802038 <sensor_dev_list.6164+0x11>
    196e:	28 23       	and	r18, r24
    1970:	39 23       	and	r19, r25
    1972:	82 17       	cp	r24, r18
    1974:	93 07       	cpc	r25, r19
    1976:	19 f0       	breq	.+6      	; 0x197e <sensor_find+0x18>
			return &dev_list [index];
		}
	}

	return 0;
    1978:	80 e0       	ldi	r24, 0x00	; 0
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	08 95       	ret
	/* Find the specified sensor type in the device list. */

	for (int index = 0; index < dev_count; ++index) {
		/* Test device against input type(s) bitmask. */

		if ((dev_list[index].dev_type & type) == type) {
    197e:	87 e2       	ldi	r24, 0x27	; 39
    1980:	90 e2       	ldi	r25, 0x20	; 32
			return &dev_list [index];
		}
	}

	return 0;
}
    1982:	08 95       	ret

00001984 <sensor_platform_init>:
 * hardware abstraction layer (HAL) for the Xplained Sensor API.
 *
 * \return  bool    true if the call succeeds, else false is returned.
 */
bool sensor_platform_init(void)
{
    1984:	1f 93       	push	r17
    1986:	cf 93       	push	r28
    1988:	df 93       	push	r29
    198a:	cd b7       	in	r28, 0x3d	; 61
    198c:	de b7       	in	r29, 0x3e	; 62
    198e:	27 97       	sbiw	r28, 0x07	; 7
    1990:	cd bf       	out	0x3d, r28	; 61
    1992:	de bf       	out	0x3e, r29	; 62
	bool initialized = false;

	/* Initialize the system clock and all clocks derived from it. */

	sysclk_init();
    1994:	0e 94 9f 02 	call	0x53e	; 0x53e <sysclk_init>
	/* Initialize the board (UC3/XMEGA Xplained & Sensor Xplained boards)
	 * I/O pin mappings and any other configurable resources selected in
	 * the build configuration.
	 */

	board_init();
    1998:	6e d0       	rcall	.+220    	; 0x1a76 <board_init>

	/* Initialize the sensor bus I/O interface. */

	if (BUSIO_TYPE != BUS_TYPE_UNKNOWN) {
		initialized = sensor_bus_init(&BUSIO_IF, BUSIO_SPEED);
    199a:	40 e8       	ldi	r20, 0x80	; 128
    199c:	5a e1       	ldi	r21, 0x1A	; 26
    199e:	66 e0       	ldi	r22, 0x06	; 6
    19a0:	70 e0       	ldi	r23, 0x00	; 0
    19a2:	80 eb       	ldi	r24, 0xB0	; 176
    19a4:	94 e0       	ldi	r25, 0x04	; 4
    19a6:	8a dd       	rcall	.-1260   	; 0x14bc <bus_init>
    19a8:	18 2f       	mov	r17, r24
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    19aa:	80 ea       	ldi	r24, 0xA0	; 160
    19ac:	98 e0       	ldi	r25, 0x08	; 8
    19ae:	80 93 ec 21 	sts	0x21EC, r24	; 0x8021ec <stdio_base>
    19b2:	90 93 ed 21 	sts	0x21ED, r25	; 0x8021ed <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    19b6:	8a ea       	ldi	r24, 0xAA	; 170
    19b8:	9c e0       	ldi	r25, 0x0C	; 12
    19ba:	80 93 ea 21 	sts	0x21EA, r24	; 0x8021ea <ptr_put>
    19be:	90 93 eb 21 	sts	0x21EB, r25	; 0x8021eb <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    19c2:	82 ea       	ldi	r24, 0xA2	; 162
    19c4:	9c e0       	ldi	r25, 0x0C	; 12
    19c6:	80 93 e8 21 	sts	0x21E8, r24	; 0x8021e8 <ptr_get>
    19ca:	90 93 e9 21 	sts	0x21E9, r25	; 0x8021e9 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    19ce:	83 e0       	ldi	r24, 0x03	; 3
    19d0:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    19d2:	1e 82       	std	Y+6, r1	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    19d4:	1f 82       	std	Y+7, r1	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    19d6:	80 e0       	ldi	r24, 0x00	; 0
    19d8:	92 ec       	ldi	r25, 0xC2	; 194
    19da:	a1 e0       	ldi	r26, 0x01	; 1
    19dc:	b0 e0       	ldi	r27, 0x00	; 0
    19de:	89 83       	std	Y+1, r24	; 0x01
    19e0:	9a 83       	std	Y+2, r25	; 0x02
    19e2:	ab 83       	std	Y+3, r26	; 0x03
    19e4:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
    19e6:	60 e1       	ldi	r22, 0x10	; 16
    19e8:	83 e0       	ldi	r24, 0x03	; 3
    19ea:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    19ee:	be 01       	movw	r22, r28
    19f0:	6f 5f       	subi	r22, 0xFF	; 255
    19f2:	7f 4f       	sbci	r23, 0xFF	; 255
    19f4:	80 ea       	ldi	r24, 0xA0	; 160
    19f6:	98 e0       	ldi	r25, 0x08	; 8
    19f8:	98 d4       	rcall	.+2352   	; 0x232a <usart_init_rs232>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    19fa:	60 e1       	ldi	r22, 0x10	; 16
    19fc:	7d e0       	ldi	r23, 0x0D	; 13
    19fe:	89 e2       	ldi	r24, 0x29	; 41
    1a00:	9d e0       	ldi	r25, 0x0D	; 13
    1a02:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <fdevopen>
	/* Sensor devices typically require time to settle after power
	 * is applied.  Wait here for a standard time.  (Individual sensor
	 * drivers may need to wait an additional period during initialization
	 * if the device is particularly slow to settle.)
	 */
	delay_ms(SENSOR_START_DELAY_MSEC);
    1a06:	6b ea       	ldi	r22, 0xAB	; 171
    1a08:	71 e1       	ldi	r23, 0x11	; 17
    1a0a:	84 e0       	ldi	r24, 0x04	; 4
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	8f df       	rcall	.-226    	; 0x192e <__portable_avr_delay_cycles>

	return initialized;
}
    1a10:	81 2f       	mov	r24, r17
    1a12:	27 96       	adiw	r28, 0x07	; 7
    1a14:	cd bf       	out	0x3d, r28	; 61
    1a16:	de bf       	out	0x3e, r29	; 62
    1a18:	df 91       	pop	r29
    1a1a:	cf 91       	pop	r28
    1a1c:	1f 91       	pop	r17
    1a1e:	08 95       	ret

00001a20 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    1a20:	cf 93       	push	r28
    1a22:	df 93       	push	r29
    1a24:	1f 92       	push	r1
    1a26:	cd b7       	in	r28, 0x3d	; 61
    1a28:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    1a2a:	80 91 ec 21 	lds	r24, 0x21EC	; 0x8021ec <stdio_base>
    1a2e:	90 91 ed 21 	lds	r25, 0x21ED	; 0x8021ed <stdio_base+0x1>
    1a32:	e0 91 e8 21 	lds	r30, 0x21E8	; 0x8021e8 <ptr_get>
    1a36:	f0 91 e9 21 	lds	r31, 0x21E9	; 0x8021e9 <ptr_get+0x1>
    1a3a:	be 01       	movw	r22, r28
    1a3c:	6f 5f       	subi	r22, 0xFF	; 255
    1a3e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a40:	19 95       	eicall
	return c;
    1a42:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a44:	08 2e       	mov	r0, r24
    1a46:	00 0c       	add	r0, r0
    1a48:	99 0b       	sbc	r25, r25
    1a4a:	0f 90       	pop	r0
    1a4c:	df 91       	pop	r29
    1a4e:	cf 91       	pop	r28
    1a50:	08 95       	ret

00001a52 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    1a52:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    1a54:	80 91 ec 21 	lds	r24, 0x21EC	; 0x8021ec <stdio_base>
    1a58:	90 91 ed 21 	lds	r25, 0x21ED	; 0x8021ed <stdio_base+0x1>
    1a5c:	e0 91 ea 21 	lds	r30, 0x21EA	; 0x8021ea <ptr_put>
    1a60:	f0 91 eb 21 	lds	r31, 0x21EB	; 0x8021eb <ptr_put+0x1>
    1a64:	19 95       	eicall
    1a66:	99 23       	and	r25, r25
    1a68:	1c f0       	brlt	.+6      	; 0x1a70 <_write+0x1e>
		return -1;
	}
	return 1;
    1a6a:	81 e0       	ldi	r24, 0x01	; 1
    1a6c:	90 e0       	ldi	r25, 0x00	; 0
    1a6e:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    1a70:	8f ef       	ldi	r24, 0xFF	; 255
    1a72:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    1a74:	08 95       	ret

00001a76 <board_init>:
    1a76:	43 e0       	ldi	r20, 0x03	; 3
    1a78:	50 e0       	ldi	r21, 0x00	; 0
    1a7a:	61 e0       	ldi	r22, 0x01	; 1
    1a7c:	80 e8       	ldi	r24, 0x80	; 128
    1a7e:	96 e0       	ldi	r25, 0x06	; 6
    1a80:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1a84:	43 e0       	ldi	r20, 0x03	; 3
    1a86:	50 e0       	ldi	r21, 0x00	; 0
    1a88:	62 e0       	ldi	r22, 0x02	; 2
    1a8a:	80 e8       	ldi	r24, 0x80	; 128
    1a8c:	96 e0       	ldi	r25, 0x06	; 6
    1a8e:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1a92:	43 e0       	ldi	r20, 0x03	; 3
    1a94:	50 e0       	ldi	r21, 0x00	; 0
    1a96:	64 e0       	ldi	r22, 0x04	; 4
    1a98:	80 e8       	ldi	r24, 0x80	; 128
    1a9a:	96 e0       	ldi	r25, 0x06	; 6
    1a9c:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1aa0:	43 e0       	ldi	r20, 0x03	; 3
    1aa2:	50 e0       	ldi	r21, 0x00	; 0
    1aa4:	68 e0       	ldi	r22, 0x08	; 8
    1aa6:	80 e8       	ldi	r24, 0x80	; 128
    1aa8:	96 e0       	ldi	r25, 0x06	; 6
    1aaa:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1aae:	43 e0       	ldi	r20, 0x03	; 3
    1ab0:	50 e0       	ldi	r21, 0x00	; 0
    1ab2:	60 e1       	ldi	r22, 0x10	; 16
    1ab4:	80 e8       	ldi	r24, 0x80	; 128
    1ab6:	96 e0       	ldi	r25, 0x06	; 6
    1ab8:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1abc:	43 e0       	ldi	r20, 0x03	; 3
    1abe:	50 e0       	ldi	r21, 0x00	; 0
    1ac0:	60 e2       	ldi	r22, 0x20	; 32
    1ac2:	80 e8       	ldi	r24, 0x80	; 128
    1ac4:	96 e0       	ldi	r25, 0x06	; 6
    1ac6:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1aca:	43 e0       	ldi	r20, 0x03	; 3
    1acc:	50 e0       	ldi	r21, 0x00	; 0
    1ace:	60 e4       	ldi	r22, 0x40	; 64
    1ad0:	80 e8       	ldi	r24, 0x80	; 128
    1ad2:	96 e0       	ldi	r25, 0x06	; 6
    1ad4:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1ad8:	43 e0       	ldi	r20, 0x03	; 3
    1ada:	50 e0       	ldi	r21, 0x00	; 0
    1adc:	60 e8       	ldi	r22, 0x80	; 128
    1ade:	80 e8       	ldi	r24, 0x80	; 128
    1ae0:	96 e0       	ldi	r25, 0x06	; 6
    1ae2:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1ae6:	40 e0       	ldi	r20, 0x00	; 0
    1ae8:	58 e1       	ldi	r21, 0x18	; 24
    1aea:	61 e0       	ldi	r22, 0x01	; 1
    1aec:	80 e6       	ldi	r24, 0x60	; 96
    1aee:	96 e0       	ldi	r25, 0x06	; 6
    1af0:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1af4:	40 e0       	ldi	r20, 0x00	; 0
    1af6:	58 e1       	ldi	r21, 0x18	; 24
    1af8:	62 e0       	ldi	r22, 0x02	; 2
    1afa:	80 e6       	ldi	r24, 0x60	; 96
    1afc:	96 e0       	ldi	r25, 0x06	; 6
    1afe:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b02:	40 e0       	ldi	r20, 0x00	; 0
    1b04:	58 e1       	ldi	r21, 0x18	; 24
    1b06:	64 e0       	ldi	r22, 0x04	; 4
    1b08:	80 e6       	ldi	r24, 0x60	; 96
    1b0a:	96 e0       	ldi	r25, 0x06	; 6
    1b0c:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b10:	40 e0       	ldi	r20, 0x00	; 0
    1b12:	58 e1       	ldi	r21, 0x18	; 24
    1b14:	68 e0       	ldi	r22, 0x08	; 8
    1b16:	80 e6       	ldi	r24, 0x60	; 96
    1b18:	96 e0       	ldi	r25, 0x06	; 6
    1b1a:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b1e:	40 e0       	ldi	r20, 0x00	; 0
    1b20:	58 e1       	ldi	r21, 0x18	; 24
    1b22:	60 e1       	ldi	r22, 0x10	; 16
    1b24:	80 e6       	ldi	r24, 0x60	; 96
    1b26:	96 e0       	ldi	r25, 0x06	; 6
    1b28:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b2c:	40 e0       	ldi	r20, 0x00	; 0
    1b2e:	58 e1       	ldi	r21, 0x18	; 24
    1b30:	60 e2       	ldi	r22, 0x20	; 32
    1b32:	80 e6       	ldi	r24, 0x60	; 96
    1b34:	96 e0       	ldi	r25, 0x06	; 6
    1b36:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b3a:	40 e0       	ldi	r20, 0x00	; 0
    1b3c:	58 e1       	ldi	r21, 0x18	; 24
    1b3e:	61 e0       	ldi	r22, 0x01	; 1
    1b40:	80 ee       	ldi	r24, 0xE0	; 224
    1b42:	97 e0       	ldi	r25, 0x07	; 7
    1b44:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b48:	40 e0       	ldi	r20, 0x00	; 0
    1b4a:	58 e1       	ldi	r21, 0x18	; 24
    1b4c:	62 e0       	ldi	r22, 0x02	; 2
    1b4e:	80 ee       	ldi	r24, 0xE0	; 224
    1b50:	97 e0       	ldi	r25, 0x07	; 7
    1b52:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b56:	43 e0       	ldi	r20, 0x03	; 3
    1b58:	50 e0       	ldi	r21, 0x00	; 0
    1b5a:	68 e0       	ldi	r22, 0x08	; 8
    1b5c:	80 e4       	ldi	r24, 0x40	; 64
    1b5e:	96 e0       	ldi	r25, 0x06	; 6
    1b60:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b64:	40 e0       	ldi	r20, 0x00	; 0
    1b66:	50 e0       	ldi	r21, 0x00	; 0
    1b68:	64 e0       	ldi	r22, 0x04	; 4
    1b6a:	80 e4       	ldi	r24, 0x40	; 64
    1b6c:	96 e0       	ldi	r25, 0x06	; 6
    1b6e:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b72:	43 e0       	ldi	r20, 0x03	; 3
    1b74:	50 e0       	ldi	r21, 0x00	; 0
    1b76:	68 e0       	ldi	r22, 0x08	; 8
    1b78:	80 e6       	ldi	r24, 0x60	; 96
    1b7a:	96 e0       	ldi	r25, 0x06	; 6
    1b7c:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
    1b80:	40 e0       	ldi	r20, 0x00	; 0
    1b82:	50 e0       	ldi	r21, 0x00	; 0
    1b84:	64 e0       	ldi	r22, 0x04	; 4
    1b86:	80 e6       	ldi	r24, 0x60	; 96
    1b88:	96 e0       	ldi	r25, 0x06	; 6
    1b8a:	0e 94 07 03 	call	0x60e	; 0x60e <ioport_configure_port_pin>
#if defined (SENSORS_XPLAINED_BOARD)
	/* Configure the Xplained Sensor extension board, if any, after
	 * the platform Xplained board has configured basic clock settings,
	 * GPIO pin mapping, interrupt controller options, etc.
	 */
	sensor_board_init ();
    1b8e:	0c 94 93 02 	jmp	0x526	; 0x526 <sensor_board_init>
    1b92:	08 95       	ret

00001b94 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1b94:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1b96:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1b98:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1b9a:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1b9c:	60 83       	st	Z, r22
	ret                             // Return to caller
    1b9e:	08 95       	ret

00001ba0 <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
    1ba0:	ef 92       	push	r14
    1ba2:	ff 92       	push	r15
    1ba4:	0f 93       	push	r16
    1ba6:	1f 93       	push	r17
    1ba8:	cf 93       	push	r28
    1baa:	df 93       	push	r29
    1bac:	7a 01       	movw	r14, r20
    1bae:	89 01       	movw	r16, r18
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
    1bb0:	eb 01       	movw	r28, r22
    1bb2:	d1 70       	andi	r29, 0x01	; 1
	while ( len ) {
    1bb4:	23 2b       	or	r18, r19
    1bb6:	51 f0       	breq	.+20     	; 0x1bcc <nvm_user_sig_read_buffer+0x2c>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_user_signature_row(uint16_t address)
{
	return nvm_read_byte(NVM_CMD_READ_USER_SIG_ROW_gc, address);
    1bb8:	be 01       	movw	r22, r28
    1bba:	81 e0       	ldi	r24, 0x01	; 1
    1bbc:	b3 d0       	rcall	.+358    	; 0x1d24 <nvm_read_byte>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
    1bbe:	f7 01       	movw	r30, r14
    1bc0:	81 93       	st	Z+, r24
    1bc2:	7f 01       	movw	r14, r30
		buf=(uint8_t*)buf+1;
		opt_address++;
    1bc4:	21 96       	adiw	r28, 0x01	; 1
		len--;
    1bc6:	01 50       	subi	r16, 0x01	; 1
    1bc8:	11 09       	sbc	r17, r1
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
    1bca:	b1 f7       	brne	.-20     	; 0x1bb8 <nvm_user_sig_read_buffer+0x18>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
    1bcc:	df 91       	pop	r29
    1bce:	cf 91       	pop	r28
    1bd0:	1f 91       	pop	r17
    1bd2:	0f 91       	pop	r16
    1bd4:	ff 90       	pop	r15
    1bd6:	ef 90       	pop	r14
    1bd8:	08 95       	ret

00001bda <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    1bda:	2f 92       	push	r2
    1bdc:	3f 92       	push	r3
    1bde:	4f 92       	push	r4
    1be0:	5f 92       	push	r5
    1be2:	6f 92       	push	r6
    1be4:	7f 92       	push	r7
    1be6:	8f 92       	push	r8
    1be8:	9f 92       	push	r9
    1bea:	af 92       	push	r10
    1bec:	bf 92       	push	r11
    1bee:	cf 92       	push	r12
    1bf0:	df 92       	push	r13
    1bf2:	ef 92       	push	r14
    1bf4:	ff 92       	push	r15
    1bf6:	0f 93       	push	r16
    1bf8:	1f 93       	push	r17
    1bfa:	cf 93       	push	r28
    1bfc:	df 93       	push	r29
    1bfe:	00 d0       	rcall	.+0      	; 0x1c00 <nvm_user_sig_write_buffer+0x26>
    1c00:	1f 92       	push	r1
    1c02:	cd b7       	in	r28, 0x3d	; 61
    1c04:	de b7       	in	r29, 0x3e	; 62
    1c06:	4b 83       	std	Y+3, r20	; 0x03
    1c08:	5c 83       	std	Y+4, r21	; 0x04
    1c0a:	79 01       	movw	r14, r18
    1c0c:	30 2e       	mov	r3, r16
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
    1c0e:	6b 01       	movw	r12, r22
	bool b_flag_erase = false;

	while ( len ) {
    1c10:	23 2b       	or	r18, r19
    1c12:	09 f0       	breq	.+2      	; 0x1c16 <nvm_user_sig_write_buffer+0x3c>
    1c14:	4f c0       	rjmp	.+158    	; 0x1cb4 <nvm_user_sig_write_buffer+0xda>
    1c16:	65 c0       	rjmp	.+202    	; 0x1ce2 <nvm_user_sig_write_buffer+0x108>
    1c18:	52 01       	movw	r10, r4
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
			if (b_blank_check) {
    1c1a:	33 20       	and	r3, r3
    1c1c:	79 f0       	breq	.+30     	; 0x1c3c <nvm_user_sig_write_buffer+0x62>
    1c1e:	b2 01       	movw	r22, r4
    1c20:	81 e0       	ldi	r24, 0x01	; 1
    1c22:	80 d0       	rcall	.+256    	; 0x1d24 <nvm_read_byte>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
    1c24:	89 83       	std	Y+1, r24	; 0x01
    1c26:	b8 01       	movw	r22, r16
    1c28:	81 e0       	ldi	r24, 0x01	; 1
    1c2a:	7c d0       	rcall	.+248    	; 0x1d24 <nvm_read_byte>
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
    1c2c:	8a 83       	std	Y+2, r24	; 0x02
				if (w_value!=0xFFFF) {
    1c2e:	89 81       	ldd	r24, Y+1	; 0x01
    1c30:	9a 81       	ldd	r25, Y+2	; 0x02
    1c32:	01 96       	adiw	r24, 0x01	; 1
    1c34:	29 f0       	breq	.+10     	; 0x1c40 <nvm_user_sig_write_buffer+0x66>
					b_flag_erase = true; // The page is not empty
    1c36:	22 24       	eor	r2, r2
    1c38:	23 94       	inc	r2
    1c3a:	02 c0       	rjmp	.+4      	; 0x1c40 <nvm_user_sig_write_buffer+0x66>
				}
			}else{
				w_value = 0xFFFF;
    1c3c:	89 82       	std	Y+1, r8	; 0x01
    1c3e:	9a 82       	std	Y+2, r9	; 0x02
			}
			// Update flash buffer
			if (len) {
    1c40:	e1 14       	cp	r14, r1
    1c42:	f1 04       	cpc	r15, r1
    1c44:	09 f1       	breq	.+66     	; 0x1c88 <nvm_user_sig_write_buffer+0xae>
				if (opt_address == page_pos) {
    1c46:	ac 14       	cp	r10, r12
    1c48:	bd 04       	cpc	r11, r13
    1c4a:	79 f4       	brne	.+30     	; 0x1c6a <nvm_user_sig_write_buffer+0x90>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
    1c4c:	81 e0       	ldi	r24, 0x01	; 1
    1c4e:	e8 1a       	sub	r14, r24
    1c50:	f1 08       	sbc	r15, r1
					opt_address++;
    1c52:	ef ef       	ldi	r30, 0xFF	; 255
    1c54:	ce 1a       	sub	r12, r30
    1c56:	de 0a       	sbc	r13, r30
					LSB(w_value)=*(uint8_t*)buf;
    1c58:	eb 81       	ldd	r30, Y+3	; 0x03
    1c5a:	fc 81       	ldd	r31, Y+4	; 0x04
    1c5c:	81 91       	ld	r24, Z+
    1c5e:	eb 83       	std	Y+3, r30	; 0x03
    1c60:	fc 83       	std	Y+4, r31	; 0x04
    1c62:	89 83       	std	Y+1, r24	; 0x01
					buf=(uint8_t*)buf+1;
				}
			}
			if (len) {
    1c64:	e1 14       	cp	r14, r1
    1c66:	f1 04       	cpc	r15, r1
    1c68:	79 f0       	breq	.+30     	; 0x1c88 <nvm_user_sig_write_buffer+0xae>
				if (opt_address == (page_pos+1)) {
    1c6a:	c0 16       	cp	r12, r16
    1c6c:	d1 06       	cpc	r13, r17
    1c6e:	61 f4       	brne	.+24     	; 0x1c88 <nvm_user_sig_write_buffer+0xae>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
    1c70:	f1 e0       	ldi	r31, 0x01	; 1
    1c72:	ef 1a       	sub	r14, r31
    1c74:	f1 08       	sbc	r15, r1
					opt_address++;
    1c76:	2f ef       	ldi	r18, 0xFF	; 255
    1c78:	c2 1a       	sub	r12, r18
    1c7a:	d2 0a       	sbc	r13, r18
					MSB(w_value)=*(uint8_t*)buf;
    1c7c:	eb 81       	ldd	r30, Y+3	; 0x03
    1c7e:	fc 81       	ldd	r31, Y+4	; 0x04
    1c80:	81 91       	ld	r24, Z+
    1c82:	eb 83       	std	Y+3, r30	; 0x03
    1c84:	fc 83       	std	Y+4, r31	; 0x04
    1c86:	8a 83       	std	Y+2, r24	; 0x02
					buf=(uint8_t*)buf+1;
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
    1c88:	49 81       	ldd	r20, Y+1	; 0x01
    1c8a:	5a 81       	ldd	r21, Y+2	; 0x02
    1c8c:	c3 01       	movw	r24, r6
    1c8e:	b2 01       	movw	r22, r4
    1c90:	0f 94 0f 00 	call	0x2001e	; 0x2001e <nvm_flash_load_word_to_buffer>
    1c94:	f2 e0       	ldi	r31, 0x02	; 2
    1c96:	4f 0e       	add	r4, r31
    1c98:	51 1c       	adc	r5, r1
    1c9a:	61 1c       	adc	r6, r1
    1c9c:	71 1c       	adc	r7, r1
    1c9e:	0e 5f       	subi	r16, 0xFE	; 254
    1ca0:	1f 4f       	sbci	r17, 0xFF	; 255
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
    1ca2:	01 30       	cpi	r16, 0x01	; 1
    1ca4:	22 e0       	ldi	r18, 0x02	; 2
    1ca6:	12 07       	cpc	r17, r18
    1ca8:	09 f0       	breq	.+2      	; 0x1cac <nvm_user_sig_write_buffer+0xd2>
    1caa:	b6 cf       	rjmp	.-148    	; 0x1c18 <nvm_user_sig_write_buffer+0x3e>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
    1cac:	e1 14       	cp	r14, r1
    1cae:	f1 04       	cpc	r15, r1
    1cb0:	29 f4       	brne	.+10     	; 0x1cbc <nvm_user_sig_write_buffer+0xe2>
    1cb2:	0a c0       	rjmp	.+20     	; 0x1cc8 <nvm_user_sig_write_buffer+0xee>
    1cb4:	21 2c       	mov	r2, r1
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
				if (w_value!=0xFFFF) {
					b_flag_erase = true; // The page is not empty
				}
			}else{
				w_value = 0xFFFF;
    1cb6:	88 24       	eor	r8, r8
    1cb8:	8a 94       	dec	r8
    1cba:	98 2c       	mov	r9, r8
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
    1cbc:	01 e0       	ldi	r16, 0x01	; 1
    1cbe:	10 e0       	ldi	r17, 0x00	; 0
    1cc0:	41 2c       	mov	r4, r1
    1cc2:	51 2c       	mov	r5, r1
    1cc4:	32 01       	movw	r6, r4
    1cc6:	a8 cf       	rjmp	.-176    	; 0x1c18 <nvm_user_sig_write_buffer+0x3e>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
    1cc8:	22 20       	and	r2, r2
    1cca:	59 f0       	breq	.+22     	; 0x1ce2 <nvm_user_sig_write_buffer+0x108>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    1ccc:	e0 ec       	ldi	r30, 0xC0	; 192
    1cce:	f1 e0       	ldi	r31, 0x01	; 1
    1cd0:	87 85       	ldd	r24, Z+15	; 0x0f
    1cd2:	88 23       	and	r24, r24
    1cd4:	ec f3       	brlt	.-6      	; 0x1cd0 <nvm_user_sig_write_buffer+0xf6>
 * parameters are needed.
 */
static inline void nvm_flash_erase_user_section(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_ERASE_USER_SIG_ROW_gc);
    1cd6:	48 e1       	ldi	r20, 0x18	; 24
    1cd8:	60 e0       	ldi	r22, 0x00	; 0
    1cda:	70 e0       	ldi	r23, 0x00	; 0
    1cdc:	cb 01       	movw	r24, r22
    1cde:	0f 94 00 00 	call	0x20000	; 0x20000 <nvm_common_spm>
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    1ce2:	e0 ec       	ldi	r30, 0xC0	; 192
    1ce4:	f1 e0       	ldi	r31, 0x01	; 1
    1ce6:	87 85       	ldd	r24, Z+15	; 0x0f
    1ce8:	88 23       	and	r24, r24
    1cea:	ec f3       	brlt	.-6      	; 0x1ce6 <nvm_user_sig_write_buffer+0x10c>
 * parameters are needed.
 */
static inline void nvm_flash_write_user_page(void)
{
	nvm_wait_until_ready();
	nvm_common_spm(0, NVM_CMD_WRITE_USER_SIG_ROW_gc);
    1cec:	4a e1       	ldi	r20, 0x1A	; 26
    1cee:	60 e0       	ldi	r22, 0x00	; 0
    1cf0:	70 e0       	ldi	r23, 0x00	; 0
    1cf2:	cb 01       	movw	r24, r22
    1cf4:	0f 94 00 00 	call	0x20000	; 0x20000 <nvm_common_spm>
		nvm_flash_erase_user_section();
	}
	nvm_flash_write_user_page();
}
    1cf8:	24 96       	adiw	r28, 0x04	; 4
    1cfa:	cd bf       	out	0x3d, r28	; 61
    1cfc:	de bf       	out	0x3e, r29	; 62
    1cfe:	df 91       	pop	r29
    1d00:	cf 91       	pop	r28
    1d02:	1f 91       	pop	r17
    1d04:	0f 91       	pop	r16
    1d06:	ff 90       	pop	r15
    1d08:	ef 90       	pop	r14
    1d0a:	df 90       	pop	r13
    1d0c:	cf 90       	pop	r12
    1d0e:	bf 90       	pop	r11
    1d10:	af 90       	pop	r10
    1d12:	9f 90       	pop	r9
    1d14:	8f 90       	pop	r8
    1d16:	7f 90       	pop	r7
    1d18:	6f 90       	pop	r6
    1d1a:	5f 90       	pop	r5
    1d1c:	4f 90       	pop	r4
    1d1e:	3f 90       	pop	r3
    1d20:	2f 90       	pop	r2
    1d22:	08 95       	ret

00001d24 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1d24:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1d28:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1d2a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1d2c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1d30:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1d32:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1d36:	08 95       	ret

00001d38 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    1d38:	cf 93       	push	r28
    1d3a:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    1d3c:	e0 91 cc 21 	lds	r30, 0x21CC	; 0x8021cc <transfer>
    1d40:	f0 91 cd 21 	lds	r31, 0x21CD	; 0x8021cd <transfer+0x1>
    1d44:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    1d46:	83 ff       	sbrs	r24, 3
    1d48:	08 c0       	rjmp	.+16     	; 0x1d5a <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    1d4a:	88 60       	ori	r24, 0x08	; 8
    1d4c:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    1d4e:	83 e0       	ldi	r24, 0x03	; 3
    1d50:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    1d52:	86 ef       	ldi	r24, 0xF6	; 246
    1d54:	80 93 d6 21 	sts	0x21D6, r24	; 0x8021d6 <transfer+0xa>
    1d58:	83 c0       	rjmp	.+262    	; 0x1e60 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    1d5a:	98 2f       	mov	r25, r24
    1d5c:	94 71       	andi	r25, 0x14	; 20
    1d5e:	31 f0       	breq	.+12     	; 0x1d6c <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1d60:	83 e0       	ldi	r24, 0x03	; 3
    1d62:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    1d64:	8f ef       	ldi	r24, 0xFF	; 255
    1d66:	80 93 d6 21 	sts	0x21D6, r24	; 0x8021d6 <transfer+0xa>
    1d6a:	7a c0       	rjmp	.+244    	; 0x1e60 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    1d6c:	86 ff       	sbrs	r24, 6
    1d6e:	43 c0       	rjmp	.+134    	; 0x1df6 <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1d70:	cc ec       	ldi	r28, 0xCC	; 204
    1d72:	d1 e2       	ldi	r29, 0x21	; 33
    1d74:	aa 81       	ldd	r26, Y+2	; 0x02
    1d76:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    1d78:	8c 81       	ldd	r24, Y+4	; 0x04
    1d7a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d7c:	14 96       	adiw	r26, 0x04	; 4
    1d7e:	2d 91       	ld	r18, X+
    1d80:	3c 91       	ld	r19, X
    1d82:	15 97       	sbiw	r26, 0x05	; 5
    1d84:	82 17       	cp	r24, r18
    1d86:	93 07       	cpc	r25, r19
    1d88:	6c f4       	brge	.+26     	; 0x1da4 <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    1d8a:	9c 01       	movw	r18, r24
    1d8c:	2f 5f       	subi	r18, 0xFF	; 255
    1d8e:	3f 4f       	sbci	r19, 0xFF	; 255
    1d90:	20 93 d0 21 	sts	0x21D0, r18	; 0x8021d0 <transfer+0x4>
    1d94:	30 93 d1 21 	sts	0x21D1, r19	; 0x8021d1 <transfer+0x5>
    1d98:	a8 0f       	add	r26, r24
    1d9a:	b9 1f       	adc	r27, r25
    1d9c:	11 96       	adiw	r26, 0x01	; 1
    1d9e:	8c 91       	ld	r24, X
    1da0:	87 83       	std	Z+7, r24	; 0x07
    1da2:	5e c0       	rjmp	.+188    	; 0x1e60 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    1da4:	80 91 d2 21 	lds	r24, 0x21D2	; 0x8021d2 <transfer+0x6>
    1da8:	90 91 d3 21 	lds	r25, 0x21D3	; 0x8021d3 <transfer+0x7>
    1dac:	18 96       	adiw	r26, 0x08	; 8
    1dae:	2d 91       	ld	r18, X+
    1db0:	3c 91       	ld	r19, X
    1db2:	19 97       	sbiw	r26, 0x09	; 9
    1db4:	82 17       	cp	r24, r18
    1db6:	93 07       	cpc	r25, r19
    1db8:	c8 f4       	brcc	.+50     	; 0x1dec <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    1dba:	20 91 d4 21 	lds	r18, 0x21D4	; 0x8021d4 <transfer+0x8>
    1dbe:	22 23       	and	r18, r18
    1dc0:	21 f0       	breq	.+8      	; 0x1dca <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    1dc2:	86 81       	ldd	r24, Z+6	; 0x06
    1dc4:	81 60       	ori	r24, 0x01	; 1
    1dc6:	86 83       	std	Z+6, r24	; 0x06
    1dc8:	4b c0       	rjmp	.+150    	; 0x1e60 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    1dca:	16 96       	adiw	r26, 0x06	; 6
    1dcc:	2d 91       	ld	r18, X+
    1dce:	3c 91       	ld	r19, X
    1dd0:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    1dd2:	ac 01       	movw	r20, r24
    1dd4:	4f 5f       	subi	r20, 0xFF	; 255
    1dd6:	5f 4f       	sbci	r21, 0xFF	; 255
    1dd8:	40 93 d2 21 	sts	0x21D2, r20	; 0x8021d2 <transfer+0x6>
    1ddc:	50 93 d3 21 	sts	0x21D3, r21	; 0x8021d3 <transfer+0x7>
    1de0:	d9 01       	movw	r26, r18
    1de2:	a8 0f       	add	r26, r24
    1de4:	b9 1f       	adc	r27, r25
    1de6:	8c 91       	ld	r24, X
    1de8:	87 83       	std	Z+7, r24	; 0x07
    1dea:	3a c0       	rjmp	.+116    	; 0x1e60 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1dec:	83 e0       	ldi	r24, 0x03	; 3
    1dee:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    1df0:	10 92 d6 21 	sts	0x21D6, r1	; 0x8021d6 <transfer+0xa>
    1df4:	35 c0       	rjmp	.+106    	; 0x1e60 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    1df6:	88 23       	and	r24, r24
    1df8:	84 f5       	brge	.+96     	; 0x1e5a <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    1dfa:	ac ec       	ldi	r26, 0xCC	; 204
    1dfc:	b1 e2       	ldi	r27, 0x21	; 33
    1dfe:	12 96       	adiw	r26, 0x02	; 2
    1e00:	cd 91       	ld	r28, X+
    1e02:	dc 91       	ld	r29, X
    1e04:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    1e06:	16 96       	adiw	r26, 0x06	; 6
    1e08:	8d 91       	ld	r24, X+
    1e0a:	9c 91       	ld	r25, X
    1e0c:	17 97       	sbiw	r26, 0x07	; 7
    1e0e:	28 85       	ldd	r18, Y+8	; 0x08
    1e10:	39 85       	ldd	r19, Y+9	; 0x09
    1e12:	82 17       	cp	r24, r18
    1e14:	93 07       	cpc	r25, r19
    1e16:	d8 f4       	brcc	.+54     	; 0x1e4e <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    1e18:	6e 81       	ldd	r22, Y+6	; 0x06
    1e1a:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    1e1c:	9c 01       	movw	r18, r24
    1e1e:	2f 5f       	subi	r18, 0xFF	; 255
    1e20:	3f 4f       	sbci	r19, 0xFF	; 255
    1e22:	20 93 d2 21 	sts	0x21D2, r18	; 0x8021d2 <transfer+0x6>
    1e26:	30 93 d3 21 	sts	0x21D3, r19	; 0x8021d3 <transfer+0x7>
    1e2a:	47 81       	ldd	r20, Z+7	; 0x07
    1e2c:	db 01       	movw	r26, r22
    1e2e:	a8 0f       	add	r26, r24
    1e30:	b9 1f       	adc	r27, r25
    1e32:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    1e34:	88 85       	ldd	r24, Y+8	; 0x08
    1e36:	99 85       	ldd	r25, Y+9	; 0x09
    1e38:	28 17       	cp	r18, r24
    1e3a:	39 07       	cpc	r19, r25
    1e3c:	18 f4       	brcc	.+6      	; 0x1e44 <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    1e3e:	82 e0       	ldi	r24, 0x02	; 2
    1e40:	83 83       	std	Z+3, r24	; 0x03
    1e42:	0e c0       	rjmp	.+28     	; 0x1e60 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    1e44:	87 e0       	ldi	r24, 0x07	; 7
    1e46:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    1e48:	10 92 d6 21 	sts	0x21D6, r1	; 0x8021d6 <transfer+0xa>
    1e4c:	09 c0       	rjmp	.+18     	; 0x1e60 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1e4e:	83 e0       	ldi	r24, 0x03	; 3
    1e50:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    1e52:	89 ef       	ldi	r24, 0xF9	; 249
    1e54:	80 93 d6 21 	sts	0x21D6, r24	; 0x8021d6 <transfer+0xa>
    1e58:	03 c0       	rjmp	.+6      	; 0x1e60 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    1e5a:	8b ef       	ldi	r24, 0xFB	; 251
    1e5c:	80 93 d6 21 	sts	0x21D6, r24	; 0x8021d6 <transfer+0xa>
	}
}
    1e60:	df 91       	pop	r29
    1e62:	cf 91       	pop	r28
    1e64:	08 95       	ret

00001e66 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    1e66:	1f 92       	push	r1
    1e68:	0f 92       	push	r0
    1e6a:	0f b6       	in	r0, 0x3f	; 63
    1e6c:	0f 92       	push	r0
    1e6e:	11 24       	eor	r1, r1
    1e70:	08 b6       	in	r0, 0x38	; 56
    1e72:	0f 92       	push	r0
    1e74:	18 be       	out	0x38, r1	; 56
    1e76:	09 b6       	in	r0, 0x39	; 57
    1e78:	0f 92       	push	r0
    1e7a:	19 be       	out	0x39, r1	; 57
    1e7c:	0b b6       	in	r0, 0x3b	; 59
    1e7e:	0f 92       	push	r0
    1e80:	1b be       	out	0x3b, r1	; 59
    1e82:	2f 93       	push	r18
    1e84:	3f 93       	push	r19
    1e86:	4f 93       	push	r20
    1e88:	5f 93       	push	r21
    1e8a:	6f 93       	push	r22
    1e8c:	7f 93       	push	r23
    1e8e:	8f 93       	push	r24
    1e90:	9f 93       	push	r25
    1e92:	af 93       	push	r26
    1e94:	bf 93       	push	r27
    1e96:	ef 93       	push	r30
    1e98:	ff 93       	push	r31
    1e9a:	4e df       	rcall	.-356    	; 0x1d38 <twim_interrupt_handler>
    1e9c:	ff 91       	pop	r31
    1e9e:	ef 91       	pop	r30
    1ea0:	bf 91       	pop	r27
    1ea2:	af 91       	pop	r26
    1ea4:	9f 91       	pop	r25
    1ea6:	8f 91       	pop	r24
    1ea8:	7f 91       	pop	r23
    1eaa:	6f 91       	pop	r22
    1eac:	5f 91       	pop	r21
    1eae:	4f 91       	pop	r20
    1eb0:	3f 91       	pop	r19
    1eb2:	2f 91       	pop	r18
    1eb4:	0f 90       	pop	r0
    1eb6:	0b be       	out	0x3b, r0	; 59
    1eb8:	0f 90       	pop	r0
    1eba:	09 be       	out	0x39, r0	; 57
    1ebc:	0f 90       	pop	r0
    1ebe:	08 be       	out	0x38, r0	; 56
    1ec0:	0f 90       	pop	r0
    1ec2:	0f be       	out	0x3f, r0	; 63
    1ec4:	0f 90       	pop	r0
    1ec6:	1f 90       	pop	r1
    1ec8:	18 95       	reti

00001eca <__vector_76>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
    1eca:	1f 92       	push	r1
    1ecc:	0f 92       	push	r0
    1ece:	0f b6       	in	r0, 0x3f	; 63
    1ed0:	0f 92       	push	r0
    1ed2:	11 24       	eor	r1, r1
    1ed4:	08 b6       	in	r0, 0x38	; 56
    1ed6:	0f 92       	push	r0
    1ed8:	18 be       	out	0x38, r1	; 56
    1eda:	09 b6       	in	r0, 0x39	; 57
    1edc:	0f 92       	push	r0
    1ede:	19 be       	out	0x39, r1	; 57
    1ee0:	0b b6       	in	r0, 0x3b	; 59
    1ee2:	0f 92       	push	r0
    1ee4:	1b be       	out	0x3b, r1	; 59
    1ee6:	2f 93       	push	r18
    1ee8:	3f 93       	push	r19
    1eea:	4f 93       	push	r20
    1eec:	5f 93       	push	r21
    1eee:	6f 93       	push	r22
    1ef0:	7f 93       	push	r23
    1ef2:	8f 93       	push	r24
    1ef4:	9f 93       	push	r25
    1ef6:	af 93       	push	r26
    1ef8:	bf 93       	push	r27
    1efa:	ef 93       	push	r30
    1efc:	ff 93       	push	r31
    1efe:	1c df       	rcall	.-456    	; 0x1d38 <twim_interrupt_handler>
    1f00:	ff 91       	pop	r31
    1f02:	ef 91       	pop	r30
    1f04:	bf 91       	pop	r27
    1f06:	af 91       	pop	r26
    1f08:	9f 91       	pop	r25
    1f0a:	8f 91       	pop	r24
    1f0c:	7f 91       	pop	r23
    1f0e:	6f 91       	pop	r22
    1f10:	5f 91       	pop	r21
    1f12:	4f 91       	pop	r20
    1f14:	3f 91       	pop	r19
    1f16:	2f 91       	pop	r18
    1f18:	0f 90       	pop	r0
    1f1a:	0b be       	out	0x3b, r0	; 59
    1f1c:	0f 90       	pop	r0
    1f1e:	09 be       	out	0x39, r0	; 57
    1f20:	0f 90       	pop	r0
    1f22:	08 be       	out	0x38, r0	; 56
    1f24:	0f 90       	pop	r0
    1f26:	0f be       	out	0x3f, r0	; 63
    1f28:	0f 90       	pop	r0
    1f2a:	1f 90       	pop	r1
    1f2c:	18 95       	reti

00001f2e <__vector_46>:
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    1f2e:	1f 92       	push	r1
    1f30:	0f 92       	push	r0
    1f32:	0f b6       	in	r0, 0x3f	; 63
    1f34:	0f 92       	push	r0
    1f36:	11 24       	eor	r1, r1
    1f38:	08 b6       	in	r0, 0x38	; 56
    1f3a:	0f 92       	push	r0
    1f3c:	18 be       	out	0x38, r1	; 56
    1f3e:	09 b6       	in	r0, 0x39	; 57
    1f40:	0f 92       	push	r0
    1f42:	19 be       	out	0x39, r1	; 57
    1f44:	0b b6       	in	r0, 0x3b	; 59
    1f46:	0f 92       	push	r0
    1f48:	1b be       	out	0x3b, r1	; 59
    1f4a:	2f 93       	push	r18
    1f4c:	3f 93       	push	r19
    1f4e:	4f 93       	push	r20
    1f50:	5f 93       	push	r21
    1f52:	6f 93       	push	r22
    1f54:	7f 93       	push	r23
    1f56:	8f 93       	push	r24
    1f58:	9f 93       	push	r25
    1f5a:	af 93       	push	r26
    1f5c:	bf 93       	push	r27
    1f5e:	ef 93       	push	r30
    1f60:	ff 93       	push	r31
    1f62:	ea de       	rcall	.-556    	; 0x1d38 <twim_interrupt_handler>
    1f64:	ff 91       	pop	r31
    1f66:	ef 91       	pop	r30
    1f68:	bf 91       	pop	r27
    1f6a:	af 91       	pop	r26
    1f6c:	9f 91       	pop	r25
    1f6e:	8f 91       	pop	r24
    1f70:	7f 91       	pop	r23
    1f72:	6f 91       	pop	r22
    1f74:	5f 91       	pop	r21
    1f76:	4f 91       	pop	r20
    1f78:	3f 91       	pop	r19
    1f7a:	2f 91       	pop	r18
    1f7c:	0f 90       	pop	r0
    1f7e:	0b be       	out	0x3b, r0	; 59
    1f80:	0f 90       	pop	r0
    1f82:	09 be       	out	0x39, r0	; 57
    1f84:	0f 90       	pop	r0
    1f86:	08 be       	out	0x38, r0	; 56
    1f88:	0f 90       	pop	r0
    1f8a:	0f be       	out	0x3f, r0	; 63
    1f8c:	0f 90       	pop	r0
    1f8e:	1f 90       	pop	r1
    1f90:	18 95       	reti

00001f92 <__vector_107>:
#endif
#ifdef TWIF
ISR(TWIF_TWIM_vect) { twim_interrupt_handler(); }
    1f92:	1f 92       	push	r1
    1f94:	0f 92       	push	r0
    1f96:	0f b6       	in	r0, 0x3f	; 63
    1f98:	0f 92       	push	r0
    1f9a:	11 24       	eor	r1, r1
    1f9c:	08 b6       	in	r0, 0x38	; 56
    1f9e:	0f 92       	push	r0
    1fa0:	18 be       	out	0x38, r1	; 56
    1fa2:	09 b6       	in	r0, 0x39	; 57
    1fa4:	0f 92       	push	r0
    1fa6:	19 be       	out	0x39, r1	; 57
    1fa8:	0b b6       	in	r0, 0x3b	; 59
    1faa:	0f 92       	push	r0
    1fac:	1b be       	out	0x3b, r1	; 59
    1fae:	2f 93       	push	r18
    1fb0:	3f 93       	push	r19
    1fb2:	4f 93       	push	r20
    1fb4:	5f 93       	push	r21
    1fb6:	6f 93       	push	r22
    1fb8:	7f 93       	push	r23
    1fba:	8f 93       	push	r24
    1fbc:	9f 93       	push	r25
    1fbe:	af 93       	push	r26
    1fc0:	bf 93       	push	r27
    1fc2:	ef 93       	push	r30
    1fc4:	ff 93       	push	r31
    1fc6:	b8 de       	rcall	.-656    	; 0x1d38 <twim_interrupt_handler>
    1fc8:	ff 91       	pop	r31
    1fca:	ef 91       	pop	r30
    1fcc:	bf 91       	pop	r27
    1fce:	af 91       	pop	r26
    1fd0:	9f 91       	pop	r25
    1fd2:	8f 91       	pop	r24
    1fd4:	7f 91       	pop	r23
    1fd6:	6f 91       	pop	r22
    1fd8:	5f 91       	pop	r21
    1fda:	4f 91       	pop	r20
    1fdc:	3f 91       	pop	r19
    1fde:	2f 91       	pop	r18
    1fe0:	0f 90       	pop	r0
    1fe2:	0b be       	out	0x3b, r0	; 59
    1fe4:	0f 90       	pop	r0
    1fe6:	09 be       	out	0x39, r0	; 57
    1fe8:	0f 90       	pop	r0
    1fea:	08 be       	out	0x38, r0	; 56
    1fec:	0f 90       	pop	r0
    1fee:	0f be       	out	0x3f, r0	; 63
    1ff0:	0f 90       	pop	r0
    1ff2:	1f 90       	pop	r1
    1ff4:	18 95       	reti

00001ff6 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    1ff6:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    1ff8:	db 01       	movw	r26, r22
    1ffa:	14 96       	adiw	r26, 0x04	; 4
    1ffc:	8c 91       	ld	r24, X
    1ffe:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    2000:	88 eb       	ldi	r24, 0xB8	; 184
    2002:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    2004:	81 e0       	ldi	r24, 0x01	; 1
    2006:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    2008:	ec ec       	ldi	r30, 0xCC	; 204
    200a:	f1 e2       	ldi	r31, 0x21	; 33
    200c:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    200e:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    2010:	e0 ea       	ldi	r30, 0xA0	; 160
    2012:	f0 e0       	ldi	r31, 0x00	; 0
    2014:	82 81       	ldd	r24, Z+2	; 0x02
    2016:	82 60       	ori	r24, 0x02	; 2
    2018:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    201a:	78 94       	sei

	return STATUS_OK;
}
    201c:	80 e0       	ldi	r24, 0x00	; 0
    201e:	08 95       	ret

00002020 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    2020:	cf 93       	push	r28
    2022:	df 93       	push	r29
    2024:	1f 92       	push	r1
    2026:	cd b7       	in	r28, 0x3d	; 61
    2028:	de b7       	in	r29, 0x3e	; 62
    202a:	9c 01       	movw	r18, r24
    202c:	fb 01       	movw	r30, r22
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    202e:	89 2b       	or	r24, r25
    2030:	09 f4       	brne	.+2      	; 0x2034 <twi_master_transfer+0x14>
    2032:	51 c0       	rjmp	.+162    	; 0x20d6 <twi_master_transfer+0xb6>
    2034:	30 97       	sbiw	r30, 0x00	; 0
    2036:	09 f4       	brne	.+2      	; 0x203a <twi_master_transfer+0x1a>
    2038:	50 c0       	rjmp	.+160    	; 0x20da <twi_master_transfer+0xba>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    203a:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    203c:	80 91 d5 21 	lds	r24, 0x21D5	; 0x8021d5 <transfer+0x9>
    2040:	88 23       	and	r24, r24
    2042:	19 f0       	breq	.+6      	; 0x204a <twi_master_transfer+0x2a>

		if (no_wait) { return ERR_BUSY; }
    2044:	99 23       	and	r25, r25
    2046:	f1 f3       	breq	.-4      	; 0x2044 <twi_master_transfer+0x24>
    2048:	4a c0       	rjmp	.+148    	; 0x20de <twi_master_transfer+0xbe>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    204a:	8f b7       	in	r24, 0x3f	; 63
    204c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    204e:	f8 94       	cli
	return flags;
    2050:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    2052:	ac ec       	ldi	r26, 0xCC	; 204
    2054:	b1 e2       	ldi	r27, 0x21	; 33
    2056:	91 e0       	ldi	r25, 0x01	; 1
    2058:	19 96       	adiw	r26, 0x09	; 9
    205a:	9c 93       	st	X, r25
    205c:	19 97       	sbiw	r26, 0x09	; 9
	transfer.status = OPERATION_IN_PROGRESS;
    205e:	90 e8       	ldi	r25, 0x80	; 128
    2060:	1a 96       	adiw	r26, 0x0a	; 10
    2062:	9c 93       	st	X, r25
    2064:	1a 97       	sbiw	r26, 0x0a	; 10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2066:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    2068:	2d 93       	st	X+, r18
    206a:	3c 93       	st	X, r19
    206c:	11 97       	sbiw	r26, 0x01	; 1
		transfer.pkg         = (twi_package_t *) package;
    206e:	12 96       	adiw	r26, 0x02	; 2
    2070:	6d 93       	st	X+, r22
    2072:	7c 93       	st	X, r23
    2074:	13 97       	sbiw	r26, 0x03	; 3
		transfer.addr_count  = 0;
    2076:	14 96       	adiw	r26, 0x04	; 4
    2078:	1d 92       	st	X+, r1
    207a:	1c 92       	st	X, r1
    207c:	15 97       	sbiw	r26, 0x05	; 5
		transfer.data_count  = 0;
    207e:	16 96       	adiw	r26, 0x06	; 6
    2080:	1d 92       	st	X+, r1
    2082:	1c 92       	st	X, r1
    2084:	17 97       	sbiw	r26, 0x07	; 7
		transfer.read        = read;
    2086:	18 96       	adiw	r26, 0x08	; 8
    2088:	4c 93       	st	X, r20

		uint8_t const chip = (package->chip) << 1;
    208a:	80 81       	ld	r24, Z
    208c:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    208e:	64 81       	ldd	r22, Z+4	; 0x04
    2090:	75 81       	ldd	r23, Z+5	; 0x05
    2092:	67 2b       	or	r22, r23
    2094:	11 f4       	brne	.+4      	; 0x209a <twi_master_transfer+0x7a>
    2096:	41 11       	cpse	r20, r1
    2098:	03 c0       	rjmp	.+6      	; 0x20a0 <twi_master_transfer+0x80>
			transfer.bus->MASTER.ADDR = chip;
    209a:	f9 01       	movw	r30, r18
    209c:	86 83       	std	Z+6, r24	; 0x06
    209e:	03 c0       	rjmp	.+6      	; 0x20a6 <twi_master_transfer+0x86>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    20a0:	81 60       	ori	r24, 0x01	; 1
    20a2:	f9 01       	movw	r30, r18
    20a4:	86 83       	std	Z+6, r24	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    20a6:	ec ec       	ldi	r30, 0xCC	; 204
    20a8:	f1 e2       	ldi	r31, 0x21	; 33
    20aa:	92 85       	ldd	r25, Z+10	; 0x0a
    20ac:	90 38       	cpi	r25, 0x80	; 128
    20ae:	e9 f3       	breq	.-6      	; 0x20aa <twi_master_transfer+0x8a>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    20b0:	f9 01       	movw	r30, r18
    20b2:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    20b4:	83 70       	andi	r24, 0x03	; 3
    20b6:	81 30       	cpi	r24, 0x01	; 1
    20b8:	49 f0       	breq	.+18     	; 0x20cc <twi_master_transfer+0xac>
    20ba:	ac ec       	ldi	r26, 0xCC	; 204
    20bc:	b1 e2       	ldi	r27, 0x21	; 33
    20be:	ed 91       	ld	r30, X+
    20c0:	fc 91       	ld	r31, X
    20c2:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    20c4:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    20c6:	83 70       	andi	r24, 0x03	; 3
    20c8:	81 30       	cpi	r24, 0x01	; 1
    20ca:	c9 f7       	brne	.-14     	; 0x20be <twi_master_transfer+0x9e>

	status_code_t const status = transfer.status;
    20cc:	ec ec       	ldi	r30, 0xCC	; 204
    20ce:	f1 e2       	ldi	r31, 0x21	; 33
    20d0:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    20d2:	11 86       	std	Z+9, r1	; 0x09
    20d4:	05 c0       	rjmp	.+10     	; 0x20e0 <twi_master_transfer+0xc0>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    20d6:	88 ef       	ldi	r24, 0xF8	; 248
    20d8:	03 c0       	rjmp	.+6      	; 0x20e0 <twi_master_transfer+0xc0>
    20da:	88 ef       	ldi	r24, 0xF8	; 248
    20dc:	01 c0       	rjmp	.+2      	; 0x20e0 <twi_master_transfer+0xc0>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    20de:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    20e0:	0f 90       	pop	r0
    20e2:	df 91       	pop	r29
    20e4:	cf 91       	pop	r28
    20e6:	08 95       	ret

000020e8 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    20e8:	fc 01       	movw	r30, r24
    20ea:	91 81       	ldd	r25, Z+1	; 0x01
    20ec:	95 ff       	sbrs	r25, 5
    20ee:	fd cf       	rjmp	.-6      	; 0x20ea <usart_putchar+0x2>
    20f0:	60 83       	st	Z, r22
    20f2:	80 e0       	ldi	r24, 0x00	; 0
    20f4:	90 e0       	ldi	r25, 0x00	; 0
    20f6:	08 95       	ret

000020f8 <usart_getchar>:
    20f8:	fc 01       	movw	r30, r24
    20fa:	91 81       	ldd	r25, Z+1	; 0x01
    20fc:	99 23       	and	r25, r25
    20fe:	ec f7       	brge	.-6      	; 0x20fa <usart_getchar+0x2>
    2100:	80 81       	ld	r24, Z
    2102:	08 95       	ret

00002104 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    2104:	4f 92       	push	r4
    2106:	5f 92       	push	r5
    2108:	6f 92       	push	r6
    210a:	7f 92       	push	r7
    210c:	8f 92       	push	r8
    210e:	9f 92       	push	r9
    2110:	af 92       	push	r10
    2112:	bf 92       	push	r11
    2114:	ef 92       	push	r14
    2116:	ff 92       	push	r15
    2118:	0f 93       	push	r16
    211a:	1f 93       	push	r17
    211c:	cf 93       	push	r28
    211e:	7c 01       	movw	r14, r24
    2120:	4a 01       	movw	r8, r20
    2122:	5b 01       	movw	r10, r22
    2124:	28 01       	movw	r4, r16
    2126:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    2128:	fc 01       	movw	r30, r24
    212a:	84 81       	ldd	r24, Z+4	; 0x04
    212c:	82 ff       	sbrs	r24, 2
    212e:	16 c0       	rjmp	.+44     	; 0x215c <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    2130:	d9 01       	movw	r26, r18
    2132:	c8 01       	movw	r24, r16
    2134:	68 94       	set
    2136:	12 f8       	bld	r1, 2
    2138:	b6 95       	lsr	r27
    213a:	a7 95       	ror	r26
    213c:	97 95       	ror	r25
    213e:	87 95       	ror	r24
    2140:	16 94       	lsr	r1
    2142:	d1 f7       	brne	.-12     	; 0x2138 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    2144:	b9 01       	movw	r22, r18
    2146:	a8 01       	movw	r20, r16
    2148:	03 2e       	mov	r0, r19
    214a:	36 e1       	ldi	r19, 0x16	; 22
    214c:	76 95       	lsr	r23
    214e:	67 95       	ror	r22
    2150:	57 95       	ror	r21
    2152:	47 95       	ror	r20
    2154:	3a 95       	dec	r19
    2156:	d1 f7       	brne	.-12     	; 0x214c <usart_set_baudrate+0x48>
    2158:	30 2d       	mov	r19, r0
    215a:	15 c0       	rjmp	.+42     	; 0x2186 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    215c:	d9 01       	movw	r26, r18
    215e:	c8 01       	movw	r24, r16
    2160:	68 94       	set
    2162:	13 f8       	bld	r1, 3
    2164:	b6 95       	lsr	r27
    2166:	a7 95       	ror	r26
    2168:	97 95       	ror	r25
    216a:	87 95       	ror	r24
    216c:	16 94       	lsr	r1
    216e:	d1 f7       	brne	.-12     	; 0x2164 <usart_set_baudrate+0x60>
		min_rate /= 2;
    2170:	b9 01       	movw	r22, r18
    2172:	a8 01       	movw	r20, r16
    2174:	03 2e       	mov	r0, r19
    2176:	37 e1       	ldi	r19, 0x17	; 23
    2178:	76 95       	lsr	r23
    217a:	67 95       	ror	r22
    217c:	57 95       	ror	r21
    217e:	47 95       	ror	r20
    2180:	3a 95       	dec	r19
    2182:	d1 f7       	brne	.-12     	; 0x2178 <usart_set_baudrate+0x74>
    2184:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    2186:	88 15       	cp	r24, r8
    2188:	99 05       	cpc	r25, r9
    218a:	aa 05       	cpc	r26, r10
    218c:	bb 05       	cpc	r27, r11
    218e:	08 f4       	brcc	.+2      	; 0x2192 <usart_set_baudrate+0x8e>
    2190:	a6 c0       	rjmp	.+332    	; 0x22de <usart_set_baudrate+0x1da>
    2192:	84 16       	cp	r8, r20
    2194:	95 06       	cpc	r9, r21
    2196:	a6 06       	cpc	r10, r22
    2198:	b7 06       	cpc	r11, r23
    219a:	08 f4       	brcc	.+2      	; 0x219e <usart_set_baudrate+0x9a>
    219c:	a2 c0       	rjmp	.+324    	; 0x22e2 <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    219e:	f7 01       	movw	r30, r14
    21a0:	84 81       	ldd	r24, Z+4	; 0x04
    21a2:	82 fd       	sbrc	r24, 2
    21a4:	04 c0       	rjmp	.+8      	; 0x21ae <usart_set_baudrate+0xaa>
		baud *= 2;
    21a6:	88 0c       	add	r8, r8
    21a8:	99 1c       	adc	r9, r9
    21aa:	aa 1c       	adc	r10, r10
    21ac:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    21ae:	c3 01       	movw	r24, r6
    21b0:	b2 01       	movw	r22, r4
    21b2:	a5 01       	movw	r20, r10
    21b4:	94 01       	movw	r18, r8
    21b6:	0e 94 bf 19 	call	0x337e	; 0x337e <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    21ba:	2f 3f       	cpi	r18, 0xFF	; 255
    21bc:	31 05       	cpc	r19, r1
    21be:	41 05       	cpc	r20, r1
    21c0:	51 05       	cpc	r21, r1
    21c2:	08 f4       	brcc	.+2      	; 0x21c6 <usart_set_baudrate+0xc2>
    21c4:	90 c0       	rjmp	.+288    	; 0x22e6 <usart_set_baudrate+0x1e2>
    21c6:	8f ef       	ldi	r24, 0xFF	; 255
    21c8:	90 e0       	ldi	r25, 0x00	; 0
    21ca:	a0 e0       	ldi	r26, 0x00	; 0
    21cc:	b0 e0       	ldi	r27, 0x00	; 0
    21ce:	c9 ef       	ldi	r28, 0xF9	; 249
    21d0:	05 c0       	rjmp	.+10     	; 0x21dc <usart_set_baudrate+0xd8>
    21d2:	28 17       	cp	r18, r24
    21d4:	39 07       	cpc	r19, r25
    21d6:	4a 07       	cpc	r20, r26
    21d8:	5b 07       	cpc	r21, r27
    21da:	58 f0       	brcs	.+22     	; 0x21f2 <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
    21dc:	88 0f       	add	r24, r24
    21de:	99 1f       	adc	r25, r25
    21e0:	aa 1f       	adc	r26, r26
    21e2:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    21e4:	cd 3f       	cpi	r28, 0xFD	; 253
    21e6:	0c f4       	brge	.+2      	; 0x21ea <usart_set_baudrate+0xe6>
			limit |= 1;
    21e8:	81 60       	ori	r24, 0x01	; 1
    21ea:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    21ec:	c7 30       	cpi	r28, 0x07	; 7
    21ee:	89 f7       	brne	.-30     	; 0x21d2 <usart_set_baudrate+0xce>
    21f0:	4f c0       	rjmp	.+158    	; 0x2290 <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    21f2:	cc 23       	and	r28, r28
    21f4:	0c f0       	brlt	.+2      	; 0x21f8 <usart_set_baudrate+0xf4>
    21f6:	4c c0       	rjmp	.+152    	; 0x2290 <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    21f8:	d5 01       	movw	r26, r10
    21fa:	c4 01       	movw	r24, r8
    21fc:	88 0f       	add	r24, r24
    21fe:	99 1f       	adc	r25, r25
    2200:	aa 1f       	adc	r26, r26
    2202:	bb 1f       	adc	r27, r27
    2204:	88 0f       	add	r24, r24
    2206:	99 1f       	adc	r25, r25
    2208:	aa 1f       	adc	r26, r26
    220a:	bb 1f       	adc	r27, r27
    220c:	88 0f       	add	r24, r24
    220e:	99 1f       	adc	r25, r25
    2210:	aa 1f       	adc	r26, r26
    2212:	bb 1f       	adc	r27, r27
    2214:	48 1a       	sub	r4, r24
    2216:	59 0a       	sbc	r5, r25
    2218:	6a 0a       	sbc	r6, r26
    221a:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    221c:	ce 3f       	cpi	r28, 0xFE	; 254
    221e:	f4 f4       	brge	.+60     	; 0x225c <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    2220:	8d ef       	ldi	r24, 0xFD	; 253
    2222:	9f ef       	ldi	r25, 0xFF	; 255
    2224:	8c 1b       	sub	r24, r28
    2226:	91 09       	sbc	r25, r1
    2228:	c7 fd       	sbrc	r28, 7
    222a:	93 95       	inc	r25
    222c:	04 c0       	rjmp	.+8      	; 0x2236 <usart_set_baudrate+0x132>
    222e:	44 0c       	add	r4, r4
    2230:	55 1c       	adc	r5, r5
    2232:	66 1c       	adc	r6, r6
    2234:	77 1c       	adc	r7, r7
    2236:	8a 95       	dec	r24
    2238:	d2 f7       	brpl	.-12     	; 0x222e <usart_set_baudrate+0x12a>
    223a:	d5 01       	movw	r26, r10
    223c:	c4 01       	movw	r24, r8
    223e:	b6 95       	lsr	r27
    2240:	a7 95       	ror	r26
    2242:	97 95       	ror	r25
    2244:	87 95       	ror	r24
    2246:	bc 01       	movw	r22, r24
    2248:	cd 01       	movw	r24, r26
    224a:	64 0d       	add	r22, r4
    224c:	75 1d       	adc	r23, r5
    224e:	86 1d       	adc	r24, r6
    2250:	97 1d       	adc	r25, r7
    2252:	a5 01       	movw	r20, r10
    2254:	94 01       	movw	r18, r8
    2256:	0e 94 bf 19 	call	0x337e	; 0x337e <__udivmodsi4>
    225a:	37 c0       	rjmp	.+110    	; 0x22ca <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
    225c:	83 e0       	ldi	r24, 0x03	; 3
    225e:	8c 0f       	add	r24, r28
    2260:	a5 01       	movw	r20, r10
    2262:	94 01       	movw	r18, r8
    2264:	04 c0       	rjmp	.+8      	; 0x226e <usart_set_baudrate+0x16a>
    2266:	22 0f       	add	r18, r18
    2268:	33 1f       	adc	r19, r19
    226a:	44 1f       	adc	r20, r20
    226c:	55 1f       	adc	r21, r21
    226e:	8a 95       	dec	r24
    2270:	d2 f7       	brpl	.-12     	; 0x2266 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
    2272:	da 01       	movw	r26, r20
    2274:	c9 01       	movw	r24, r18
    2276:	b6 95       	lsr	r27
    2278:	a7 95       	ror	r26
    227a:	97 95       	ror	r25
    227c:	87 95       	ror	r24
    227e:	bc 01       	movw	r22, r24
    2280:	cd 01       	movw	r24, r26
    2282:	64 0d       	add	r22, r4
    2284:	75 1d       	adc	r23, r5
    2286:	86 1d       	adc	r24, r6
    2288:	97 1d       	adc	r25, r7
    228a:	0e 94 bf 19 	call	0x337e	; 0x337e <__udivmodsi4>
    228e:	1d c0       	rjmp	.+58     	; 0x22ca <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    2290:	83 e0       	ldi	r24, 0x03	; 3
    2292:	8c 0f       	add	r24, r28
    2294:	a5 01       	movw	r20, r10
    2296:	94 01       	movw	r18, r8
    2298:	04 c0       	rjmp	.+8      	; 0x22a2 <usart_set_baudrate+0x19e>
    229a:	22 0f       	add	r18, r18
    229c:	33 1f       	adc	r19, r19
    229e:	44 1f       	adc	r20, r20
    22a0:	55 1f       	adc	r21, r21
    22a2:	8a 95       	dec	r24
    22a4:	d2 f7       	brpl	.-12     	; 0x229a <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
    22a6:	da 01       	movw	r26, r20
    22a8:	c9 01       	movw	r24, r18
    22aa:	b6 95       	lsr	r27
    22ac:	a7 95       	ror	r26
    22ae:	97 95       	ror	r25
    22b0:	87 95       	ror	r24
    22b2:	bc 01       	movw	r22, r24
    22b4:	cd 01       	movw	r24, r26
    22b6:	64 0d       	add	r22, r4
    22b8:	75 1d       	adc	r23, r5
    22ba:	86 1d       	adc	r24, r6
    22bc:	97 1d       	adc	r25, r7
    22be:	0e 94 bf 19 	call	0x337e	; 0x337e <__udivmodsi4>
    22c2:	21 50       	subi	r18, 0x01	; 1
    22c4:	31 09       	sbc	r19, r1
    22c6:	41 09       	sbc	r20, r1
    22c8:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    22ca:	83 2f       	mov	r24, r19
    22cc:	8f 70       	andi	r24, 0x0F	; 15
    22ce:	c2 95       	swap	r28
    22d0:	c0 7f       	andi	r28, 0xF0	; 240
    22d2:	c8 2b       	or	r28, r24
    22d4:	f7 01       	movw	r30, r14
    22d6:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    22d8:	26 83       	std	Z+6, r18	; 0x06

	return true;
    22da:	81 e0       	ldi	r24, 0x01	; 1
    22dc:	18 c0       	rjmp	.+48     	; 0x230e <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    22de:	80 e0       	ldi	r24, 0x00	; 0
    22e0:	16 c0       	rjmp	.+44     	; 0x230e <usart_set_baudrate+0x20a>
    22e2:	80 e0       	ldi	r24, 0x00	; 0
    22e4:	14 c0       	rjmp	.+40     	; 0x230e <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    22e6:	d5 01       	movw	r26, r10
    22e8:	c4 01       	movw	r24, r8
    22ea:	88 0f       	add	r24, r24
    22ec:	99 1f       	adc	r25, r25
    22ee:	aa 1f       	adc	r26, r26
    22f0:	bb 1f       	adc	r27, r27
    22f2:	88 0f       	add	r24, r24
    22f4:	99 1f       	adc	r25, r25
    22f6:	aa 1f       	adc	r26, r26
    22f8:	bb 1f       	adc	r27, r27
    22fa:	88 0f       	add	r24, r24
    22fc:	99 1f       	adc	r25, r25
    22fe:	aa 1f       	adc	r26, r26
    2300:	bb 1f       	adc	r27, r27
    2302:	48 1a       	sub	r4, r24
    2304:	59 0a       	sbc	r5, r25
    2306:	6a 0a       	sbc	r6, r26
    2308:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    230a:	c9 ef       	ldi	r28, 0xF9	; 249
    230c:	89 cf       	rjmp	.-238    	; 0x2220 <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    230e:	cf 91       	pop	r28
    2310:	1f 91       	pop	r17
    2312:	0f 91       	pop	r16
    2314:	ff 90       	pop	r15
    2316:	ef 90       	pop	r14
    2318:	bf 90       	pop	r11
    231a:	af 90       	pop	r10
    231c:	9f 90       	pop	r9
    231e:	8f 90       	pop	r8
    2320:	7f 90       	pop	r7
    2322:	6f 90       	pop	r6
    2324:	5f 90       	pop	r5
    2326:	4f 90       	pop	r4
    2328:	08 95       	ret

0000232a <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    232a:	0f 93       	push	r16
    232c:	1f 93       	push	r17
    232e:	cf 93       	push	r28
    2330:	df 93       	push	r29
    2332:	ec 01       	movw	r28, r24
    2334:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    2336:	00 97       	sbiw	r24, 0x00	; 0
    2338:	09 f4       	brne	.+2      	; 0x233c <usart_init_rs232+0x12>
    233a:	5d c1       	rjmp	.+698    	; 0x25f6 <usart_init_rs232+0x2cc>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    233c:	80 3c       	cpi	r24, 0xC0	; 192
    233e:	91 05       	cpc	r25, r1
    2340:	29 f4       	brne	.+10     	; 0x234c <usart_init_rs232+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    2342:	60 e1       	ldi	r22, 0x10	; 16
    2344:	80 e0       	ldi	r24, 0x00	; 0
    2346:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    234a:	55 c1       	rjmp	.+682    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    234c:	c0 34       	cpi	r28, 0x40	; 64
    234e:	84 e0       	ldi	r24, 0x04	; 4
    2350:	d8 07       	cpc	r29, r24
    2352:	29 f4       	brne	.+10     	; 0x235e <usart_init_rs232+0x34>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    2354:	68 e0       	ldi	r22, 0x08	; 8
    2356:	80 e0       	ldi	r24, 0x00	; 0
    2358:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    235c:	4c c1       	rjmp	.+664    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    235e:	c1 15       	cp	r28, r1
    2360:	e4 e0       	ldi	r30, 0x04	; 4
    2362:	de 07       	cpc	r29, r30
    2364:	29 f4       	brne	.+10     	; 0x2370 <usart_init_rs232+0x46>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    2366:	64 e0       	ldi	r22, 0x04	; 4
    2368:	80 e0       	ldi	r24, 0x00	; 0
    236a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    236e:	43 c1       	rjmp	.+646    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    2370:	c0 38       	cpi	r28, 0x80	; 128
    2372:	f1 e0       	ldi	r31, 0x01	; 1
    2374:	df 07       	cpc	r29, r31
    2376:	29 f4       	brne	.+10     	; 0x2382 <usart_init_rs232+0x58>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    2378:	62 e0       	ldi	r22, 0x02	; 2
    237a:	80 e0       	ldi	r24, 0x00	; 0
    237c:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2380:	3a c1       	rjmp	.+628    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    2382:	c1 15       	cp	r28, r1
    2384:	81 e0       	ldi	r24, 0x01	; 1
    2386:	d8 07       	cpc	r29, r24
    2388:	29 f4       	brne	.+10     	; 0x2394 <usart_init_rs232+0x6a>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    238a:	61 e0       	ldi	r22, 0x01	; 1
    238c:	80 e0       	ldi	r24, 0x00	; 0
    238e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2392:	31 c1       	rjmp	.+610    	; 0x25f6 <usart_init_rs232+0x2cc>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    2394:	c0 38       	cpi	r28, 0x80	; 128
    2396:	e3 e0       	ldi	r30, 0x03	; 3
    2398:	de 07       	cpc	r29, r30
    239a:	29 f4       	brne	.+10     	; 0x23a6 <usart_init_rs232+0x7c>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    239c:	61 e0       	ldi	r22, 0x01	; 1
    239e:	81 e0       	ldi	r24, 0x01	; 1
    23a0:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    23a4:	28 c1       	rjmp	.+592    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    23a6:	c0 39       	cpi	r28, 0x90	; 144
    23a8:	f3 e0       	ldi	r31, 0x03	; 3
    23aa:	df 07       	cpc	r29, r31
    23ac:	29 f4       	brne	.+10     	; 0x23b8 <usart_init_rs232+0x8e>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    23ae:	61 e0       	ldi	r22, 0x01	; 1
    23b0:	82 e0       	ldi	r24, 0x02	; 2
    23b2:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    23b6:	1f c1       	rjmp	.+574    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    23b8:	c1 15       	cp	r28, r1
    23ba:	82 e0       	ldi	r24, 0x02	; 2
    23bc:	d8 07       	cpc	r29, r24
    23be:	29 f4       	brne	.+10     	; 0x23ca <usart_init_rs232+0xa0>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    23c0:	62 e0       	ldi	r22, 0x02	; 2
    23c2:	81 e0       	ldi	r24, 0x01	; 1
    23c4:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    23c8:	16 c1       	rjmp	.+556    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    23ca:	c0 34       	cpi	r28, 0x40	; 64
    23cc:	e2 e0       	ldi	r30, 0x02	; 2
    23ce:	de 07       	cpc	r29, r30
    23d0:	29 f4       	brne	.+10     	; 0x23dc <usart_init_rs232+0xb2>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    23d2:	62 e0       	ldi	r22, 0x02	; 2
    23d4:	82 e0       	ldi	r24, 0x02	; 2
    23d6:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    23da:	0d c1       	rjmp	.+538    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    23dc:	c1 15       	cp	r28, r1
    23de:	f3 e0       	ldi	r31, 0x03	; 3
    23e0:	df 07       	cpc	r29, r31
    23e2:	29 f4       	brne	.+10     	; 0x23ee <usart_init_rs232+0xc4>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    23e4:	64 e0       	ldi	r22, 0x04	; 4
    23e6:	81 e0       	ldi	r24, 0x01	; 1
    23e8:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    23ec:	04 c1       	rjmp	.+520    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    23ee:	c0 32       	cpi	r28, 0x20	; 32
    23f0:	83 e0       	ldi	r24, 0x03	; 3
    23f2:	d8 07       	cpc	r29, r24
    23f4:	29 f4       	brne	.+10     	; 0x2400 <usart_init_rs232+0xd6>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    23f6:	64 e0       	ldi	r22, 0x04	; 4
    23f8:	82 e0       	ldi	r24, 0x02	; 2
    23fa:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    23fe:	fb c0       	rjmp	.+502    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    2400:	c1 15       	cp	r28, r1
    2402:	e8 e0       	ldi	r30, 0x08	; 8
    2404:	de 07       	cpc	r29, r30
    2406:	29 f4       	brne	.+10     	; 0x2412 <usart_init_rs232+0xe8>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    2408:	61 e0       	ldi	r22, 0x01	; 1
    240a:	83 e0       	ldi	r24, 0x03	; 3
    240c:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2410:	f2 c0       	rjmp	.+484    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    2412:	c1 15       	cp	r28, r1
    2414:	f9 e0       	ldi	r31, 0x09	; 9
    2416:	df 07       	cpc	r29, r31
    2418:	29 f4       	brne	.+10     	; 0x2424 <usart_init_rs232+0xfa>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    241a:	61 e0       	ldi	r22, 0x01	; 1
    241c:	84 e0       	ldi	r24, 0x04	; 4
    241e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2422:	e9 c0       	rjmp	.+466    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    2424:	c1 15       	cp	r28, r1
    2426:	8a e0       	ldi	r24, 0x0A	; 10
    2428:	d8 07       	cpc	r29, r24
    242a:	29 f4       	brne	.+10     	; 0x2436 <usart_init_rs232+0x10c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    242c:	61 e0       	ldi	r22, 0x01	; 1
    242e:	85 e0       	ldi	r24, 0x05	; 5
    2430:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2434:	e0 c0       	rjmp	.+448    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    2436:	c1 15       	cp	r28, r1
    2438:	eb e0       	ldi	r30, 0x0B	; 11
    243a:	de 07       	cpc	r29, r30
    243c:	29 f4       	brne	.+10     	; 0x2448 <usart_init_rs232+0x11e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    243e:	61 e0       	ldi	r22, 0x01	; 1
    2440:	86 e0       	ldi	r24, 0x06	; 6
    2442:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2446:	d7 c0       	rjmp	.+430    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    2448:	c0 34       	cpi	r28, 0x40	; 64
    244a:	f8 e0       	ldi	r31, 0x08	; 8
    244c:	df 07       	cpc	r29, r31
    244e:	29 f4       	brne	.+10     	; 0x245a <usart_init_rs232+0x130>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    2450:	62 e0       	ldi	r22, 0x02	; 2
    2452:	83 e0       	ldi	r24, 0x03	; 3
    2454:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2458:	ce c0       	rjmp	.+412    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    245a:	c0 34       	cpi	r28, 0x40	; 64
    245c:	89 e0       	ldi	r24, 0x09	; 9
    245e:	d8 07       	cpc	r29, r24
    2460:	29 f4       	brne	.+10     	; 0x246c <usart_init_rs232+0x142>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    2462:	62 e0       	ldi	r22, 0x02	; 2
    2464:	84 e0       	ldi	r24, 0x04	; 4
    2466:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    246a:	c5 c0       	rjmp	.+394    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    246c:	c0 34       	cpi	r28, 0x40	; 64
    246e:	ea e0       	ldi	r30, 0x0A	; 10
    2470:	de 07       	cpc	r29, r30
    2472:	29 f4       	brne	.+10     	; 0x247e <usart_init_rs232+0x154>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    2474:	62 e0       	ldi	r22, 0x02	; 2
    2476:	85 e0       	ldi	r24, 0x05	; 5
    2478:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    247c:	bc c0       	rjmp	.+376    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    247e:	c0 34       	cpi	r28, 0x40	; 64
    2480:	fb e0       	ldi	r31, 0x0B	; 11
    2482:	df 07       	cpc	r29, r31
    2484:	29 f4       	brne	.+10     	; 0x2490 <usart_init_rs232+0x166>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    2486:	62 e0       	ldi	r22, 0x02	; 2
    2488:	86 e0       	ldi	r24, 0x06	; 6
    248a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    248e:	b3 c0       	rjmp	.+358    	; 0x25f6 <usart_init_rs232+0x2cc>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    2490:	c0 39       	cpi	r28, 0x90	; 144
    2492:	88 e0       	ldi	r24, 0x08	; 8
    2494:	d8 07       	cpc	r29, r24
    2496:	29 f4       	brne	.+10     	; 0x24a2 <usart_init_rs232+0x178>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    2498:	64 e0       	ldi	r22, 0x04	; 4
    249a:	83 e0       	ldi	r24, 0x03	; 3
    249c:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    24a0:	aa c0       	rjmp	.+340    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    24a2:	c0 39       	cpi	r28, 0x90	; 144
    24a4:	e9 e0       	ldi	r30, 0x09	; 9
    24a6:	de 07       	cpc	r29, r30
    24a8:	29 f4       	brne	.+10     	; 0x24b4 <usart_init_rs232+0x18a>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    24aa:	64 e0       	ldi	r22, 0x04	; 4
    24ac:	84 e0       	ldi	r24, 0x04	; 4
    24ae:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    24b2:	a1 c0       	rjmp	.+322    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    24b4:	c0 39       	cpi	r28, 0x90	; 144
    24b6:	fa e0       	ldi	r31, 0x0A	; 10
    24b8:	df 07       	cpc	r29, r31
    24ba:	29 f4       	brne	.+10     	; 0x24c6 <usart_init_rs232+0x19c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    24bc:	64 e0       	ldi	r22, 0x04	; 4
    24be:	85 e0       	ldi	r24, 0x05	; 5
    24c0:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    24c4:	98 c0       	rjmp	.+304    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    24c6:	c0 39       	cpi	r28, 0x90	; 144
    24c8:	8b e0       	ldi	r24, 0x0B	; 11
    24ca:	d8 07       	cpc	r29, r24
    24cc:	29 f4       	brne	.+10     	; 0x24d8 <usart_init_rs232+0x1ae>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    24ce:	64 e0       	ldi	r22, 0x04	; 4
    24d0:	86 e0       	ldi	r24, 0x06	; 6
    24d2:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    24d6:	8f c0       	rjmp	.+286    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    24d8:	c0 3c       	cpi	r28, 0xC0	; 192
    24da:	e8 e0       	ldi	r30, 0x08	; 8
    24dc:	de 07       	cpc	r29, r30
    24de:	29 f4       	brne	.+10     	; 0x24ea <usart_init_rs232+0x1c0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    24e0:	68 e0       	ldi	r22, 0x08	; 8
    24e2:	83 e0       	ldi	r24, 0x03	; 3
    24e4:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    24e8:	86 c0       	rjmp	.+268    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    24ea:	c0 3c       	cpi	r28, 0xC0	; 192
    24ec:	f9 e0       	ldi	r31, 0x09	; 9
    24ee:	df 07       	cpc	r29, r31
    24f0:	29 f4       	brne	.+10     	; 0x24fc <usart_init_rs232+0x1d2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    24f2:	68 e0       	ldi	r22, 0x08	; 8
    24f4:	84 e0       	ldi	r24, 0x04	; 4
    24f6:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    24fa:	7d c0       	rjmp	.+250    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    24fc:	c0 3c       	cpi	r28, 0xC0	; 192
    24fe:	8a e0       	ldi	r24, 0x0A	; 10
    2500:	d8 07       	cpc	r29, r24
    2502:	29 f4       	brne	.+10     	; 0x250e <usart_init_rs232+0x1e4>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    2504:	68 e0       	ldi	r22, 0x08	; 8
    2506:	85 e0       	ldi	r24, 0x05	; 5
    2508:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    250c:	74 c0       	rjmp	.+232    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    250e:	c0 3c       	cpi	r28, 0xC0	; 192
    2510:	eb e0       	ldi	r30, 0x0B	; 11
    2512:	de 07       	cpc	r29, r30
    2514:	29 f4       	brne	.+10     	; 0x2520 <usart_init_rs232+0x1f6>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    2516:	68 e0       	ldi	r22, 0x08	; 8
    2518:	86 e0       	ldi	r24, 0x06	; 6
    251a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    251e:	6b c0       	rjmp	.+214    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    2520:	c0 3a       	cpi	r28, 0xA0	; 160
    2522:	f8 e0       	ldi	r31, 0x08	; 8
    2524:	df 07       	cpc	r29, r31
    2526:	29 f4       	brne	.+10     	; 0x2532 <usart_init_rs232+0x208>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    2528:	60 e1       	ldi	r22, 0x10	; 16
    252a:	83 e0       	ldi	r24, 0x03	; 3
    252c:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2530:	62 c0       	rjmp	.+196    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    2532:	c0 3a       	cpi	r28, 0xA0	; 160
    2534:	89 e0       	ldi	r24, 0x09	; 9
    2536:	d8 07       	cpc	r29, r24
    2538:	29 f4       	brne	.+10     	; 0x2544 <usart_init_rs232+0x21a>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    253a:	60 e1       	ldi	r22, 0x10	; 16
    253c:	84 e0       	ldi	r24, 0x04	; 4
    253e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2542:	59 c0       	rjmp	.+178    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    2544:	c0 3a       	cpi	r28, 0xA0	; 160
    2546:	ea e0       	ldi	r30, 0x0A	; 10
    2548:	de 07       	cpc	r29, r30
    254a:	29 f4       	brne	.+10     	; 0x2556 <usart_init_rs232+0x22c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    254c:	60 e1       	ldi	r22, 0x10	; 16
    254e:	85 e0       	ldi	r24, 0x05	; 5
    2550:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2554:	50 c0       	rjmp	.+160    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    2556:	c0 3a       	cpi	r28, 0xA0	; 160
    2558:	fb e0       	ldi	r31, 0x0B	; 11
    255a:	df 07       	cpc	r29, r31
    255c:	29 f4       	brne	.+10     	; 0x2568 <usart_init_rs232+0x23e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    255e:	60 e1       	ldi	r22, 0x10	; 16
    2560:	86 e0       	ldi	r24, 0x06	; 6
    2562:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2566:	47 c0       	rjmp	.+142    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    2568:	c0 3b       	cpi	r28, 0xB0	; 176
    256a:	88 e0       	ldi	r24, 0x08	; 8
    256c:	d8 07       	cpc	r29, r24
    256e:	29 f4       	brne	.+10     	; 0x257a <usart_init_rs232+0x250>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    2570:	60 e2       	ldi	r22, 0x20	; 32
    2572:	83 e0       	ldi	r24, 0x03	; 3
    2574:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    2578:	3e c0       	rjmp	.+124    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    257a:	c0 3b       	cpi	r28, 0xB0	; 176
    257c:	e9 e0       	ldi	r30, 0x09	; 9
    257e:	de 07       	cpc	r29, r30
    2580:	29 f4       	brne	.+10     	; 0x258c <usart_init_rs232+0x262>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    2582:	60 e2       	ldi	r22, 0x20	; 32
    2584:	84 e0       	ldi	r24, 0x04	; 4
    2586:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    258a:	35 c0       	rjmp	.+106    	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    258c:	c0 3b       	cpi	r28, 0xB0	; 176
    258e:	fa e0       	ldi	r31, 0x0A	; 10
    2590:	df 07       	cpc	r29, r31
    2592:	29 f4       	brne	.+10     	; 0x259e <usart_init_rs232+0x274>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    2594:	60 e2       	ldi	r22, 0x20	; 32
    2596:	85 e0       	ldi	r24, 0x05	; 5
    2598:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    259c:	2c c0       	rjmp	.+88     	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    259e:	c0 3b       	cpi	r28, 0xB0	; 176
    25a0:	8b e0       	ldi	r24, 0x0B	; 11
    25a2:	d8 07       	cpc	r29, r24
    25a4:	29 f4       	brne	.+10     	; 0x25b0 <usart_init_rs232+0x286>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    25a6:	60 e2       	ldi	r22, 0x20	; 32
    25a8:	86 e0       	ldi	r24, 0x06	; 6
    25aa:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    25ae:	23 c0       	rjmp	.+70     	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    25b0:	c0 38       	cpi	r28, 0x80	; 128
    25b2:	e4 e0       	ldi	r30, 0x04	; 4
    25b4:	de 07       	cpc	r29, r30
    25b6:	29 f4       	brne	.+10     	; 0x25c2 <usart_init_rs232+0x298>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    25b8:	60 e4       	ldi	r22, 0x40	; 64
    25ba:	83 e0       	ldi	r24, 0x03	; 3
    25bc:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    25c0:	1a c0       	rjmp	.+52     	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    25c2:	c0 39       	cpi	r28, 0x90	; 144
    25c4:	f4 e0       	ldi	r31, 0x04	; 4
    25c6:	df 07       	cpc	r29, r31
    25c8:	29 f4       	brne	.+10     	; 0x25d4 <usart_init_rs232+0x2aa>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    25ca:	60 e4       	ldi	r22, 0x40	; 64
    25cc:	84 e0       	ldi	r24, 0x04	; 4
    25ce:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    25d2:	11 c0       	rjmp	.+34     	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    25d4:	c0 3a       	cpi	r28, 0xA0	; 160
    25d6:	84 e0       	ldi	r24, 0x04	; 4
    25d8:	d8 07       	cpc	r29, r24
    25da:	29 f4       	brne	.+10     	; 0x25e6 <usart_init_rs232+0x2bc>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    25dc:	60 e4       	ldi	r22, 0x40	; 64
    25de:	85 e0       	ldi	r24, 0x05	; 5
    25e0:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
    25e4:	08 c0       	rjmp	.+16     	; 0x25f6 <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    25e6:	c0 3b       	cpi	r28, 0xB0	; 176
    25e8:	e4 e0       	ldi	r30, 0x04	; 4
    25ea:	de 07       	cpc	r29, r30
    25ec:	21 f4       	brne	.+8      	; 0x25f6 <usart_init_rs232+0x2cc>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    25ee:	60 e4       	ldi	r22, 0x40	; 64
    25f0:	86 e0       	ldi	r24, 0x06	; 6
    25f2:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    25f6:	8d 81       	ldd	r24, Y+5	; 0x05
    25f8:	8f 73       	andi	r24, 0x3F	; 63
    25fa:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    25fc:	f8 01       	movw	r30, r16
    25fe:	95 81       	ldd	r25, Z+5	; 0x05
    2600:	84 81       	ldd	r24, Z+4	; 0x04
    2602:	89 2b       	or	r24, r25
    2604:	96 81       	ldd	r25, Z+6	; 0x06
    2606:	91 11       	cpse	r25, r1
    2608:	98 e0       	ldi	r25, 0x08	; 8
    260a:	89 2b       	or	r24, r25
    260c:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    260e:	f8 01       	movw	r30, r16
    2610:	40 81       	ld	r20, Z
    2612:	51 81       	ldd	r21, Z+1	; 0x01
    2614:	62 81       	ldd	r22, Z+2	; 0x02
    2616:	73 81       	ldd	r23, Z+3	; 0x03
    2618:	00 e0       	ldi	r16, 0x00	; 0
    261a:	18 e4       	ldi	r17, 0x48	; 72
    261c:	28 ee       	ldi	r18, 0xE8	; 232
    261e:	31 e0       	ldi	r19, 0x01	; 1
    2620:	ce 01       	movw	r24, r28
    2622:	70 dd       	rcall	.-1312   	; 0x2104 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    2624:	9c 81       	ldd	r25, Y+4	; 0x04
    2626:	98 60       	ori	r25, 0x08	; 8
    2628:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    262a:	9c 81       	ldd	r25, Y+4	; 0x04
    262c:	90 61       	ori	r25, 0x10	; 16
    262e:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    2630:	df 91       	pop	r29
    2632:	cf 91       	pop	r28
    2634:	1f 91       	pop	r17
    2636:	0f 91       	pop	r16
    2638:	08 95       	ret

0000263a <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    263a:	04 c0       	rjmp	.+8      	; 0x2644 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    263c:	61 50       	subi	r22, 0x01	; 1
    263e:	71 09       	sbc	r23, r1
    2640:	81 09       	sbc	r24, r1
    2642:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    2644:	61 15       	cp	r22, r1
    2646:	71 05       	cpc	r23, r1
    2648:	81 05       	cpc	r24, r1
    264a:	91 05       	cpc	r25, r1
    264c:	b9 f7       	brne	.-18     	; 0x263c <__portable_avr_delay_cycles+0x2>
    264e:	08 95       	ret

00002650 <adv_write_buf>:
 * \param   num_bytes The number of bytes to transmit
 *
 * \return  Nothing.
 */
void adv_write_buf(uint8_t *buffer, int num_bytes)
{
    2650:	ef 92       	push	r14
    2652:	ff 92       	push	r15
    2654:	0f 93       	push	r16
    2656:	1f 93       	push	r17
    2658:	cf 93       	push	r28
    265a:	df 93       	push	r29
	}
#  endif

#elif XMEGA
	/* Transmit each character */
	while (num_bytes-- > 0) {
    265c:	16 16       	cp	r1, r22
    265e:	17 06       	cpc	r1, r23
    2660:	9c f4       	brge	.+38     	; 0x2688 <adv_write_buf+0x38>
    2662:	ec 01       	movw	r28, r24
    2664:	8c 01       	movw	r16, r24
    2666:	06 0f       	add	r16, r22
    2668:	17 1f       	adc	r17, r23
		putchar(*buffer++);         /* write char via usart */
    266a:	0f 2e       	mov	r0, r31
    266c:	fe ee       	ldi	r31, 0xEE	; 238
    266e:	ef 2e       	mov	r14, r31
    2670:	f1 e2       	ldi	r31, 0x21	; 33
    2672:	ff 2e       	mov	r15, r31
    2674:	f0 2d       	mov	r31, r0
    2676:	89 91       	ld	r24, Y+
    2678:	f7 01       	movw	r30, r14
    267a:	62 81       	ldd	r22, Z+2	; 0x02
    267c:	73 81       	ldd	r23, Z+3	; 0x03
    267e:	90 e0       	ldi	r25, 0x00	; 0
    2680:	ee d7       	rcall	.+4060   	; 0x365e <fputc>
	}
#  endif

#elif XMEGA
	/* Transmit each character */
	while (num_bytes-- > 0) {
    2682:	c0 17       	cp	r28, r16
    2684:	d1 07       	cpc	r29, r17
    2686:	b9 f7       	brne	.-18     	; 0x2676 <adv_write_buf+0x26>
		putchar(*buffer++);         /* write char via usart */
	}
#endif

	/* Delay to allow all bytes to output */
	delay_ms(PKT_XMIT_DELAY);
    2688:	6b ea       	ldi	r22, 0xAB	; 171
    268a:	79 e2       	ldi	r23, 0x29	; 41
    268c:	80 e0       	ldi	r24, 0x00	; 0
    268e:	90 e0       	ldi	r25, 0x00	; 0
    2690:	d4 df       	rcall	.-88     	; 0x263a <__portable_avr_delay_cycles>

	return;
}
    2692:	df 91       	pop	r29
    2694:	cf 91       	pop	r28
    2696:	1f 91       	pop	r17
    2698:	0f 91       	pop	r16
    269a:	ff 90       	pop	r15
    269c:	ef 90       	pop	r14
    269e:	08 95       	ret

000026a0 <adv_data_send_1>:
 * \param   stream_num  The ID number of the visualizer data stream
 * \param   timestamp   A 32-bit timestamp value, in microseconds
 * \param   value       The data value to include in the transmitted packet
 */
void adv_data_send_1(uint8_t stream_num, uint32_t timestamp, int32_t value)
{
    26a0:	0f 93       	push	r16
    26a2:	1f 93       	push	r17
    26a4:	cf 93       	push	r28
    26a6:	df 93       	push	r29
    26a8:	cd b7       	in	r28, 0x3d	; 61
    26aa:	de b7       	in	r29, 0x3e	; 62
    26ac:	60 97       	sbiw	r28, 0x10	; 16
    26ae:	cd bf       	out	0x3d, r28	; 61
    26b0:	de bf       	out	0x3e, r29	; 62
		adv_data_field_t field;       /* 1 data field */
		adv_data_end_t end;           /* Ending fields of packet */
	} packet;

	/* Construct packet */
	packet.start.header1 = ADV_PKT_HEADER_1;
    26b2:	9f ef       	ldi	r25, 0xFF	; 255
    26b4:	99 83       	std	Y+1, r25	; 0x01
	packet.start.header2 = ADV_PKT_HEADER_2;
    26b6:	9a e5       	ldi	r25, 0x5A	; 90
    26b8:	9a 83       	std	Y+2, r25	; 0x02
	packet.start.length  = cpu_to_le16(sizeof(packet));
    26ba:	e0 e1       	ldi	r30, 0x10	; 16
    26bc:	f0 e0       	ldi	r31, 0x00	; 0
    26be:	eb 83       	std	Y+3, r30	; 0x03
    26c0:	fc 83       	std	Y+4, r31	; 0x04
	packet.start.type    = ADV_PKT_DATA;
    26c2:	95 e0       	ldi	r25, 0x05	; 5
    26c4:	9d 83       	std	Y+5, r25	; 0x05
	packet.start.stream_num = stream_num;
    26c6:	8e 83       	std	Y+6, r24	; 0x06
	packet.start.time_stamp = cpu_to_le32(timestamp);
    26c8:	4f 83       	std	Y+7, r20	; 0x07
    26ca:	58 87       	std	Y+8, r21	; 0x08
    26cc:	69 87       	std	Y+9, r22	; 0x09
    26ce:	7a 87       	std	Y+10, r23	; 0x0a

	packet.field.value = cpu_to_le32(value);
    26d0:	0b 87       	std	Y+11, r16	; 0x0b
    26d2:	1c 87       	std	Y+12, r17	; 0x0c
    26d4:	2d 87       	std	Y+13, r18	; 0x0d
    26d6:	3e 87       	std	Y+14, r19	; 0x0e

	packet.end.crc = 0x00; /* Not used */
    26d8:	1f 86       	std	Y+15, r1	; 0x0f
	packet.end.mark = ADV_PKT_END;
    26da:	86 e0       	ldi	r24, 0x06	; 6
    26dc:	88 8b       	std	Y+16, r24	; 0x10

	/* Write packet */
	adv_write_buf((uint8_t*)&packet, sizeof(packet));
    26de:	60 e1       	ldi	r22, 0x10	; 16
    26e0:	70 e0       	ldi	r23, 0x00	; 0
    26e2:	ce 01       	movw	r24, r28
    26e4:	01 96       	adiw	r24, 0x01	; 1
    26e6:	b4 df       	rcall	.-152    	; 0x2650 <adv_write_buf>
}
    26e8:	60 96       	adiw	r28, 0x10	; 16
    26ea:	cd bf       	out	0x3d, r28	; 61
    26ec:	de bf       	out	0x3e, r29	; 62
    26ee:	df 91       	pop	r29
    26f0:	cf 91       	pop	r28
    26f2:	1f 91       	pop	r17
    26f4:	0f 91       	pop	r16
    26f6:	08 95       	ret

000026f8 <adv_data_send_3>:
 * \param   value1      Data field 1 value
 * \param   value2      Data field 2 value
 */
void adv_data_send_3(uint8_t stream_num, uint32_t timestamp,
		int32_t value0, int32_t value1, int32_t value2)
{
    26f8:	8f 92       	push	r8
    26fa:	9f 92       	push	r9
    26fc:	af 92       	push	r10
    26fe:	bf 92       	push	r11
    2700:	cf 92       	push	r12
    2702:	df 92       	push	r13
    2704:	ef 92       	push	r14
    2706:	ff 92       	push	r15
    2708:	0f 93       	push	r16
    270a:	1f 93       	push	r17
    270c:	cf 93       	push	r28
    270e:	df 93       	push	r29
    2710:	cd b7       	in	r28, 0x3d	; 61
    2712:	de b7       	in	r29, 0x3e	; 62
    2714:	68 97       	sbiw	r28, 0x18	; 24
    2716:	cd bf       	out	0x3d, r28	; 61
    2718:	de bf       	out	0x3e, r29	; 62
		adv_data_field_t field [3];   /* 3 data fields */
		adv_data_end_t end;           /* Ending fields of packet */
	} packet;

	/* Construct packet */
	packet.start.header1 = ADV_PKT_HEADER_1;
    271a:	9f ef       	ldi	r25, 0xFF	; 255
    271c:	99 83       	std	Y+1, r25	; 0x01
	packet.start.header2 = ADV_PKT_HEADER_2;
    271e:	9a e5       	ldi	r25, 0x5A	; 90
    2720:	9a 83       	std	Y+2, r25	; 0x02
	packet.start.length  = cpu_to_le16(sizeof(packet));
    2722:	e8 e1       	ldi	r30, 0x18	; 24
    2724:	f0 e0       	ldi	r31, 0x00	; 0
    2726:	eb 83       	std	Y+3, r30	; 0x03
    2728:	fc 83       	std	Y+4, r31	; 0x04
	packet.start.type    = ADV_PKT_DATA;
    272a:	95 e0       	ldi	r25, 0x05	; 5
    272c:	9d 83       	std	Y+5, r25	; 0x05
	packet.start.stream_num = stream_num;
    272e:	8e 83       	std	Y+6, r24	; 0x06
	packet.start.time_stamp = cpu_to_le32(timestamp);
    2730:	4f 83       	std	Y+7, r20	; 0x07
    2732:	58 87       	std	Y+8, r21	; 0x08
    2734:	69 87       	std	Y+9, r22	; 0x09
    2736:	7a 87       	std	Y+10, r23	; 0x0a

	packet.field[0].value = cpu_to_le32(value0);
    2738:	0b 87       	std	Y+11, r16	; 0x0b
    273a:	1c 87       	std	Y+12, r17	; 0x0c
    273c:	2d 87       	std	Y+13, r18	; 0x0d
    273e:	3e 87       	std	Y+14, r19	; 0x0e
	packet.field[1].value = cpu_to_le32(value1);
    2740:	cf 86       	std	Y+15, r12	; 0x0f
    2742:	d8 8a       	std	Y+16, r13	; 0x10
    2744:	e9 8a       	std	Y+17, r14	; 0x11
    2746:	fa 8a       	std	Y+18, r15	; 0x12
	packet.field[2].value = cpu_to_le32(value2);
    2748:	8b 8a       	std	Y+19, r8	; 0x13
    274a:	9c 8a       	std	Y+20, r9	; 0x14
    274c:	ad 8a       	std	Y+21, r10	; 0x15
    274e:	be 8a       	std	Y+22, r11	; 0x16

	packet.end.crc = 0x00;  /* Not used */
    2750:	1f 8a       	std	Y+23, r1	; 0x17
	packet.end.mark = ADV_PKT_END;
    2752:	86 e0       	ldi	r24, 0x06	; 6
    2754:	88 8f       	std	Y+24, r24	; 0x18

	/* Write packet */
	adv_write_buf((uint8_t *)&packet, sizeof(packet));
    2756:	68 e1       	ldi	r22, 0x18	; 24
    2758:	70 e0       	ldi	r23, 0x00	; 0
    275a:	ce 01       	movw	r24, r28
    275c:	01 96       	adiw	r24, 0x01	; 1
    275e:	78 df       	rcall	.-272    	; 0x2650 <adv_write_buf>
}
    2760:	68 96       	adiw	r28, 0x18	; 24
    2762:	cd bf       	out	0x3d, r28	; 61
    2764:	de bf       	out	0x3e, r29	; 62
    2766:	df 91       	pop	r29
    2768:	cf 91       	pop	r28
    276a:	1f 91       	pop	r17
    276c:	0f 91       	pop	r16
    276e:	ff 90       	pop	r15
    2770:	ef 90       	pop	r14
    2772:	df 90       	pop	r13
    2774:	cf 90       	pop	r12
    2776:	bf 90       	pop	r11
    2778:	af 90       	pop	r10
    277a:	9f 90       	pop	r9
    277c:	8f 90       	pop	r8
    277e:	08 95       	ret

00002780 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    2780:	04 c0       	rjmp	.+8      	; 0x278a <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    2782:	61 50       	subi	r22, 0x01	; 1
    2784:	71 09       	sbc	r23, r1
    2786:	81 09       	sbc	r24, r1
    2788:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    278a:	61 15       	cp	r22, r1
    278c:	71 05       	cpc	r23, r1
    278e:	81 05       	cpc	r24, r1
    2790:	91 05       	cpc	r25, r1
    2792:	b9 f7       	brne	.-18     	; 0x2782 <__portable_avr_delay_cycles+0x2>
    2794:	08 95       	ret

00002796 <main>:
 * printed via printf() after being read, can be viewed with a serial terminal
 * application on a machine attached to the USB interface on the Xplained
 * board.
 */
int main(void)
{
    2796:	cf 93       	push	r28
    2798:	df 93       	push	r29
    279a:	cd b7       	in	r28, 0x3d	; 61
    279c:	de b7       	in	r29, 0x3e	; 62
    279e:	c8 58       	subi	r28, 0x88	; 136
    27a0:	d1 09       	sbc	r29, r1
    27a2:	cd bf       	out	0x3d, r28	; 61
    27a4:	de bf       	out	0x3e, r29	; 62

	/* Initialize the board (Xplained UC3 or XMEGA & Xplained Sensor boards)
	 * I/O pin mappings and any other configurable resources selected in
	 * the build configuration.
	 */
	sensor_platform_init();
    27a6:	ee d8       	rcall	.-3620   	; 0x1984 <sensor_platform_init>

	/* Attach descriptors to the defined sensor devices. */
	sensor_attach(&light_dev, SENSOR_TYPE_LIGHT, 0, 0);
    27a8:	20 e0       	ldi	r18, 0x00	; 0
    27aa:	30 e0       	ldi	r19, 0x00	; 0
    27ac:	40 e0       	ldi	r20, 0x00	; 0
    27ae:	50 e0       	ldi	r21, 0x00	; 0
    27b0:	60 e2       	ldi	r22, 0x20	; 32
    27b2:	70 e0       	ldi	r23, 0x00	; 0
    27b4:	ce 01       	movw	r24, r28
    27b6:	01 96       	adiw	r24, 0x01	; 1
    27b8:	0e 94 ba 08 	call	0x1174	; 0x1174 <sensor_attach>
	sensor_attach(&prox_dev, SENSOR_TYPE_PROXIMITY, 0, 0);
    27bc:	20 e0       	ldi	r18, 0x00	; 0
    27be:	30 e0       	ldi	r19, 0x00	; 0
    27c0:	40 e0       	ldi	r20, 0x00	; 0
    27c2:	50 e0       	ldi	r21, 0x00	; 0
    27c4:	60 e0       	ldi	r22, 0x00	; 0
    27c6:	71 e0       	ldi	r23, 0x01	; 1
    27c8:	ce 01       	movw	r24, r28
    27ca:	0e 96       	adiw	r24, 0x0e	; 14
    27cc:	0e 94 ba 08 	call	0x1174	; 0x1174 <sensor_attach>

	if (light_dev.err || prox_dev.err) {
    27d0:	88 85       	ldd	r24, Y+8	; 0x08
    27d2:	99 85       	ldd	r25, Y+9	; 0x09
    27d4:	89 2b       	or	r24, r25
    27d6:	21 f4       	brne	.+8      	; 0x27e0 <main+0x4a>
    27d8:	8d 89       	ldd	r24, Y+21	; 0x15
    27da:	9e 89       	ldd	r25, Y+22	; 0x16
    27dc:	89 2b       	or	r24, r25
    27de:	21 f0       	breq	.+8      	; 0x27e8 <main+0x52>
		puts("\rSensor initialization error.");
    27e0:	8e ed       	ldi	r24, 0xDE	; 222
    27e2:	90 e2       	ldi	r25, 0x20	; 32
    27e4:	78 d7       	rcall	.+3824   	; 0x36d6 <puts>
    27e6:	ff cf       	rjmp	.-2      	; 0x27e6 <main+0x50>
    27e8:	8a e0       	ldi	r24, 0x0A	; 10
    27ea:	90 e0       	ldi	r25, 0x00	; 0
    27ec:	c9 57       	subi	r28, 0x79	; 121
    27ee:	df 4f       	sbci	r29, 0xFF	; 255
    27f0:	88 83       	st	Y, r24
    27f2:	99 83       	std	Y+1, r25	; 0x01
    27f4:	c7 58       	subi	r28, 0x87	; 135
    27f6:	d0 40       	sbci	r29, 0x00	; 0
 *
 * \return  bool     true if the call succeeds, else false is returned.
 */
static inline bool sensor_set_sample_rate(sensor_t *sensor, int16_t sample_Hz)
{
	return sensor_ioctl(sensor, SENSOR_SET_SAMPLE_RATE, &sample_Hz);
    27f8:	ae 01       	movw	r20, r28
    27fa:	49 57       	subi	r20, 0x79	; 121
    27fc:	5f 4f       	sbci	r21, 0xFF	; 255
    27fe:	66 e1       	ldi	r22, 0x16	; 22
    2800:	ce 01       	movw	r24, r28
    2802:	01 96       	adiw	r24, 0x01	; 1
    2804:	0e 94 35 09 	call	0x126a	; 0x126a <sensor_ioctl>
			/* Error occurred, loop forever */
		}
	}

	/* Set sample rates for light and proximity sensors */
	if (sensor_set_sample_rate(&light_dev, LIGHT_SAMPLE_RATE) != true) {
    2808:	81 11       	cpse	r24, r1
    280a:	03 c0       	rjmp	.+6      	; 0x2812 <main+0x7c>
		printf("Error setting light sensor sample rate.\r\n");
    280c:	8c ef       	ldi	r24, 0xFC	; 252
    280e:	90 e2       	ldi	r25, 0x20	; 32
    2810:	62 d7       	rcall	.+3780   	; 0x36d6 <puts>
    2812:	84 e6       	ldi	r24, 0x64	; 100
    2814:	90 e0       	ldi	r25, 0x00	; 0
    2816:	cb 57       	subi	r28, 0x7B	; 123
    2818:	df 4f       	sbci	r29, 0xFF	; 255
    281a:	88 83       	st	Y, r24
    281c:	99 83       	std	Y+1, r25	; 0x01
    281e:	c5 58       	subi	r28, 0x85	; 133
    2820:	d0 40       	sbci	r29, 0x00	; 0
    2822:	ae 01       	movw	r20, r28
    2824:	4b 57       	subi	r20, 0x7B	; 123
    2826:	5f 4f       	sbci	r21, 0xFF	; 255
    2828:	66 e1       	ldi	r22, 0x16	; 22
    282a:	ce 01       	movw	r24, r28
    282c:	0e 96       	adiw	r24, 0x0e	; 14
    282e:	0e 94 35 09 	call	0x126a	; 0x126a <sensor_ioctl>
	}

	if (sensor_set_sample_rate(&prox_dev, PROX_SAMPLE_RATE) != true) {
    2832:	81 11       	cpse	r24, r1
		printf("Error setting proximity sensor sample rate.\r\n");
    2834:	03 c0       	rjmp	.+6      	; 0x283c <main+0xa6>
    2836:	85 e2       	ldi	r24, 0x25	; 37
    2838:	91 e2       	ldi	r25, 0x21	; 33
    283a:	4d d7       	rcall	.+3738   	; 0x36d6 <puts>
 *
 * \return  bool    true if the call succeeds, else false is returned.
 */
static inline bool sensor_set_channel(sensor_t *sensor, int16_t channel)
{
	sensor->channel = channel;
    283c:	8f ef       	ldi	r24, 0xFF	; 255
    283e:	9f ef       	ldi	r25, 0xFF	; 255
    2840:	8f 8b       	std	Y+23, r24	; 0x17
    2842:	98 8f       	std	Y+24, r25	; 0x18
	sensor_set_channel(&prox_dev, SENSOR_CHANNEL_ALL);

#if (SET_PROX_THRESHOLD == true)
	/* Manually  set proximity threshold values for each channel */
	/* Otherwise, sensor will use values previously stored in nvram. */
	sensor_set_threshold(&prox_dev, SENSOR_THRESHOLD_NEAR_PROXIMITY,
    2844:	44 e6       	ldi	r20, 0x64	; 100
    2846:	50 e0       	ldi	r21, 0x00	; 0
    2848:	6a e0       	ldi	r22, 0x0A	; 10
    284a:	ce 01       	movw	r24, r28
    284c:	0e 96       	adiw	r24, 0x0e	; 14
    284e:	0e 94 11 09 	call	0x1222	; 0x1222 <sensor_set_threshold>
    2852:	82 e3       	ldi	r24, 0x32	; 50
    2854:	90 e0       	ldi	r25, 0x00	; 0
    2856:	cd 57       	subi	r28, 0x7D	; 125
    2858:	df 4f       	sbci	r29, 0xFF	; 255
    285a:	88 83       	st	Y, r24
    285c:	99 83       	std	Y+1, r25	; 0x01
    285e:	c3 58       	subi	r28, 0x83	; 131
    2860:	d0 40       	sbci	r29, 0x00	; 0
 *
 * \return  bool     true if the call succeeds, else false is returned.
 */
static inline bool sensor_set_current(sensor_t *sensor, int16_t current_mA)
{
	return sensor_ioctl(sensor, SENSOR_SET_CURRENT, &current_mA);
    2862:	ae 01       	movw	r20, r28
    2864:	4d 57       	subi	r20, 0x7D	; 125
    2866:	5f 4f       	sbci	r21, 0xFF	; 255
    2868:	64 e1       	ldi	r22, 0x14	; 20
    286a:	ce 01       	movw	r24, r28
    286c:	0e 96       	adiw	r24, 0x0e	; 14
    286e:	0e 94 35 09 	call	0x126a	; 0x126a <sensor_ioctl>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    2872:	88 e0       	ldi	r24, 0x08	; 8
    2874:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    2878:	80 91 68 06 	lds	r24, 0x0668	; 0x800668 <__TEXT_REGION_LENGTH__+0x700668>
	static sensor_data_t prox_data  = {.scaled = false};

	/* Wait for user to push button before continuing */
	LED_Off(ALL_LEDS);

	while (!SWITCH_PRESSED) {
    287c:	80 ff       	sbrs	r24, 0
    287e:	15 c0       	rjmp	.+42     	; 0x28aa <main+0x114>

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	base->OUTTGL = arch_ioport_pin_to_mask(pin);
    2880:	0f 2e       	mov	r0, r31
    2882:	f0 e8       	ldi	r31, 0x80	; 128
    2884:	cf 2e       	mov	r12, r31
    2886:	f6 e0       	ldi	r31, 0x06	; 6
    2888:	df 2e       	mov	r13, r31
    288a:	f0 2d       	mov	r31, r0
    288c:	ff 24       	eor	r15, r15
    288e:	f3 94       	inc	r15

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    2890:	00 e6       	ldi	r16, 0x60	; 96
    2892:	16 e0       	ldi	r17, 0x06	; 6

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	base->OUTTGL = arch_ioport_pin_to_mask(pin);
    2894:	f6 01       	movw	r30, r12
    2896:	f7 82       	std	Z+7, r15	; 0x07
		/* Just blink LED until button is pushed */
		LED_Toggle(PROMPT_LED);

		delay_ms(50);
    2898:	6b ea       	ldi	r22, 0xAB	; 171
    289a:	71 e1       	ldi	r23, 0x11	; 17
    289c:	84 e0       	ldi	r24, 0x04	; 4
    289e:	90 e0       	ldi	r25, 0x00	; 0
    28a0:	6f df       	rcall	.-290    	; 0x2780 <__portable_avr_delay_cycles>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    28a2:	f8 01       	movw	r30, r16
    28a4:	80 85       	ldd	r24, Z+8	; 0x08
	static sensor_data_t prox_data  = {.scaled = false};

	/* Wait for user to push button before continuing */
	LED_Off(ALL_LEDS);

	while (!SWITCH_PRESSED) {
    28a6:	80 fd       	sbrc	r24, 0
    28a8:	f5 cf       	rjmp	.-22     	; 0x2894 <main+0xfe>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    28aa:	81 e0       	ldi	r24, 0x01	; 1
    28ac:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    28b0:	e0 e6       	ldi	r30, 0x60	; 96
    28b2:	f6 e0       	ldi	r31, 0x06	; 6
    28b4:	80 85       	ldd	r24, Z+8	; 0x08
		delay_ms(50);
	}

	LED_Off(PROMPT_LED);

	while (SWITCH_PRESSED) {
    28b6:	80 ff       	sbrs	r24, 0
    28b8:	fd cf       	rjmp	.-6      	; 0x28b4 <main+0x11e>
	adv_config_stream_t stream; /* Stream config packet */
	adv_config_field_t field;   /* Fata field info packet */
	adv_config_end_t end;       /* Config end packet */

	/* Configuration start packet */
	start.header1     = ADV_PKT_HEADER_1;
    28ba:	66 24       	eor	r6, r6
    28bc:	6a 94       	dec	r6
    28be:	ec 96       	adiw	r28, 0x3c	; 60
    28c0:	6f ae       	std	Y+63, r6	; 0x3f
    28c2:	ec 97       	sbiw	r28, 0x3c	; 60
	start.header2     = ADV_PKT_HEADER_2;
    28c4:	0f 2e       	mov	r0, r31
    28c6:	fa e5       	ldi	r31, 0x5A	; 90
    28c8:	7f 2e       	mov	r7, r31
    28ca:	f0 2d       	mov	r31, r0
    28cc:	ed 96       	adiw	r28, 0x3d	; 61
    28ce:	7f ae       	std	Y+63, r7	; 0x3f
    28d0:	ed 97       	sbiw	r28, 0x3d	; 61
	start.length      = cpu_to_le16(sizeof(adv_config_start_t));
    28d2:	68 94       	set
    28d4:	88 24       	eor	r8, r8
    28d6:	83 f8       	bld	r8, 3
    28d8:	91 2c       	mov	r9, r1
    28da:	ef 96       	adiw	r28, 0x3f	; 63
    28dc:	8e ae       	std	Y+62, r8	; 0x3e
    28de:	9f ae       	std	Y+63, r9	; 0x3f
    28e0:	ef 97       	sbiw	r28, 0x3f	; 63
	start.type        = ADV_PKT_CONFIG_START;
    28e2:	11 e0       	ldi	r17, 0x01	; 1
    28e4:	c1 58       	subi	r28, 0x81	; 129
    28e6:	df 4f       	sbci	r29, 0xFF	; 255
    28e8:	18 83       	st	Y, r17
    28ea:	cf 57       	subi	r28, 0x7F	; 127
    28ec:	d0 40       	sbci	r29, 0x00	; 0
	start.num_streams = 3;
    28ee:	03 e0       	ldi	r16, 0x03	; 3
    28f0:	c0 58       	subi	r28, 0x80	; 128
    28f2:	df 4f       	sbci	r29, 0xFF	; 255
    28f4:	08 83       	st	Y, r16
    28f6:	c0 58       	subi	r28, 0x80	; 128
    28f8:	d0 40       	sbci	r29, 0x00	; 0
	start.crc         = 0x00; /* Not used */
    28fa:	cf 57       	subi	r28, 0x7F	; 127
    28fc:	df 4f       	sbci	r29, 0xFF	; 255
    28fe:	18 82       	st	Y, r1
    2900:	c1 58       	subi	r28, 0x81	; 129
    2902:	d0 40       	sbci	r29, 0x00	; 0
	start.mark        = ADV_PKT_END;
    2904:	0f 2e       	mov	r0, r31
    2906:	f6 e0       	ldi	r31, 0x06	; 6
    2908:	cf 2e       	mov	r12, r31
    290a:	f0 2d       	mov	r31, r0
    290c:	ce 57       	subi	r28, 0x7E	; 126
    290e:	df 4f       	sbci	r29, 0xFF	; 255
    2910:	c8 82       	st	Y, r12
    2912:	c2 58       	subi	r28, 0x82	; 130
    2914:	d0 40       	sbci	r29, 0x00	; 0

	adv_write_buf((uint8_t *)&start, sizeof(start));
    2916:	68 e0       	ldi	r22, 0x08	; 8
    2918:	70 e0       	ldi	r23, 0x00	; 0
    291a:	ce 01       	movw	r24, r28
    291c:	85 58       	subi	r24, 0x85	; 133
    291e:	9f 4f       	sbci	r25, 0xFF	; 255
    2920:	97 de       	rcall	.-722    	; 0x2650 <adv_write_buf>

	/* Common field values for all stream config packets */
	stream.header1  = ADV_PKT_HEADER_1;
    2922:	2e 96       	adiw	r28, 0x0e	; 14
    2924:	6f ae       	std	Y+63, r6	; 0x3f
    2926:	2e 97       	sbiw	r28, 0x0e	; 14
	stream.header2  = ADV_PKT_HEADER_2;
    2928:	2f 96       	adiw	r28, 0x0f	; 15
    292a:	7f ae       	std	Y+63, r7	; 0x3f
    292c:	2f 97       	sbiw	r28, 0x0f	; 15
	stream.type     = ADV_PKT_CONFIG_STREAM;
    292e:	62 96       	adiw	r28, 0x12	; 18
    2930:	0f af       	std	Y+63, r16	; 0x3f
    2932:	62 97       	sbiw	r28, 0x12	; 18
	stream.tick_res = cpu_to_le32(TIMESTAMP_RES);
    2934:	80 e4       	ldi	r24, 0x40	; 64
    2936:	92 e4       	ldi	r25, 0x42	; 66
    2938:	af e0       	ldi	r26, 0x0F	; 15
    293a:	b0 e0       	ldi	r27, 0x00	; 0
    293c:	67 96       	adiw	r28, 0x17	; 23
    293e:	8c af       	std	Y+60, r24	; 0x3c
    2940:	9d af       	std	Y+61, r25	; 0x3d
    2942:	ae af       	std	Y+62, r26	; 0x3e
    2944:	bf af       	std	Y+63, r27	; 0x3f
    2946:	67 97       	sbiw	r28, 0x17	; 23
	stream.length   = cpu_to_le16(sizeof(adv_config_stream_t));
    2948:	86 e2       	ldi	r24, 0x26	; 38
    294a:	90 e0       	ldi	r25, 0x00	; 0
    294c:	61 96       	adiw	r28, 0x11	; 17
    294e:	8e af       	std	Y+62, r24	; 0x3e
    2950:	9f af       	std	Y+63, r25	; 0x3f
    2952:	61 97       	sbiw	r28, 0x11	; 17
	stream.mark     = ADV_PKT_END;
    2954:	e3 96       	adiw	r28, 0x33	; 51
    2956:	cf ae       	std	Y+63, r12	; 0x3f
    2958:	e3 97       	sbiw	r28, 0x33	; 51
	stream.crc      = 0x00; /* Not used */
    295a:	e2 96       	adiw	r28, 0x32	; 50
    295c:	1f ae       	std	Y+63, r1	; 0x3f
    295e:	e2 97       	sbiw	r28, 0x32	; 50

	/* Common field values for all data field descriptor config packets */
	field.header1      = ADV_PKT_HEADER_1;
    2960:	6b 8e       	std	Y+27, r6	; 0x1b
	field.header2      = ADV_PKT_HEADER_2;
    2962:	7c 8e       	std	Y+28, r7	; 0x1c
	field.type         = ADV_PKT_CONFIG_FIELD;
    2964:	84 e0       	ldi	r24, 0x04	; 4
    2966:	8f 8f       	std	Y+31, r24	; 0x1f
	field.length       = cpu_to_le16(sizeof(adv_config_field_t));
    2968:	22 e3       	ldi	r18, 0x32	; 50
    296a:	30 e0       	ldi	r19, 0x00	; 0
    296c:	2d 8f       	std	Y+29, r18	; 0x1d
    296e:	3e 8f       	std	Y+30, r19	; 0x1e
	field.field_length = 4; /* All fields are signed 4-byte integers */
    2970:	8a a3       	std	Y+34, r24	; 0x22
	field.format       = FIELD_FORMAT_SIGNED;
    2972:	1b a3       	std	Y+35, r17	; 0x23
	field.mark         = ADV_PKT_END;
    2974:	2d 96       	adiw	r28, 0x0d	; 13
    2976:	cf ae       	std	Y+63, r12	; 0x3f
    2978:	2d 97       	sbiw	r28, 0x0d	; 13
	field.crc          = 0x00; /* Not used */
    297a:	2c 96       	adiw	r28, 0x0c	; 12
    297c:	1f ae       	std	Y+63, r1	; 0x3f
    297e:	2c 97       	sbiw	r28, 0x0c	; 12

	/* Light stream */
	stream.stream_num = LIGHT_STREAM_NUM;
    2980:	63 96       	adiw	r28, 0x13	; 19
    2982:	1f af       	std	Y+63, r17	; 0x3f
    2984:	63 97       	sbiw	r28, 0x13	; 19
	stream.num_fields = NUM_LIGHT_FIELDS;
    2986:	68 96       	adiw	r28, 0x18	; 24
    2988:	1f af       	std	Y+63, r17	; 0x3f
    298a:	68 97       	sbiw	r28, 0x18	; 24
	strcpy((void *)&(stream.stream_name), "Ambient_Light");
    298c:	0f 2e       	mov	r0, r31
    298e:	fd e4       	ldi	r31, 0x4D	; 77
    2990:	af 2e       	mov	r10, r31
    2992:	b1 2c       	mov	r11, r1
    2994:	f0 2d       	mov	r31, r0
    2996:	ac 0e       	add	r10, r28
    2998:	bd 1e       	adc	r11, r29
    299a:	fb e0       	ldi	r31, 0x0B	; 11
    299c:	af 0e       	add	r10, r31
    299e:	b1 1c       	adc	r11, r1
    29a0:	8e e0       	ldi	r24, 0x0E	; 14
    29a2:	e2 e5       	ldi	r30, 0x52	; 82
    29a4:	f1 e2       	ldi	r31, 0x21	; 33
    29a6:	d5 01       	movw	r26, r10
    29a8:	01 90       	ld	r0, Z+
    29aa:	0d 92       	st	X+, r0
    29ac:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&stream, sizeof(stream));
    29ae:	e1 f7       	brne	.-8      	; 0x29a8 <main+0x212>
    29b0:	66 e2       	ldi	r22, 0x26	; 38
    29b2:	70 e0       	ldi	r23, 0x00	; 0
    29b4:	ce 01       	movw	r24, r28
    29b6:	83 5b       	subi	r24, 0xB3	; 179
    29b8:	9f 4f       	sbci	r25, 0xFF	; 255
    29ba:	4a de       	rcall	.-876    	; 0x2650 <adv_write_buf>

	/* ALS data field */
	field.stream_num = LIGHT_STREAM_NUM;
    29bc:	18 a3       	std	Y+32, r17	; 0x20
	field.field_num  = 1;
    29be:	19 a3       	std	Y+33, r17	; 0x21
	field.min        = cpu_to_le32(0);
    29c0:	1c a2       	std	Y+36, r1	; 0x24
    29c2:	1d a2       	std	Y+37, r1	; 0x25
    29c4:	1e a2       	std	Y+38, r1	; 0x26
    29c6:	1f a2       	std	Y+39, r1	; 0x27
	field.max        = cpu_to_le32(2500);
    29c8:	84 ec       	ldi	r24, 0xC4	; 196
    29ca:	99 e0       	ldi	r25, 0x09	; 9
    29cc:	a0 e0       	ldi	r26, 0x00	; 0
    29ce:	b0 e0       	ldi	r27, 0x00	; 0
    29d0:	88 a7       	std	Y+40, r24	; 0x28
    29d2:	99 a7       	std	Y+41, r25	; 0x29
    29d4:	aa a7       	std	Y+42, r26	; 0x2a
    29d6:	bb a7       	std	Y+43, r27	; 0x2b
	strcpy((void *)&(field.units), "Lx");
    29d8:	8c e4       	ldi	r24, 0x4C	; 76
    29da:	98 e7       	ldi	r25, 0x78	; 120
    29dc:	8c a7       	std	Y+44, r24	; 0x2c
    29de:	9d a7       	std	Y+45, r25	; 0x2d
    29e0:	1e a6       	std	Y+46, r1	; 0x2e
	strcpy((void *)&(field.name), "ALS");
    29e2:	0f 2e       	mov	r0, r31
    29e4:	fb e1       	ldi	r31, 0x1B	; 27
    29e6:	ef 2e       	mov	r14, r31
    29e8:	f1 2c       	mov	r15, r1
    29ea:	f0 2d       	mov	r31, r0
    29ec:	ec 0e       	add	r14, r28
    29ee:	fd 1e       	adc	r15, r29
    29f0:	85 e2       	ldi	r24, 0x25	; 37
    29f2:	e8 0e       	add	r14, r24
    29f4:	f1 1c       	adc	r15, r1
    29f6:	81 e4       	ldi	r24, 0x41	; 65
    29f8:	9c e4       	ldi	r25, 0x4C	; 76
    29fa:	22 96       	adiw	r28, 0x02	; 2
    29fc:	8e af       	std	Y+62, r24	; 0x3e
    29fe:	9f af       	std	Y+63, r25	; 0x3f
    2a00:	22 97       	sbiw	r28, 0x02	; 2
    2a02:	83 e5       	ldi	r24, 0x53	; 83
    2a04:	90 e0       	ldi	r25, 0x00	; 0
    2a06:	f7 01       	movw	r30, r14
    2a08:	82 83       	std	Z+2, r24	; 0x02

	adv_write_buf((uint8_t *)&field, sizeof(field));
    2a0a:	93 83       	std	Z+3, r25	; 0x03
    2a0c:	62 e3       	ldi	r22, 0x32	; 50
    2a0e:	70 e0       	ldi	r23, 0x00	; 0
    2a10:	ce 01       	movw	r24, r28
    2a12:	4b 96       	adiw	r24, 0x1b	; 27
    2a14:	1d de       	rcall	.-966    	; 0x2650 <adv_write_buf>

	/* Proximity stream */
	stream.stream_num = PROX_STREAM_NUM;
    2a16:	68 94       	set
    2a18:	dd 24       	eor	r13, r13
    2a1a:	d1 f8       	bld	r13, 1
    2a1c:	63 96       	adiw	r28, 0x13	; 19
    2a1e:	df ae       	std	Y+63, r13	; 0x3f
    2a20:	63 97       	sbiw	r28, 0x13	; 19
	stream.num_fields = NUM_PROX_FIELDS;
    2a22:	68 96       	adiw	r28, 0x18	; 24
    2a24:	0f af       	std	Y+63, r16	; 0x3f
    2a26:	68 97       	sbiw	r28, 0x18	; 24
	strcpy((void *)&(stream.stream_name), "Proximity");
    2a28:	8a e0       	ldi	r24, 0x0A	; 10
    2a2a:	e0 e6       	ldi	r30, 0x60	; 96
    2a2c:	f1 e2       	ldi	r31, 0x21	; 33
    2a2e:	d5 01       	movw	r26, r10
    2a30:	01 90       	ld	r0, Z+
    2a32:	0d 92       	st	X+, r0
    2a34:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&stream, sizeof(stream));
    2a36:	e1 f7       	brne	.-8      	; 0x2a30 <main+0x29a>
    2a38:	66 e2       	ldi	r22, 0x26	; 38
    2a3a:	70 e0       	ldi	r23, 0x00	; 0
    2a3c:	ce 01       	movw	r24, r28
    2a3e:	83 5b       	subi	r24, 0xB3	; 179
    2a40:	9f 4f       	sbci	r25, 0xFF	; 255
    2a42:	06 de       	rcall	.-1012   	; 0x2650 <adv_write_buf>

	/* Channel 1 data field */
	field.stream_num = PROX_STREAM_NUM;
    2a44:	d8 a2       	std	Y+32, r13	; 0x20
	field.field_num  = 1;
    2a46:	19 a3       	std	Y+33, r17	; 0x21
	field.min        = cpu_to_le32(50);
    2a48:	82 e3       	ldi	r24, 0x32	; 50
    2a4a:	90 e0       	ldi	r25, 0x00	; 0
    2a4c:	a0 e0       	ldi	r26, 0x00	; 0
    2a4e:	b0 e0       	ldi	r27, 0x00	; 0
    2a50:	8c a3       	std	Y+36, r24	; 0x24
    2a52:	9d a3       	std	Y+37, r25	; 0x25
    2a54:	ae a3       	std	Y+38, r26	; 0x26
    2a56:	bf a3       	std	Y+39, r27	; 0x27
	field.max        = cpu_to_le32(150);
    2a58:	86 e9       	ldi	r24, 0x96	; 150
    2a5a:	90 e0       	ldi	r25, 0x00	; 0
    2a5c:	a0 e0       	ldi	r26, 0x00	; 0
    2a5e:	b0 e0       	ldi	r27, 0x00	; 0
    2a60:	88 a7       	std	Y+40, r24	; 0x28
    2a62:	99 a7       	std	Y+41, r25	; 0x29
    2a64:	aa a7       	std	Y+42, r26	; 0x2a
    2a66:	bb a7       	std	Y+43, r27	; 0x2b
	strcpy((void *)&(field.units), "Counts");
    2a68:	87 e0       	ldi	r24, 0x07	; 7
    2a6a:	ea e6       	ldi	r30, 0x6A	; 106
    2a6c:	f1 e2       	ldi	r31, 0x21	; 33
    2a6e:	de 01       	movw	r26, r28
    2a70:	9c 96       	adiw	r26, 0x2c	; 44
    2a72:	01 90       	ld	r0, Z+
    2a74:	0d 92       	st	X+, r0
    2a76:	8a 95       	dec	r24
    2a78:	e1 f7       	brne	.-8      	; 0x2a72 <main+0x2dc>
	strcpy((void *)&(field.name), "IRLED 1");
    2a7a:	88 e0       	ldi	r24, 0x08	; 8
    2a7c:	e1 e7       	ldi	r30, 0x71	; 113
    2a7e:	f1 e2       	ldi	r31, 0x21	; 33
    2a80:	d7 01       	movw	r26, r14
    2a82:	01 90       	ld	r0, Z+
    2a84:	0d 92       	st	X+, r0
    2a86:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&field, sizeof(field));
    2a88:	e1 f7       	brne	.-8      	; 0x2a82 <main+0x2ec>
    2a8a:	62 e3       	ldi	r22, 0x32	; 50
    2a8c:	70 e0       	ldi	r23, 0x00	; 0
    2a8e:	ce 01       	movw	r24, r28
    2a90:	4b 96       	adiw	r24, 0x1b	; 27
    2a92:	de dd       	rcall	.-1092   	; 0x2650 <adv_write_buf>

	/* Channel 2 data field (re-use previous values except name & field
	 * number) */
	field.field_num = 2;
    2a94:	d9 a2       	std	Y+33, r13	; 0x21
	strcpy((void *)&(field.name), "IRLED 2");
    2a96:	88 e0       	ldi	r24, 0x08	; 8
    2a98:	e9 e7       	ldi	r30, 0x79	; 121
    2a9a:	f1 e2       	ldi	r31, 0x21	; 33
    2a9c:	d7 01       	movw	r26, r14
    2a9e:	01 90       	ld	r0, Z+
    2aa0:	0d 92       	st	X+, r0
    2aa2:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&field, sizeof(field));
    2aa4:	e1 f7       	brne	.-8      	; 0x2a9e <main+0x308>
    2aa6:	62 e3       	ldi	r22, 0x32	; 50
    2aa8:	70 e0       	ldi	r23, 0x00	; 0
    2aaa:	ce 01       	movw	r24, r28
    2aac:	4b 96       	adiw	r24, 0x1b	; 27
    2aae:	d0 dd       	rcall	.-1120   	; 0x2650 <adv_write_buf>

	/* Channel 3 data field (re-use previous values except name & field
	 * number) */
	field.field_num = 3;
    2ab0:	09 a3       	std	Y+33, r16	; 0x21
	strcpy((void *)&(field.name), "IRLED 3");
    2ab2:	88 e0       	ldi	r24, 0x08	; 8
    2ab4:	e1 e8       	ldi	r30, 0x81	; 129
    2ab6:	f1 e2       	ldi	r31, 0x21	; 33
    2ab8:	d7 01       	movw	r26, r14
    2aba:	01 90       	ld	r0, Z+
    2abc:	0d 92       	st	X+, r0
    2abe:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&field, sizeof(field));
    2ac0:	e1 f7       	brne	.-8      	; 0x2aba <main+0x324>
    2ac2:	62 e3       	ldi	r22, 0x32	; 50
    2ac4:	70 e0       	ldi	r23, 0x00	; 0
    2ac6:	ce 01       	movw	r24, r28
    2ac8:	4b 96       	adiw	r24, 0x1b	; 27
    2aca:	c2 dd       	rcall	.-1148   	; 0x2650 <adv_write_buf>

	/* Proximity Threshold stream */
	stream.stream_num = PROX_THRESHOLD_STREAM_NUM;
    2acc:	63 96       	adiw	r28, 0x13	; 19
    2ace:	0f af       	std	Y+63, r16	; 0x3f
    2ad0:	63 97       	sbiw	r28, 0x13	; 19
	stream.num_fields = NUM_PROX_THRESHOLD_FIELDS;
    2ad2:	68 96       	adiw	r28, 0x18	; 24
    2ad4:	0f af       	std	Y+63, r16	; 0x3f
    2ad6:	68 97       	sbiw	r28, 0x18	; 24
	strcpy((void *)&(stream.stream_name), "Proximity Threshold");
    2ad8:	84 e1       	ldi	r24, 0x14	; 20
    2ada:	e9 e8       	ldi	r30, 0x89	; 137
    2adc:	f1 e2       	ldi	r31, 0x21	; 33
    2ade:	d5 01       	movw	r26, r10
    2ae0:	01 90       	ld	r0, Z+
    2ae2:	0d 92       	st	X+, r0
    2ae4:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&stream, sizeof(stream));
    2ae6:	e1 f7       	brne	.-8      	; 0x2ae0 <main+0x34a>
    2ae8:	66 e2       	ldi	r22, 0x26	; 38
    2aea:	70 e0       	ldi	r23, 0x00	; 0
    2aec:	ce 01       	movw	r24, r28
    2aee:	83 5b       	subi	r24, 0xB3	; 179
    2af0:	9f 4f       	sbci	r25, 0xFF	; 255
    2af2:	ae dd       	rcall	.-1188   	; 0x2650 <adv_write_buf>

	/* Channel 0 data field */
	field.stream_num = PROX_THRESHOLD_STREAM_NUM;
    2af4:	08 a3       	std	Y+32, r16	; 0x20
	field.field_num  = 1;
    2af6:	19 a3       	std	Y+33, r17	; 0x21
	field.min        = cpu_to_le32(0);
    2af8:	1c a2       	std	Y+36, r1	; 0x24
    2afa:	1d a2       	std	Y+37, r1	; 0x25
    2afc:	1e a2       	std	Y+38, r1	; 0x26
    2afe:	1f a2       	std	Y+39, r1	; 0x27
	field.max        = cpu_to_le32(5);
    2b00:	85 e0       	ldi	r24, 0x05	; 5
    2b02:	90 e0       	ldi	r25, 0x00	; 0
    2b04:	a0 e0       	ldi	r26, 0x00	; 0
    2b06:	b0 e0       	ldi	r27, 0x00	; 0
    2b08:	88 a7       	std	Y+40, r24	; 0x28
    2b0a:	99 a7       	std	Y+41, r25	; 0x29
    2b0c:	aa a7       	std	Y+42, r26	; 0x2a
    2b0e:	bb a7       	std	Y+43, r27	; 0x2b
	strcpy((void *)&(field.units), "Proximity");
    2b10:	8a e0       	ldi	r24, 0x0A	; 10
    2b12:	e0 e6       	ldi	r30, 0x60	; 96
    2b14:	f1 e2       	ldi	r31, 0x21	; 33
    2b16:	de 01       	movw	r26, r28
    2b18:	9c 96       	adiw	r26, 0x2c	; 44
    2b1a:	01 90       	ld	r0, Z+
    2b1c:	0d 92       	st	X+, r0
    2b1e:	8a 95       	dec	r24
	strcpy((void *)&(field.name), "IR LED 1");
    2b20:	e1 f7       	brne	.-8      	; 0x2b1a <main+0x384>
    2b22:	89 e0       	ldi	r24, 0x09	; 9
    2b24:	ed e9       	ldi	r30, 0x9D	; 157
    2b26:	f1 e2       	ldi	r31, 0x21	; 33
    2b28:	d7 01       	movw	r26, r14
    2b2a:	01 90       	ld	r0, Z+
    2b2c:	0d 92       	st	X+, r0
    2b2e:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&field, sizeof(field));
    2b30:	e1 f7       	brne	.-8      	; 0x2b2a <main+0x394>
    2b32:	62 e3       	ldi	r22, 0x32	; 50
    2b34:	70 e0       	ldi	r23, 0x00	; 0
    2b36:	ce 01       	movw	r24, r28
    2b38:	4b 96       	adiw	r24, 0x1b	; 27

	/* Channel 1 data field (re-use previous values except name & field
	 * number) */
	field.field_num = 2;
    2b3a:	8a dd       	rcall	.-1260   	; 0x2650 <adv_write_buf>
	strcpy((void *)&(field.name), "IR LED 2");
    2b3c:	d9 a2       	std	Y+33, r13	; 0x21
    2b3e:	89 e0       	ldi	r24, 0x09	; 9
    2b40:	e6 ea       	ldi	r30, 0xA6	; 166
    2b42:	f1 e2       	ldi	r31, 0x21	; 33
    2b44:	d7 01       	movw	r26, r14
    2b46:	01 90       	ld	r0, Z+
    2b48:	0d 92       	st	X+, r0
    2b4a:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&field, sizeof(field));
    2b4c:	e1 f7       	brne	.-8      	; 0x2b46 <main+0x3b0>
    2b4e:	62 e3       	ldi	r22, 0x32	; 50
    2b50:	70 e0       	ldi	r23, 0x00	; 0
    2b52:	ce 01       	movw	r24, r28
    2b54:	4b 96       	adiw	r24, 0x1b	; 27

	/* Channel 2 data field (re-use previous values except name & field
	 * number) */
	field.field_num = 3;
    2b56:	7c dd       	rcall	.-1288   	; 0x2650 <adv_write_buf>
	strcpy((void *)&(field.name), "IR LED 3");
    2b58:	09 a3       	std	Y+33, r16	; 0x21
    2b5a:	89 e0       	ldi	r24, 0x09	; 9
    2b5c:	ef ea       	ldi	r30, 0xAF	; 175
    2b5e:	f1 e2       	ldi	r31, 0x21	; 33
    2b60:	d7 01       	movw	r26, r14
    2b62:	01 90       	ld	r0, Z+
    2b64:	0d 92       	st	X+, r0
    2b66:	8a 95       	dec	r24

	adv_write_buf((uint8_t *)&field, sizeof(field));
    2b68:	e1 f7       	brne	.-8      	; 0x2b62 <main+0x3cc>
    2b6a:	62 e3       	ldi	r22, 0x32	; 50
    2b6c:	70 e0       	ldi	r23, 0x00	; 0
    2b6e:	ce 01       	movw	r24, r28
    2b70:	4b 96       	adiw	r24, 0x1b	; 27
    2b72:	6e dd       	rcall	.-1316   	; 0x2650 <adv_write_buf>

	/* Configuration end packet */
	end.header1 = ADV_PKT_HEADER_1;
    2b74:	e4 96       	adiw	r28, 0x34	; 52
    2b76:	6f ae       	std	Y+63, r6	; 0x3f
    2b78:	e4 97       	sbiw	r28, 0x34	; 52
	end.header2 = ADV_PKT_HEADER_2;
    2b7a:	e5 96       	adiw	r28, 0x35	; 53
    2b7c:	7f ae       	std	Y+63, r7	; 0x3f
    2b7e:	e5 97       	sbiw	r28, 0x35	; 53
	end.length  = cpu_to_le16(sizeof(adv_config_end_t));
    2b80:	e7 96       	adiw	r28, 0x37	; 55
    2b82:	8e ae       	std	Y+62, r8	; 0x3e
    2b84:	9f ae       	std	Y+63, r9	; 0x3f
    2b86:	e7 97       	sbiw	r28, 0x37	; 55
	end.type    = ADV_PKT_CONFIG_END;
    2b88:	e8 96       	adiw	r28, 0x38	; 56
    2b8a:	df ae       	std	Y+63, r13	; 0x3f
	end.num_streams = 1;
    2b8c:	e8 97       	sbiw	r28, 0x38	; 56
    2b8e:	e9 96       	adiw	r28, 0x39	; 57
    2b90:	1f af       	std	Y+63, r17	; 0x3f
	end.crc     = 0x00; /* Not used */
    2b92:	e9 97       	sbiw	r28, 0x39	; 57
    2b94:	ea 96       	adiw	r28, 0x3a	; 58
    2b96:	1f ae       	std	Y+63, r1	; 0x3f
	end.mark    = ADV_PKT_END;
    2b98:	ea 97       	sbiw	r28, 0x3a	; 58
    2b9a:	eb 96       	adiw	r28, 0x3b	; 59
    2b9c:	cf ae       	std	Y+63, r12	; 0x3f

	adv_write_buf((uint8_t *)&end, sizeof(end));
    2b9e:	eb 97       	sbiw	r28, 0x3b	; 59
    2ba0:	68 e0       	ldi	r22, 0x08	; 8
    2ba2:	70 e0       	ldi	r23, 0x00	; 0
    2ba4:	ce 01       	movw	r24, r28
    2ba6:	8d 58       	subi	r24, 0x8D	; 141
    2ba8:	9f 4f       	sbci	r25, 0xFF	; 255
    2baa:	52 dd       	rcall	.-1372   	; 0x2650 <adv_write_buf>

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	base->OUTTGL = arch_ioport_pin_to_mask(pin);
    2bac:	33 24       	eor	r3, r3
    2bae:	33 94       	inc	r3
    2bb0:	23 2c       	mov	r2, r3

	while (true) {
		LED_Toggle(PROMPT_LED);

		/* Read sensor values */
		prox_data.scaled = false;
    2bb2:	0f 2e       	mov	r0, r31
    2bb4:	f7 ed       	ldi	r31, 0xD7	; 215
    2bb6:	6f 2e       	mov	r6, r31
    2bb8:	f1 e2       	ldi	r31, 0x21	; 33
    2bba:	7f 2e       	mov	r7, r31
    2bbc:	f0 2d       	mov	r31, r0
    2bbe:	20 92 87 06 	sts	0x0687, r2	; 0x800687 <__TEXT_REGION_LENGTH__+0x700687>
    2bc2:	f3 01       	movw	r30, r6
    2bc4:	10 8a       	std	Z+16, r1	; 0x10
 *
 * \return bool     true if the call succeeds, else false is returned.
 */
static inline bool sensor_get_light(sensor_t *sensor, sensor_data_t *data)
{
	return sensor_read(sensor, SENSOR_READ_LIGHT, data);
    2bc6:	49 e4       	ldi	r20, 0x49	; 73
    2bc8:	50 e2       	ldi	r21, 0x20	; 32
    2bca:	65 e0       	ldi	r22, 0x05	; 5
    2bcc:	ce 01       	movw	r24, r28
    2bce:	01 96       	adiw	r24, 0x01	; 1
    2bd0:	0e 94 ed 08 	call	0x11da	; 0x11da <sensor_read>
		sensor_get_light(&light_dev, &light_data);

		adv_data_send_1(LIGHT_STREAM_NUM, light_data.timestamp,
    2bd4:	0f 2e       	mov	r0, r31
    2bd6:	f9 e4       	ldi	r31, 0x49	; 73
    2bd8:	4f 2e       	mov	r4, r31
    2bda:	f0 e2       	ldi	r31, 0x20	; 32
    2bdc:	5f 2e       	mov	r5, r31
    2bde:	f0 2d       	mov	r31, r0
    2be0:	f2 01       	movw	r30, r4
    2be2:	00 81       	ld	r16, Z
    2be4:	11 81       	ldd	r17, Z+1	; 0x01
    2be6:	22 81       	ldd	r18, Z+2	; 0x02
    2be8:	33 81       	ldd	r19, Z+3	; 0x03
    2bea:	44 85       	ldd	r20, Z+12	; 0x0c
    2bec:	55 85       	ldd	r21, Z+13	; 0x0d
    2bee:	66 85       	ldd	r22, Z+14	; 0x0e
    2bf0:	77 85       	ldd	r23, Z+15	; 0x0f
    2bf2:	83 2d       	mov	r24, r3
				light_data.light.value);

		delay_ms(15);
    2bf4:	55 dd       	rcall	.-1366   	; 0x26a0 <adv_data_send_1>
    2bf6:	61 e8       	ldi	r22, 0x81	; 129
    2bf8:	78 e3       	ldi	r23, 0x38	; 56
    2bfa:	81 e0       	ldi	r24, 0x01	; 1
    2bfc:	90 e0       	ldi	r25, 0x00	; 0
    2bfe:	c0 dd       	rcall	.-1152   	; 0x2780 <__portable_avr_delay_cycles>
 *
 * \return bool     true if the call succeeds, else false is returned.
 */
static inline bool sensor_get_proximity(sensor_t *sensor, sensor_data_t *data)
{
	return sensor_read(sensor, SENSOR_READ_PROXIMITY, data);
    2c00:	a3 01       	movw	r20, r6
    2c02:	67 e0       	ldi	r22, 0x07	; 7
    2c04:	ce 01       	movw	r24, r28
    2c06:	0e 96       	adiw	r24, 0x0e	; 14
    2c08:	0e 94 ed 08 	call	0x11da	; 0x11da <sensor_read>
		sensor_get_proximity(&prox_dev, &prox_data);

		adv_data_send_3(PROX_STREAM_NUM, light_data.timestamp,
    2c0c:	f3 01       	movw	r30, r6
    2c0e:	80 84       	ldd	r8, Z+8	; 0x08
    2c10:	91 84       	ldd	r9, Z+9	; 0x09
    2c12:	a2 84       	ldd	r10, Z+10	; 0x0a
    2c14:	b3 84       	ldd	r11, Z+11	; 0x0b
    2c16:	c4 80       	ldd	r12, Z+4	; 0x04
    2c18:	d5 80       	ldd	r13, Z+5	; 0x05
    2c1a:	e6 80       	ldd	r14, Z+6	; 0x06
    2c1c:	f7 80       	ldd	r15, Z+7	; 0x07
    2c1e:	00 81       	ld	r16, Z
    2c20:	11 81       	ldd	r17, Z+1	; 0x01
    2c22:	22 81       	ldd	r18, Z+2	; 0x02
    2c24:	33 81       	ldd	r19, Z+3	; 0x03
    2c26:	f2 01       	movw	r30, r4
    2c28:	44 85       	ldd	r20, Z+12	; 0x0c
    2c2a:	55 85       	ldd	r21, Z+13	; 0x0d
    2c2c:	66 85       	ldd	r22, Z+14	; 0x0e
    2c2e:	77 85       	ldd	r23, Z+15	; 0x0f
    2c30:	82 e0       	ldi	r24, 0x02	; 2
				prox_data.proximity.value[0],
				prox_data.proximity.value[1],
				prox_data.proximity.value[2]);

		delay_ms(15);
    2c32:	62 dd       	rcall	.-1340   	; 0x26f8 <adv_data_send_3>
    2c34:	61 e8       	ldi	r22, 0x81	; 129
    2c36:	78 e3       	ldi	r23, 0x38	; 56
    2c38:	81 e0       	ldi	r24, 0x01	; 1
    2c3a:	90 e0       	ldi	r25, 0x00	; 0
    2c3c:	a1 dd       	rcall	.-1214   	; 0x2780 <__portable_avr_delay_cycles>
		prox_data.scaled = true;
    2c3e:	f3 01       	movw	r30, r6
    2c40:	30 8a       	std	Z+16, r3	; 0x10
    2c42:	a3 01       	movw	r20, r6
    2c44:	67 e0       	ldi	r22, 0x07	; 7
    2c46:	ce 01       	movw	r24, r28
    2c48:	0e 96       	adiw	r24, 0x0e	; 14
    2c4a:	0e 94 ed 08 	call	0x11da	; 0x11da <sensor_read>
		sensor_get_proximity(&prox_dev, &prox_data);

		adv_data_send_3(PROX_THRESHOLD_STREAM_NUM, light_data.timestamp,
    2c4e:	f3 01       	movw	r30, r6
    2c50:	80 84       	ldd	r8, Z+8	; 0x08
    2c52:	91 84       	ldd	r9, Z+9	; 0x09
    2c54:	a2 84       	ldd	r10, Z+10	; 0x0a
    2c56:	b3 84       	ldd	r11, Z+11	; 0x0b
    2c58:	c4 80       	ldd	r12, Z+4	; 0x04
    2c5a:	d5 80       	ldd	r13, Z+5	; 0x05
    2c5c:	e6 80       	ldd	r14, Z+6	; 0x06
    2c5e:	f7 80       	ldd	r15, Z+7	; 0x07
    2c60:	00 81       	ld	r16, Z
    2c62:	11 81       	ldd	r17, Z+1	; 0x01
    2c64:	22 81       	ldd	r18, Z+2	; 0x02
    2c66:	33 81       	ldd	r19, Z+3	; 0x03
    2c68:	f2 01       	movw	r30, r4
    2c6a:	44 85       	ldd	r20, Z+12	; 0x0c
    2c6c:	55 85       	ldd	r21, Z+13	; 0x0d
    2c6e:	66 85       	ldd	r22, Z+14	; 0x0e
    2c70:	77 85       	ldd	r23, Z+15	; 0x0f
    2c72:	83 e0       	ldi	r24, 0x03	; 3
    2c74:	41 dd       	rcall	.-1406   	; 0x26f8 <adv_data_send_3>
    2c76:	a3 cf       	rjmp	.-186    	; 0x2bbe <main+0x428>

00002c78 <vfprintf>:
    2c78:	2f 92       	push	r2
    2c7a:	3f 92       	push	r3
    2c7c:	4f 92       	push	r4
    2c7e:	5f 92       	push	r5
    2c80:	6f 92       	push	r6
    2c82:	7f 92       	push	r7
    2c84:	8f 92       	push	r8
    2c86:	9f 92       	push	r9
    2c88:	af 92       	push	r10
    2c8a:	bf 92       	push	r11
    2c8c:	cf 92       	push	r12
    2c8e:	df 92       	push	r13
    2c90:	ef 92       	push	r14
    2c92:	ff 92       	push	r15
    2c94:	0f 93       	push	r16
    2c96:	1f 93       	push	r17
    2c98:	cf 93       	push	r28
    2c9a:	df 93       	push	r29
    2c9c:	cd b7       	in	r28, 0x3d	; 61
    2c9e:	de b7       	in	r29, 0x3e	; 62
    2ca0:	60 97       	sbiw	r28, 0x10	; 16
    2ca2:	cd bf       	out	0x3d, r28	; 61
    2ca4:	de bf       	out	0x3e, r29	; 62
    2ca6:	7c 01       	movw	r14, r24
    2ca8:	1b 01       	movw	r2, r22
    2caa:	6a 01       	movw	r12, r20
    2cac:	fc 01       	movw	r30, r24
    2cae:	16 82       	std	Z+6, r1	; 0x06
    2cb0:	17 82       	std	Z+7, r1	; 0x07
    2cb2:	83 81       	ldd	r24, Z+3	; 0x03
    2cb4:	81 ff       	sbrs	r24, 1
    2cb6:	2a c3       	rjmp	.+1620   	; 0x330c <vfprintf+0x694>
    2cb8:	9e 01       	movw	r18, r28
    2cba:	2f 5f       	subi	r18, 0xFF	; 255
    2cbc:	3f 4f       	sbci	r19, 0xFF	; 255
    2cbe:	39 01       	movw	r6, r18
    2cc0:	f7 01       	movw	r30, r14
    2cc2:	93 81       	ldd	r25, Z+3	; 0x03
    2cc4:	f1 01       	movw	r30, r2
    2cc6:	93 fd       	sbrc	r25, 3
    2cc8:	85 91       	lpm	r24, Z+
    2cca:	93 ff       	sbrs	r25, 3
    2ccc:	81 91       	ld	r24, Z+
    2cce:	1f 01       	movw	r2, r30
    2cd0:	88 23       	and	r24, r24
    2cd2:	09 f4       	brne	.+2      	; 0x2cd6 <vfprintf+0x5e>
    2cd4:	17 c3       	rjmp	.+1582   	; 0x3304 <vfprintf+0x68c>
    2cd6:	85 32       	cpi	r24, 0x25	; 37
    2cd8:	39 f4       	brne	.+14     	; 0x2ce8 <vfprintf+0x70>
    2cda:	93 fd       	sbrc	r25, 3
    2cdc:	85 91       	lpm	r24, Z+
    2cde:	93 ff       	sbrs	r25, 3
    2ce0:	81 91       	ld	r24, Z+
    2ce2:	1f 01       	movw	r2, r30
    2ce4:	85 32       	cpi	r24, 0x25	; 37
    2ce6:	31 f4       	brne	.+12     	; 0x2cf4 <vfprintf+0x7c>
    2ce8:	b7 01       	movw	r22, r14
    2cea:	90 e0       	ldi	r25, 0x00	; 0
    2cec:	b8 d4       	rcall	.+2416   	; 0x365e <fputc>
    2cee:	56 01       	movw	r10, r12
    2cf0:	65 01       	movw	r12, r10
    2cf2:	e6 cf       	rjmp	.-52     	; 0x2cc0 <vfprintf+0x48>
    2cf4:	10 e0       	ldi	r17, 0x00	; 0
    2cf6:	51 2c       	mov	r5, r1
    2cf8:	91 2c       	mov	r9, r1
    2cfa:	ff e1       	ldi	r31, 0x1F	; 31
    2cfc:	f9 15       	cp	r31, r9
    2cfe:	d8 f0       	brcs	.+54     	; 0x2d36 <vfprintf+0xbe>
    2d00:	8b 32       	cpi	r24, 0x2B	; 43
    2d02:	79 f0       	breq	.+30     	; 0x2d22 <vfprintf+0xaa>
    2d04:	38 f4       	brcc	.+14     	; 0x2d14 <vfprintf+0x9c>
    2d06:	80 32       	cpi	r24, 0x20	; 32
    2d08:	79 f0       	breq	.+30     	; 0x2d28 <vfprintf+0xb0>
    2d0a:	83 32       	cpi	r24, 0x23	; 35
    2d0c:	a1 f4       	brne	.+40     	; 0x2d36 <vfprintf+0xbe>
    2d0e:	f9 2d       	mov	r31, r9
    2d10:	f0 61       	ori	r31, 0x10	; 16
    2d12:	2e c0       	rjmp	.+92     	; 0x2d70 <vfprintf+0xf8>
    2d14:	8d 32       	cpi	r24, 0x2D	; 45
    2d16:	61 f0       	breq	.+24     	; 0x2d30 <vfprintf+0xb8>
    2d18:	80 33       	cpi	r24, 0x30	; 48
    2d1a:	69 f4       	brne	.+26     	; 0x2d36 <vfprintf+0xbe>
    2d1c:	29 2d       	mov	r18, r9
    2d1e:	21 60       	ori	r18, 0x01	; 1
    2d20:	2d c0       	rjmp	.+90     	; 0x2d7c <vfprintf+0x104>
    2d22:	39 2d       	mov	r19, r9
    2d24:	32 60       	ori	r19, 0x02	; 2
    2d26:	93 2e       	mov	r9, r19
    2d28:	89 2d       	mov	r24, r9
    2d2a:	84 60       	ori	r24, 0x04	; 4
    2d2c:	98 2e       	mov	r9, r24
    2d2e:	2a c0       	rjmp	.+84     	; 0x2d84 <vfprintf+0x10c>
    2d30:	e9 2d       	mov	r30, r9
    2d32:	e8 60       	ori	r30, 0x08	; 8
    2d34:	15 c0       	rjmp	.+42     	; 0x2d60 <vfprintf+0xe8>
    2d36:	97 fc       	sbrc	r9, 7
    2d38:	2d c0       	rjmp	.+90     	; 0x2d94 <vfprintf+0x11c>
    2d3a:	20 ed       	ldi	r18, 0xD0	; 208
    2d3c:	28 0f       	add	r18, r24
    2d3e:	2a 30       	cpi	r18, 0x0A	; 10
    2d40:	88 f4       	brcc	.+34     	; 0x2d64 <vfprintf+0xec>
    2d42:	96 fe       	sbrs	r9, 6
    2d44:	06 c0       	rjmp	.+12     	; 0x2d52 <vfprintf+0xda>
    2d46:	3a e0       	ldi	r19, 0x0A	; 10
    2d48:	13 9f       	mul	r17, r19
    2d4a:	20 0d       	add	r18, r0
    2d4c:	11 24       	eor	r1, r1
    2d4e:	12 2f       	mov	r17, r18
    2d50:	19 c0       	rjmp	.+50     	; 0x2d84 <vfprintf+0x10c>
    2d52:	8a e0       	ldi	r24, 0x0A	; 10
    2d54:	58 9e       	mul	r5, r24
    2d56:	20 0d       	add	r18, r0
    2d58:	11 24       	eor	r1, r1
    2d5a:	52 2e       	mov	r5, r18
    2d5c:	e9 2d       	mov	r30, r9
    2d5e:	e0 62       	ori	r30, 0x20	; 32
    2d60:	9e 2e       	mov	r9, r30
    2d62:	10 c0       	rjmp	.+32     	; 0x2d84 <vfprintf+0x10c>
    2d64:	8e 32       	cpi	r24, 0x2E	; 46
    2d66:	31 f4       	brne	.+12     	; 0x2d74 <vfprintf+0xfc>
    2d68:	96 fc       	sbrc	r9, 6
    2d6a:	cc c2       	rjmp	.+1432   	; 0x3304 <vfprintf+0x68c>
    2d6c:	f9 2d       	mov	r31, r9
    2d6e:	f0 64       	ori	r31, 0x40	; 64
    2d70:	9f 2e       	mov	r9, r31
    2d72:	08 c0       	rjmp	.+16     	; 0x2d84 <vfprintf+0x10c>
    2d74:	8c 36       	cpi	r24, 0x6C	; 108
    2d76:	21 f4       	brne	.+8      	; 0x2d80 <vfprintf+0x108>
    2d78:	29 2d       	mov	r18, r9
    2d7a:	20 68       	ori	r18, 0x80	; 128
    2d7c:	92 2e       	mov	r9, r18
    2d7e:	02 c0       	rjmp	.+4      	; 0x2d84 <vfprintf+0x10c>
    2d80:	88 36       	cpi	r24, 0x68	; 104
    2d82:	41 f4       	brne	.+16     	; 0x2d94 <vfprintf+0x11c>
    2d84:	f1 01       	movw	r30, r2
    2d86:	93 fd       	sbrc	r25, 3
    2d88:	85 91       	lpm	r24, Z+
    2d8a:	93 ff       	sbrs	r25, 3
    2d8c:	81 91       	ld	r24, Z+
    2d8e:	1f 01       	movw	r2, r30
    2d90:	81 11       	cpse	r24, r1
    2d92:	b3 cf       	rjmp	.-154    	; 0x2cfa <vfprintf+0x82>
    2d94:	9b eb       	ldi	r25, 0xBB	; 187
    2d96:	98 0f       	add	r25, r24
    2d98:	93 30       	cpi	r25, 0x03	; 3
    2d9a:	20 f4       	brcc	.+8      	; 0x2da4 <vfprintf+0x12c>
    2d9c:	99 2d       	mov	r25, r9
    2d9e:	90 61       	ori	r25, 0x10	; 16
    2da0:	80 5e       	subi	r24, 0xE0	; 224
    2da2:	07 c0       	rjmp	.+14     	; 0x2db2 <vfprintf+0x13a>
    2da4:	9b e9       	ldi	r25, 0x9B	; 155
    2da6:	98 0f       	add	r25, r24
    2da8:	93 30       	cpi	r25, 0x03	; 3
    2daa:	08 f0       	brcs	.+2      	; 0x2dae <vfprintf+0x136>
    2dac:	59 c1       	rjmp	.+690    	; 0x3060 <vfprintf+0x3e8>
    2dae:	99 2d       	mov	r25, r9
    2db0:	9f 7e       	andi	r25, 0xEF	; 239
    2db2:	96 ff       	sbrs	r25, 6
    2db4:	16 e0       	ldi	r17, 0x06	; 6
    2db6:	9f 73       	andi	r25, 0x3F	; 63
    2db8:	99 2e       	mov	r9, r25
    2dba:	85 36       	cpi	r24, 0x65	; 101
    2dbc:	19 f4       	brne	.+6      	; 0x2dc4 <vfprintf+0x14c>
    2dbe:	90 64       	ori	r25, 0x40	; 64
    2dc0:	99 2e       	mov	r9, r25
    2dc2:	08 c0       	rjmp	.+16     	; 0x2dd4 <vfprintf+0x15c>
    2dc4:	86 36       	cpi	r24, 0x66	; 102
    2dc6:	21 f4       	brne	.+8      	; 0x2dd0 <vfprintf+0x158>
    2dc8:	39 2f       	mov	r19, r25
    2dca:	30 68       	ori	r19, 0x80	; 128
    2dcc:	93 2e       	mov	r9, r19
    2dce:	02 c0       	rjmp	.+4      	; 0x2dd4 <vfprintf+0x15c>
    2dd0:	11 11       	cpse	r17, r1
    2dd2:	11 50       	subi	r17, 0x01	; 1
    2dd4:	97 fe       	sbrs	r9, 7
    2dd6:	07 c0       	rjmp	.+14     	; 0x2de6 <vfprintf+0x16e>
    2dd8:	1c 33       	cpi	r17, 0x3C	; 60
    2dda:	50 f4       	brcc	.+20     	; 0x2df0 <vfprintf+0x178>
    2ddc:	44 24       	eor	r4, r4
    2dde:	43 94       	inc	r4
    2de0:	41 0e       	add	r4, r17
    2de2:	27 e0       	ldi	r18, 0x07	; 7
    2de4:	0b c0       	rjmp	.+22     	; 0x2dfc <vfprintf+0x184>
    2de6:	18 30       	cpi	r17, 0x08	; 8
    2de8:	38 f0       	brcs	.+14     	; 0x2df8 <vfprintf+0x180>
    2dea:	27 e0       	ldi	r18, 0x07	; 7
    2dec:	17 e0       	ldi	r17, 0x07	; 7
    2dee:	05 c0       	rjmp	.+10     	; 0x2dfa <vfprintf+0x182>
    2df0:	27 e0       	ldi	r18, 0x07	; 7
    2df2:	9c e3       	ldi	r25, 0x3C	; 60
    2df4:	49 2e       	mov	r4, r25
    2df6:	02 c0       	rjmp	.+4      	; 0x2dfc <vfprintf+0x184>
    2df8:	21 2f       	mov	r18, r17
    2dfa:	41 2c       	mov	r4, r1
    2dfc:	56 01       	movw	r10, r12
    2dfe:	84 e0       	ldi	r24, 0x04	; 4
    2e00:	a8 0e       	add	r10, r24
    2e02:	b1 1c       	adc	r11, r1
    2e04:	f6 01       	movw	r30, r12
    2e06:	60 81       	ld	r22, Z
    2e08:	71 81       	ldd	r23, Z+1	; 0x01
    2e0a:	82 81       	ldd	r24, Z+2	; 0x02
    2e0c:	93 81       	ldd	r25, Z+3	; 0x03
    2e0e:	04 2d       	mov	r16, r4
    2e10:	a3 01       	movw	r20, r6
    2e12:	e0 d2       	rcall	.+1472   	; 0x33d4 <__ftoa_engine>
    2e14:	6c 01       	movw	r12, r24
    2e16:	f9 81       	ldd	r31, Y+1	; 0x01
    2e18:	fc 87       	std	Y+12, r31	; 0x0c
    2e1a:	f0 ff       	sbrs	r31, 0
    2e1c:	02 c0       	rjmp	.+4      	; 0x2e22 <vfprintf+0x1aa>
    2e1e:	f3 ff       	sbrs	r31, 3
    2e20:	06 c0       	rjmp	.+12     	; 0x2e2e <vfprintf+0x1b6>
    2e22:	91 fc       	sbrc	r9, 1
    2e24:	06 c0       	rjmp	.+12     	; 0x2e32 <vfprintf+0x1ba>
    2e26:	92 fe       	sbrs	r9, 2
    2e28:	06 c0       	rjmp	.+12     	; 0x2e36 <vfprintf+0x1be>
    2e2a:	00 e2       	ldi	r16, 0x20	; 32
    2e2c:	05 c0       	rjmp	.+10     	; 0x2e38 <vfprintf+0x1c0>
    2e2e:	0d e2       	ldi	r16, 0x2D	; 45
    2e30:	03 c0       	rjmp	.+6      	; 0x2e38 <vfprintf+0x1c0>
    2e32:	0b e2       	ldi	r16, 0x2B	; 43
    2e34:	01 c0       	rjmp	.+2      	; 0x2e38 <vfprintf+0x1c0>
    2e36:	00 e0       	ldi	r16, 0x00	; 0
    2e38:	8c 85       	ldd	r24, Y+12	; 0x0c
    2e3a:	8c 70       	andi	r24, 0x0C	; 12
    2e3c:	19 f0       	breq	.+6      	; 0x2e44 <vfprintf+0x1cc>
    2e3e:	01 11       	cpse	r16, r1
    2e40:	43 c2       	rjmp	.+1158   	; 0x32c8 <vfprintf+0x650>
    2e42:	80 c2       	rjmp	.+1280   	; 0x3344 <vfprintf+0x6cc>
    2e44:	97 fe       	sbrs	r9, 7
    2e46:	10 c0       	rjmp	.+32     	; 0x2e68 <vfprintf+0x1f0>
    2e48:	4c 0c       	add	r4, r12
    2e4a:	fc 85       	ldd	r31, Y+12	; 0x0c
    2e4c:	f4 ff       	sbrs	r31, 4
    2e4e:	04 c0       	rjmp	.+8      	; 0x2e58 <vfprintf+0x1e0>
    2e50:	8a 81       	ldd	r24, Y+2	; 0x02
    2e52:	81 33       	cpi	r24, 0x31	; 49
    2e54:	09 f4       	brne	.+2      	; 0x2e58 <vfprintf+0x1e0>
    2e56:	4a 94       	dec	r4
    2e58:	14 14       	cp	r1, r4
    2e5a:	74 f5       	brge	.+92     	; 0x2eb8 <vfprintf+0x240>
    2e5c:	28 e0       	ldi	r18, 0x08	; 8
    2e5e:	24 15       	cp	r18, r4
    2e60:	78 f5       	brcc	.+94     	; 0x2ec0 <vfprintf+0x248>
    2e62:	88 e0       	ldi	r24, 0x08	; 8
    2e64:	48 2e       	mov	r4, r24
    2e66:	2c c0       	rjmp	.+88     	; 0x2ec0 <vfprintf+0x248>
    2e68:	96 fc       	sbrc	r9, 6
    2e6a:	2a c0       	rjmp	.+84     	; 0x2ec0 <vfprintf+0x248>
    2e6c:	81 2f       	mov	r24, r17
    2e6e:	90 e0       	ldi	r25, 0x00	; 0
    2e70:	8c 15       	cp	r24, r12
    2e72:	9d 05       	cpc	r25, r13
    2e74:	9c f0       	brlt	.+38     	; 0x2e9c <vfprintf+0x224>
    2e76:	3c ef       	ldi	r19, 0xFC	; 252
    2e78:	c3 16       	cp	r12, r19
    2e7a:	3f ef       	ldi	r19, 0xFF	; 255
    2e7c:	d3 06       	cpc	r13, r19
    2e7e:	74 f0       	brlt	.+28     	; 0x2e9c <vfprintf+0x224>
    2e80:	89 2d       	mov	r24, r9
    2e82:	80 68       	ori	r24, 0x80	; 128
    2e84:	98 2e       	mov	r9, r24
    2e86:	0a c0       	rjmp	.+20     	; 0x2e9c <vfprintf+0x224>
    2e88:	e2 e0       	ldi	r30, 0x02	; 2
    2e8a:	f0 e0       	ldi	r31, 0x00	; 0
    2e8c:	ec 0f       	add	r30, r28
    2e8e:	fd 1f       	adc	r31, r29
    2e90:	e1 0f       	add	r30, r17
    2e92:	f1 1d       	adc	r31, r1
    2e94:	80 81       	ld	r24, Z
    2e96:	80 33       	cpi	r24, 0x30	; 48
    2e98:	19 f4       	brne	.+6      	; 0x2ea0 <vfprintf+0x228>
    2e9a:	11 50       	subi	r17, 0x01	; 1
    2e9c:	11 11       	cpse	r17, r1
    2e9e:	f4 cf       	rjmp	.-24     	; 0x2e88 <vfprintf+0x210>
    2ea0:	97 fe       	sbrs	r9, 7
    2ea2:	0e c0       	rjmp	.+28     	; 0x2ec0 <vfprintf+0x248>
    2ea4:	44 24       	eor	r4, r4
    2ea6:	43 94       	inc	r4
    2ea8:	41 0e       	add	r4, r17
    2eaa:	81 2f       	mov	r24, r17
    2eac:	90 e0       	ldi	r25, 0x00	; 0
    2eae:	c8 16       	cp	r12, r24
    2eb0:	d9 06       	cpc	r13, r25
    2eb2:	2c f4       	brge	.+10     	; 0x2ebe <vfprintf+0x246>
    2eb4:	1c 19       	sub	r17, r12
    2eb6:	04 c0       	rjmp	.+8      	; 0x2ec0 <vfprintf+0x248>
    2eb8:	44 24       	eor	r4, r4
    2eba:	43 94       	inc	r4
    2ebc:	01 c0       	rjmp	.+2      	; 0x2ec0 <vfprintf+0x248>
    2ebe:	10 e0       	ldi	r17, 0x00	; 0
    2ec0:	97 fe       	sbrs	r9, 7
    2ec2:	06 c0       	rjmp	.+12     	; 0x2ed0 <vfprintf+0x258>
    2ec4:	1c 14       	cp	r1, r12
    2ec6:	1d 04       	cpc	r1, r13
    2ec8:	34 f4       	brge	.+12     	; 0x2ed6 <vfprintf+0x25e>
    2eca:	c6 01       	movw	r24, r12
    2ecc:	01 96       	adiw	r24, 0x01	; 1
    2ece:	05 c0       	rjmp	.+10     	; 0x2eda <vfprintf+0x262>
    2ed0:	85 e0       	ldi	r24, 0x05	; 5
    2ed2:	90 e0       	ldi	r25, 0x00	; 0
    2ed4:	02 c0       	rjmp	.+4      	; 0x2eda <vfprintf+0x262>
    2ed6:	81 e0       	ldi	r24, 0x01	; 1
    2ed8:	90 e0       	ldi	r25, 0x00	; 0
    2eda:	01 11       	cpse	r16, r1
    2edc:	01 96       	adiw	r24, 0x01	; 1
    2ede:	11 23       	and	r17, r17
    2ee0:	31 f0       	breq	.+12     	; 0x2eee <vfprintf+0x276>
    2ee2:	21 2f       	mov	r18, r17
    2ee4:	30 e0       	ldi	r19, 0x00	; 0
    2ee6:	2f 5f       	subi	r18, 0xFF	; 255
    2ee8:	3f 4f       	sbci	r19, 0xFF	; 255
    2eea:	82 0f       	add	r24, r18
    2eec:	93 1f       	adc	r25, r19
    2eee:	25 2d       	mov	r18, r5
    2ef0:	30 e0       	ldi	r19, 0x00	; 0
    2ef2:	82 17       	cp	r24, r18
    2ef4:	93 07       	cpc	r25, r19
    2ef6:	14 f4       	brge	.+4      	; 0x2efc <vfprintf+0x284>
    2ef8:	58 1a       	sub	r5, r24
    2efa:	01 c0       	rjmp	.+2      	; 0x2efe <vfprintf+0x286>
    2efc:	51 2c       	mov	r5, r1
    2efe:	89 2d       	mov	r24, r9
    2f00:	89 70       	andi	r24, 0x09	; 9
    2f02:	41 f4       	brne	.+16     	; 0x2f14 <vfprintf+0x29c>
    2f04:	55 20       	and	r5, r5
    2f06:	31 f0       	breq	.+12     	; 0x2f14 <vfprintf+0x29c>
    2f08:	b7 01       	movw	r22, r14
    2f0a:	80 e2       	ldi	r24, 0x20	; 32
    2f0c:	90 e0       	ldi	r25, 0x00	; 0
    2f0e:	a7 d3       	rcall	.+1870   	; 0x365e <fputc>
    2f10:	5a 94       	dec	r5
    2f12:	f8 cf       	rjmp	.-16     	; 0x2f04 <vfprintf+0x28c>
    2f14:	00 23       	and	r16, r16
    2f16:	21 f0       	breq	.+8      	; 0x2f20 <vfprintf+0x2a8>
    2f18:	b7 01       	movw	r22, r14
    2f1a:	80 2f       	mov	r24, r16
    2f1c:	90 e0       	ldi	r25, 0x00	; 0
    2f1e:	9f d3       	rcall	.+1854   	; 0x365e <fputc>
    2f20:	93 fc       	sbrc	r9, 3
    2f22:	08 c0       	rjmp	.+16     	; 0x2f34 <vfprintf+0x2bc>
    2f24:	55 20       	and	r5, r5
    2f26:	31 f0       	breq	.+12     	; 0x2f34 <vfprintf+0x2bc>
    2f28:	b7 01       	movw	r22, r14
    2f2a:	80 e3       	ldi	r24, 0x30	; 48
    2f2c:	90 e0       	ldi	r25, 0x00	; 0
    2f2e:	97 d3       	rcall	.+1838   	; 0x365e <fputc>
    2f30:	5a 94       	dec	r5
    2f32:	f8 cf       	rjmp	.-16     	; 0x2f24 <vfprintf+0x2ac>
    2f34:	97 fe       	sbrs	r9, 7
    2f36:	4a c0       	rjmp	.+148    	; 0x2fcc <vfprintf+0x354>
    2f38:	46 01       	movw	r8, r12
    2f3a:	d7 fe       	sbrs	r13, 7
    2f3c:	02 c0       	rjmp	.+4      	; 0x2f42 <vfprintf+0x2ca>
    2f3e:	81 2c       	mov	r8, r1
    2f40:	91 2c       	mov	r9, r1
    2f42:	c6 01       	movw	r24, r12
    2f44:	88 19       	sub	r24, r8
    2f46:	99 09       	sbc	r25, r9
    2f48:	f3 01       	movw	r30, r6
    2f4a:	e8 0f       	add	r30, r24
    2f4c:	f9 1f       	adc	r31, r25
    2f4e:	ed 87       	std	Y+13, r30	; 0x0d
    2f50:	fe 87       	std	Y+14, r31	; 0x0e
    2f52:	96 01       	movw	r18, r12
    2f54:	24 19       	sub	r18, r4
    2f56:	31 09       	sbc	r19, r1
    2f58:	2f 87       	std	Y+15, r18	; 0x0f
    2f5a:	38 8b       	std	Y+16, r19	; 0x10
    2f5c:	01 2f       	mov	r16, r17
    2f5e:	10 e0       	ldi	r17, 0x00	; 0
    2f60:	11 95       	neg	r17
    2f62:	01 95       	neg	r16
    2f64:	11 09       	sbc	r17, r1
    2f66:	3f ef       	ldi	r19, 0xFF	; 255
    2f68:	83 16       	cp	r8, r19
    2f6a:	93 06       	cpc	r9, r19
    2f6c:	21 f4       	brne	.+8      	; 0x2f76 <vfprintf+0x2fe>
    2f6e:	b7 01       	movw	r22, r14
    2f70:	8e e2       	ldi	r24, 0x2E	; 46
    2f72:	90 e0       	ldi	r25, 0x00	; 0
    2f74:	74 d3       	rcall	.+1768   	; 0x365e <fputc>
    2f76:	c8 14       	cp	r12, r8
    2f78:	d9 04       	cpc	r13, r9
    2f7a:	4c f0       	brlt	.+18     	; 0x2f8e <vfprintf+0x316>
    2f7c:	8f 85       	ldd	r24, Y+15	; 0x0f
    2f7e:	98 89       	ldd	r25, Y+16	; 0x10
    2f80:	88 15       	cp	r24, r8
    2f82:	99 05       	cpc	r25, r9
    2f84:	24 f4       	brge	.+8      	; 0x2f8e <vfprintf+0x316>
    2f86:	ed 85       	ldd	r30, Y+13	; 0x0d
    2f88:	fe 85       	ldd	r31, Y+14	; 0x0e
    2f8a:	81 81       	ldd	r24, Z+1	; 0x01
    2f8c:	01 c0       	rjmp	.+2      	; 0x2f90 <vfprintf+0x318>
    2f8e:	80 e3       	ldi	r24, 0x30	; 48
    2f90:	f1 e0       	ldi	r31, 0x01	; 1
    2f92:	8f 1a       	sub	r8, r31
    2f94:	91 08       	sbc	r9, r1
    2f96:	2d 85       	ldd	r18, Y+13	; 0x0d
    2f98:	3e 85       	ldd	r19, Y+14	; 0x0e
    2f9a:	2f 5f       	subi	r18, 0xFF	; 255
    2f9c:	3f 4f       	sbci	r19, 0xFF	; 255
    2f9e:	2d 87       	std	Y+13, r18	; 0x0d
    2fa0:	3e 87       	std	Y+14, r19	; 0x0e
    2fa2:	80 16       	cp	r8, r16
    2fa4:	91 06       	cpc	r9, r17
    2fa6:	24 f0       	brlt	.+8      	; 0x2fb0 <vfprintf+0x338>
    2fa8:	b7 01       	movw	r22, r14
    2faa:	90 e0       	ldi	r25, 0x00	; 0
    2fac:	58 d3       	rcall	.+1712   	; 0x365e <fputc>
    2fae:	db cf       	rjmp	.-74     	; 0x2f66 <vfprintf+0x2ee>
    2fb0:	c8 14       	cp	r12, r8
    2fb2:	d9 04       	cpc	r13, r9
    2fb4:	41 f4       	brne	.+16     	; 0x2fc6 <vfprintf+0x34e>
    2fb6:	9a 81       	ldd	r25, Y+2	; 0x02
    2fb8:	96 33       	cpi	r25, 0x36	; 54
    2fba:	20 f4       	brcc	.+8      	; 0x2fc4 <vfprintf+0x34c>
    2fbc:	95 33       	cpi	r25, 0x35	; 53
    2fbe:	19 f4       	brne	.+6      	; 0x2fc6 <vfprintf+0x34e>
    2fc0:	3c 85       	ldd	r19, Y+12	; 0x0c
    2fc2:	34 ff       	sbrs	r19, 4
    2fc4:	81 e3       	ldi	r24, 0x31	; 49
    2fc6:	b7 01       	movw	r22, r14
    2fc8:	90 e0       	ldi	r25, 0x00	; 0
    2fca:	48 c0       	rjmp	.+144    	; 0x305c <vfprintf+0x3e4>
    2fcc:	8a 81       	ldd	r24, Y+2	; 0x02
    2fce:	81 33       	cpi	r24, 0x31	; 49
    2fd0:	19 f0       	breq	.+6      	; 0x2fd8 <vfprintf+0x360>
    2fd2:	9c 85       	ldd	r25, Y+12	; 0x0c
    2fd4:	9f 7e       	andi	r25, 0xEF	; 239
    2fd6:	9c 87       	std	Y+12, r25	; 0x0c
    2fd8:	b7 01       	movw	r22, r14
    2fda:	90 e0       	ldi	r25, 0x00	; 0
    2fdc:	40 d3       	rcall	.+1664   	; 0x365e <fputc>
    2fde:	11 11       	cpse	r17, r1
    2fe0:	05 c0       	rjmp	.+10     	; 0x2fec <vfprintf+0x374>
    2fe2:	94 fc       	sbrc	r9, 4
    2fe4:	16 c0       	rjmp	.+44     	; 0x3012 <vfprintf+0x39a>
    2fe6:	85 e6       	ldi	r24, 0x65	; 101
    2fe8:	90 e0       	ldi	r25, 0x00	; 0
    2fea:	15 c0       	rjmp	.+42     	; 0x3016 <vfprintf+0x39e>
    2fec:	b7 01       	movw	r22, r14
    2fee:	8e e2       	ldi	r24, 0x2E	; 46
    2ff0:	90 e0       	ldi	r25, 0x00	; 0
    2ff2:	35 d3       	rcall	.+1642   	; 0x365e <fputc>
    2ff4:	1e 5f       	subi	r17, 0xFE	; 254
    2ff6:	82 e0       	ldi	r24, 0x02	; 2
    2ff8:	01 e0       	ldi	r16, 0x01	; 1
    2ffa:	08 0f       	add	r16, r24
    2ffc:	f3 01       	movw	r30, r6
    2ffe:	e8 0f       	add	r30, r24
    3000:	f1 1d       	adc	r31, r1
    3002:	80 81       	ld	r24, Z
    3004:	b7 01       	movw	r22, r14
    3006:	90 e0       	ldi	r25, 0x00	; 0
    3008:	2a d3       	rcall	.+1620   	; 0x365e <fputc>
    300a:	80 2f       	mov	r24, r16
    300c:	01 13       	cpse	r16, r17
    300e:	f4 cf       	rjmp	.-24     	; 0x2ff8 <vfprintf+0x380>
    3010:	e8 cf       	rjmp	.-48     	; 0x2fe2 <vfprintf+0x36a>
    3012:	85 e4       	ldi	r24, 0x45	; 69
    3014:	90 e0       	ldi	r25, 0x00	; 0
    3016:	b7 01       	movw	r22, r14
    3018:	22 d3       	rcall	.+1604   	; 0x365e <fputc>
    301a:	d7 fc       	sbrc	r13, 7
    301c:	06 c0       	rjmp	.+12     	; 0x302a <vfprintf+0x3b2>
    301e:	c1 14       	cp	r12, r1
    3020:	d1 04       	cpc	r13, r1
    3022:	41 f4       	brne	.+16     	; 0x3034 <vfprintf+0x3bc>
    3024:	ec 85       	ldd	r30, Y+12	; 0x0c
    3026:	e4 ff       	sbrs	r30, 4
    3028:	05 c0       	rjmp	.+10     	; 0x3034 <vfprintf+0x3bc>
    302a:	d1 94       	neg	r13
    302c:	c1 94       	neg	r12
    302e:	d1 08       	sbc	r13, r1
    3030:	8d e2       	ldi	r24, 0x2D	; 45
    3032:	01 c0       	rjmp	.+2      	; 0x3036 <vfprintf+0x3be>
    3034:	8b e2       	ldi	r24, 0x2B	; 43
    3036:	b7 01       	movw	r22, r14
    3038:	90 e0       	ldi	r25, 0x00	; 0
    303a:	11 d3       	rcall	.+1570   	; 0x365e <fputc>
    303c:	80 e3       	ldi	r24, 0x30	; 48
    303e:	2a e0       	ldi	r18, 0x0A	; 10
    3040:	c2 16       	cp	r12, r18
    3042:	d1 04       	cpc	r13, r1
    3044:	2c f0       	brlt	.+10     	; 0x3050 <vfprintf+0x3d8>
    3046:	8f 5f       	subi	r24, 0xFF	; 255
    3048:	fa e0       	ldi	r31, 0x0A	; 10
    304a:	cf 1a       	sub	r12, r31
    304c:	d1 08       	sbc	r13, r1
    304e:	f7 cf       	rjmp	.-18     	; 0x303e <vfprintf+0x3c6>
    3050:	b7 01       	movw	r22, r14
    3052:	90 e0       	ldi	r25, 0x00	; 0
    3054:	04 d3       	rcall	.+1544   	; 0x365e <fputc>
    3056:	b7 01       	movw	r22, r14
    3058:	c6 01       	movw	r24, r12
    305a:	c0 96       	adiw	r24, 0x30	; 48
    305c:	00 d3       	rcall	.+1536   	; 0x365e <fputc>
    305e:	49 c1       	rjmp	.+658    	; 0x32f2 <vfprintf+0x67a>
    3060:	83 36       	cpi	r24, 0x63	; 99
    3062:	31 f0       	breq	.+12     	; 0x3070 <vfprintf+0x3f8>
    3064:	83 37       	cpi	r24, 0x73	; 115
    3066:	79 f0       	breq	.+30     	; 0x3086 <vfprintf+0x40e>
    3068:	83 35       	cpi	r24, 0x53	; 83
    306a:	09 f0       	breq	.+2      	; 0x306e <vfprintf+0x3f6>
    306c:	52 c0       	rjmp	.+164    	; 0x3112 <vfprintf+0x49a>
    306e:	1f c0       	rjmp	.+62     	; 0x30ae <vfprintf+0x436>
    3070:	56 01       	movw	r10, r12
    3072:	32 e0       	ldi	r19, 0x02	; 2
    3074:	a3 0e       	add	r10, r19
    3076:	b1 1c       	adc	r11, r1
    3078:	f6 01       	movw	r30, r12
    307a:	80 81       	ld	r24, Z
    307c:	89 83       	std	Y+1, r24	; 0x01
    307e:	01 e0       	ldi	r16, 0x01	; 1
    3080:	10 e0       	ldi	r17, 0x00	; 0
    3082:	63 01       	movw	r12, r6
    3084:	11 c0       	rjmp	.+34     	; 0x30a8 <vfprintf+0x430>
    3086:	56 01       	movw	r10, r12
    3088:	f2 e0       	ldi	r31, 0x02	; 2
    308a:	af 0e       	add	r10, r31
    308c:	b1 1c       	adc	r11, r1
    308e:	f6 01       	movw	r30, r12
    3090:	c0 80       	ld	r12, Z
    3092:	d1 80       	ldd	r13, Z+1	; 0x01
    3094:	96 fe       	sbrs	r9, 6
    3096:	03 c0       	rjmp	.+6      	; 0x309e <vfprintf+0x426>
    3098:	61 2f       	mov	r22, r17
    309a:	70 e0       	ldi	r23, 0x00	; 0
    309c:	02 c0       	rjmp	.+4      	; 0x30a2 <vfprintf+0x42a>
    309e:	6f ef       	ldi	r22, 0xFF	; 255
    30a0:	7f ef       	ldi	r23, 0xFF	; 255
    30a2:	c6 01       	movw	r24, r12
    30a4:	87 d2       	rcall	.+1294   	; 0x35b4 <strnlen>
    30a6:	8c 01       	movw	r16, r24
    30a8:	f9 2d       	mov	r31, r9
    30aa:	ff 77       	andi	r31, 0x7F	; 127
    30ac:	13 c0       	rjmp	.+38     	; 0x30d4 <vfprintf+0x45c>
    30ae:	56 01       	movw	r10, r12
    30b0:	22 e0       	ldi	r18, 0x02	; 2
    30b2:	a2 0e       	add	r10, r18
    30b4:	b1 1c       	adc	r11, r1
    30b6:	f6 01       	movw	r30, r12
    30b8:	c0 80       	ld	r12, Z
    30ba:	d1 80       	ldd	r13, Z+1	; 0x01
    30bc:	96 fe       	sbrs	r9, 6
    30be:	03 c0       	rjmp	.+6      	; 0x30c6 <vfprintf+0x44e>
    30c0:	61 2f       	mov	r22, r17
    30c2:	70 e0       	ldi	r23, 0x00	; 0
    30c4:	02 c0       	rjmp	.+4      	; 0x30ca <vfprintf+0x452>
    30c6:	6f ef       	ldi	r22, 0xFF	; 255
    30c8:	7f ef       	ldi	r23, 0xFF	; 255
    30ca:	c6 01       	movw	r24, r12
    30cc:	5b d2       	rcall	.+1206   	; 0x3584 <strnlen_P>
    30ce:	8c 01       	movw	r16, r24
    30d0:	f9 2d       	mov	r31, r9
    30d2:	f0 68       	ori	r31, 0x80	; 128
    30d4:	9f 2e       	mov	r9, r31
    30d6:	f3 fd       	sbrc	r31, 3
    30d8:	18 c0       	rjmp	.+48     	; 0x310a <vfprintf+0x492>
    30da:	85 2d       	mov	r24, r5
    30dc:	90 e0       	ldi	r25, 0x00	; 0
    30de:	08 17       	cp	r16, r24
    30e0:	19 07       	cpc	r17, r25
    30e2:	98 f4       	brcc	.+38     	; 0x310a <vfprintf+0x492>
    30e4:	b7 01       	movw	r22, r14
    30e6:	80 e2       	ldi	r24, 0x20	; 32
    30e8:	90 e0       	ldi	r25, 0x00	; 0
    30ea:	b9 d2       	rcall	.+1394   	; 0x365e <fputc>
    30ec:	5a 94       	dec	r5
    30ee:	f5 cf       	rjmp	.-22     	; 0x30da <vfprintf+0x462>
    30f0:	f6 01       	movw	r30, r12
    30f2:	97 fc       	sbrc	r9, 7
    30f4:	85 91       	lpm	r24, Z+
    30f6:	97 fe       	sbrs	r9, 7
    30f8:	81 91       	ld	r24, Z+
    30fa:	6f 01       	movw	r12, r30
    30fc:	b7 01       	movw	r22, r14
    30fe:	90 e0       	ldi	r25, 0x00	; 0
    3100:	ae d2       	rcall	.+1372   	; 0x365e <fputc>
    3102:	51 10       	cpse	r5, r1
    3104:	5a 94       	dec	r5
    3106:	01 50       	subi	r16, 0x01	; 1
    3108:	11 09       	sbc	r17, r1
    310a:	01 15       	cp	r16, r1
    310c:	11 05       	cpc	r17, r1
    310e:	81 f7       	brne	.-32     	; 0x30f0 <vfprintf+0x478>
    3110:	f0 c0       	rjmp	.+480    	; 0x32f2 <vfprintf+0x67a>
    3112:	84 36       	cpi	r24, 0x64	; 100
    3114:	11 f0       	breq	.+4      	; 0x311a <vfprintf+0x4a2>
    3116:	89 36       	cpi	r24, 0x69	; 105
    3118:	59 f5       	brne	.+86     	; 0x3170 <vfprintf+0x4f8>
    311a:	56 01       	movw	r10, r12
    311c:	97 fe       	sbrs	r9, 7
    311e:	09 c0       	rjmp	.+18     	; 0x3132 <vfprintf+0x4ba>
    3120:	24 e0       	ldi	r18, 0x04	; 4
    3122:	a2 0e       	add	r10, r18
    3124:	b1 1c       	adc	r11, r1
    3126:	f6 01       	movw	r30, r12
    3128:	60 81       	ld	r22, Z
    312a:	71 81       	ldd	r23, Z+1	; 0x01
    312c:	82 81       	ldd	r24, Z+2	; 0x02
    312e:	93 81       	ldd	r25, Z+3	; 0x03
    3130:	0a c0       	rjmp	.+20     	; 0x3146 <vfprintf+0x4ce>
    3132:	f2 e0       	ldi	r31, 0x02	; 2
    3134:	af 0e       	add	r10, r31
    3136:	b1 1c       	adc	r11, r1
    3138:	f6 01       	movw	r30, r12
    313a:	60 81       	ld	r22, Z
    313c:	71 81       	ldd	r23, Z+1	; 0x01
    313e:	07 2e       	mov	r0, r23
    3140:	00 0c       	add	r0, r0
    3142:	88 0b       	sbc	r24, r24
    3144:	99 0b       	sbc	r25, r25
    3146:	f9 2d       	mov	r31, r9
    3148:	ff 76       	andi	r31, 0x6F	; 111
    314a:	9f 2e       	mov	r9, r31
    314c:	97 ff       	sbrs	r25, 7
    314e:	09 c0       	rjmp	.+18     	; 0x3162 <vfprintf+0x4ea>
    3150:	90 95       	com	r25
    3152:	80 95       	com	r24
    3154:	70 95       	com	r23
    3156:	61 95       	neg	r22
    3158:	7f 4f       	sbci	r23, 0xFF	; 255
    315a:	8f 4f       	sbci	r24, 0xFF	; 255
    315c:	9f 4f       	sbci	r25, 0xFF	; 255
    315e:	f0 68       	ori	r31, 0x80	; 128
    3160:	9f 2e       	mov	r9, r31
    3162:	2a e0       	ldi	r18, 0x0A	; 10
    3164:	30 e0       	ldi	r19, 0x00	; 0
    3166:	a3 01       	movw	r20, r6
    3168:	e6 d2       	rcall	.+1484   	; 0x3736 <__ultoa_invert>
    316a:	c8 2e       	mov	r12, r24
    316c:	c6 18       	sub	r12, r6
    316e:	3e c0       	rjmp	.+124    	; 0x31ec <vfprintf+0x574>
    3170:	09 2d       	mov	r16, r9
    3172:	85 37       	cpi	r24, 0x75	; 117
    3174:	21 f4       	brne	.+8      	; 0x317e <vfprintf+0x506>
    3176:	0f 7e       	andi	r16, 0xEF	; 239
    3178:	2a e0       	ldi	r18, 0x0A	; 10
    317a:	30 e0       	ldi	r19, 0x00	; 0
    317c:	1d c0       	rjmp	.+58     	; 0x31b8 <vfprintf+0x540>
    317e:	09 7f       	andi	r16, 0xF9	; 249
    3180:	8f 36       	cpi	r24, 0x6F	; 111
    3182:	91 f0       	breq	.+36     	; 0x31a8 <vfprintf+0x530>
    3184:	18 f4       	brcc	.+6      	; 0x318c <vfprintf+0x514>
    3186:	88 35       	cpi	r24, 0x58	; 88
    3188:	59 f0       	breq	.+22     	; 0x31a0 <vfprintf+0x528>
    318a:	bc c0       	rjmp	.+376    	; 0x3304 <vfprintf+0x68c>
    318c:	80 37       	cpi	r24, 0x70	; 112
    318e:	19 f0       	breq	.+6      	; 0x3196 <vfprintf+0x51e>
    3190:	88 37       	cpi	r24, 0x78	; 120
    3192:	11 f0       	breq	.+4      	; 0x3198 <vfprintf+0x520>
    3194:	b7 c0       	rjmp	.+366    	; 0x3304 <vfprintf+0x68c>
    3196:	00 61       	ori	r16, 0x10	; 16
    3198:	04 ff       	sbrs	r16, 4
    319a:	09 c0       	rjmp	.+18     	; 0x31ae <vfprintf+0x536>
    319c:	04 60       	ori	r16, 0x04	; 4
    319e:	07 c0       	rjmp	.+14     	; 0x31ae <vfprintf+0x536>
    31a0:	94 fe       	sbrs	r9, 4
    31a2:	08 c0       	rjmp	.+16     	; 0x31b4 <vfprintf+0x53c>
    31a4:	06 60       	ori	r16, 0x06	; 6
    31a6:	06 c0       	rjmp	.+12     	; 0x31b4 <vfprintf+0x53c>
    31a8:	28 e0       	ldi	r18, 0x08	; 8
    31aa:	30 e0       	ldi	r19, 0x00	; 0
    31ac:	05 c0       	rjmp	.+10     	; 0x31b8 <vfprintf+0x540>
    31ae:	20 e1       	ldi	r18, 0x10	; 16
    31b0:	30 e0       	ldi	r19, 0x00	; 0
    31b2:	02 c0       	rjmp	.+4      	; 0x31b8 <vfprintf+0x540>
    31b4:	20 e1       	ldi	r18, 0x10	; 16
    31b6:	32 e0       	ldi	r19, 0x02	; 2
    31b8:	56 01       	movw	r10, r12
    31ba:	07 ff       	sbrs	r16, 7
    31bc:	09 c0       	rjmp	.+18     	; 0x31d0 <vfprintf+0x558>
    31be:	84 e0       	ldi	r24, 0x04	; 4
    31c0:	a8 0e       	add	r10, r24
    31c2:	b1 1c       	adc	r11, r1
    31c4:	f6 01       	movw	r30, r12
    31c6:	60 81       	ld	r22, Z
    31c8:	71 81       	ldd	r23, Z+1	; 0x01
    31ca:	82 81       	ldd	r24, Z+2	; 0x02
    31cc:	93 81       	ldd	r25, Z+3	; 0x03
    31ce:	08 c0       	rjmp	.+16     	; 0x31e0 <vfprintf+0x568>
    31d0:	f2 e0       	ldi	r31, 0x02	; 2
    31d2:	af 0e       	add	r10, r31
    31d4:	b1 1c       	adc	r11, r1
    31d6:	f6 01       	movw	r30, r12
    31d8:	60 81       	ld	r22, Z
    31da:	71 81       	ldd	r23, Z+1	; 0x01
    31dc:	80 e0       	ldi	r24, 0x00	; 0
    31de:	90 e0       	ldi	r25, 0x00	; 0
    31e0:	a3 01       	movw	r20, r6
    31e2:	a9 d2       	rcall	.+1362   	; 0x3736 <__ultoa_invert>
    31e4:	c8 2e       	mov	r12, r24
    31e6:	c6 18       	sub	r12, r6
    31e8:	0f 77       	andi	r16, 0x7F	; 127
    31ea:	90 2e       	mov	r9, r16
    31ec:	96 fe       	sbrs	r9, 6
    31ee:	0b c0       	rjmp	.+22     	; 0x3206 <vfprintf+0x58e>
    31f0:	09 2d       	mov	r16, r9
    31f2:	0e 7f       	andi	r16, 0xFE	; 254
    31f4:	c1 16       	cp	r12, r17
    31f6:	50 f4       	brcc	.+20     	; 0x320c <vfprintf+0x594>
    31f8:	94 fe       	sbrs	r9, 4
    31fa:	0a c0       	rjmp	.+20     	; 0x3210 <vfprintf+0x598>
    31fc:	92 fc       	sbrc	r9, 2
    31fe:	08 c0       	rjmp	.+16     	; 0x3210 <vfprintf+0x598>
    3200:	09 2d       	mov	r16, r9
    3202:	0e 7e       	andi	r16, 0xEE	; 238
    3204:	05 c0       	rjmp	.+10     	; 0x3210 <vfprintf+0x598>
    3206:	dc 2c       	mov	r13, r12
    3208:	09 2d       	mov	r16, r9
    320a:	03 c0       	rjmp	.+6      	; 0x3212 <vfprintf+0x59a>
    320c:	dc 2c       	mov	r13, r12
    320e:	01 c0       	rjmp	.+2      	; 0x3212 <vfprintf+0x59a>
    3210:	d1 2e       	mov	r13, r17
    3212:	04 ff       	sbrs	r16, 4
    3214:	0d c0       	rjmp	.+26     	; 0x3230 <vfprintf+0x5b8>
    3216:	fe 01       	movw	r30, r28
    3218:	ec 0d       	add	r30, r12
    321a:	f1 1d       	adc	r31, r1
    321c:	80 81       	ld	r24, Z
    321e:	80 33       	cpi	r24, 0x30	; 48
    3220:	11 f4       	brne	.+4      	; 0x3226 <vfprintf+0x5ae>
    3222:	09 7e       	andi	r16, 0xE9	; 233
    3224:	09 c0       	rjmp	.+18     	; 0x3238 <vfprintf+0x5c0>
    3226:	02 ff       	sbrs	r16, 2
    3228:	06 c0       	rjmp	.+12     	; 0x3236 <vfprintf+0x5be>
    322a:	d3 94       	inc	r13
    322c:	d3 94       	inc	r13
    322e:	04 c0       	rjmp	.+8      	; 0x3238 <vfprintf+0x5c0>
    3230:	80 2f       	mov	r24, r16
    3232:	86 78       	andi	r24, 0x86	; 134
    3234:	09 f0       	breq	.+2      	; 0x3238 <vfprintf+0x5c0>
    3236:	d3 94       	inc	r13
    3238:	03 fd       	sbrc	r16, 3
    323a:	10 c0       	rjmp	.+32     	; 0x325c <vfprintf+0x5e4>
    323c:	00 ff       	sbrs	r16, 0
    323e:	06 c0       	rjmp	.+12     	; 0x324c <vfprintf+0x5d4>
    3240:	1c 2d       	mov	r17, r12
    3242:	d5 14       	cp	r13, r5
    3244:	78 f4       	brcc	.+30     	; 0x3264 <vfprintf+0x5ec>
    3246:	15 0d       	add	r17, r5
    3248:	1d 19       	sub	r17, r13
    324a:	0c c0       	rjmp	.+24     	; 0x3264 <vfprintf+0x5ec>
    324c:	d5 14       	cp	r13, r5
    324e:	50 f4       	brcc	.+20     	; 0x3264 <vfprintf+0x5ec>
    3250:	b7 01       	movw	r22, r14
    3252:	80 e2       	ldi	r24, 0x20	; 32
    3254:	90 e0       	ldi	r25, 0x00	; 0
    3256:	03 d2       	rcall	.+1030   	; 0x365e <fputc>
    3258:	d3 94       	inc	r13
    325a:	f8 cf       	rjmp	.-16     	; 0x324c <vfprintf+0x5d4>
    325c:	d5 14       	cp	r13, r5
    325e:	10 f4       	brcc	.+4      	; 0x3264 <vfprintf+0x5ec>
    3260:	5d 18       	sub	r5, r13
    3262:	01 c0       	rjmp	.+2      	; 0x3266 <vfprintf+0x5ee>
    3264:	51 2c       	mov	r5, r1
    3266:	04 ff       	sbrs	r16, 4
    3268:	0f c0       	rjmp	.+30     	; 0x3288 <vfprintf+0x610>
    326a:	b7 01       	movw	r22, r14
    326c:	80 e3       	ldi	r24, 0x30	; 48
    326e:	90 e0       	ldi	r25, 0x00	; 0
    3270:	f6 d1       	rcall	.+1004   	; 0x365e <fputc>
    3272:	02 ff       	sbrs	r16, 2
    3274:	16 c0       	rjmp	.+44     	; 0x32a2 <vfprintf+0x62a>
    3276:	01 fd       	sbrc	r16, 1
    3278:	03 c0       	rjmp	.+6      	; 0x3280 <vfprintf+0x608>
    327a:	88 e7       	ldi	r24, 0x78	; 120
    327c:	90 e0       	ldi	r25, 0x00	; 0
    327e:	02 c0       	rjmp	.+4      	; 0x3284 <vfprintf+0x60c>
    3280:	88 e5       	ldi	r24, 0x58	; 88
    3282:	90 e0       	ldi	r25, 0x00	; 0
    3284:	b7 01       	movw	r22, r14
    3286:	0c c0       	rjmp	.+24     	; 0x32a0 <vfprintf+0x628>
    3288:	80 2f       	mov	r24, r16
    328a:	86 78       	andi	r24, 0x86	; 134
    328c:	51 f0       	breq	.+20     	; 0x32a2 <vfprintf+0x62a>
    328e:	01 ff       	sbrs	r16, 1
    3290:	02 c0       	rjmp	.+4      	; 0x3296 <vfprintf+0x61e>
    3292:	8b e2       	ldi	r24, 0x2B	; 43
    3294:	01 c0       	rjmp	.+2      	; 0x3298 <vfprintf+0x620>
    3296:	80 e2       	ldi	r24, 0x20	; 32
    3298:	07 fd       	sbrc	r16, 7
    329a:	8d e2       	ldi	r24, 0x2D	; 45
    329c:	b7 01       	movw	r22, r14
    329e:	90 e0       	ldi	r25, 0x00	; 0
    32a0:	de d1       	rcall	.+956    	; 0x365e <fputc>
    32a2:	c1 16       	cp	r12, r17
    32a4:	30 f4       	brcc	.+12     	; 0x32b2 <vfprintf+0x63a>
    32a6:	b7 01       	movw	r22, r14
    32a8:	80 e3       	ldi	r24, 0x30	; 48
    32aa:	90 e0       	ldi	r25, 0x00	; 0
    32ac:	d8 d1       	rcall	.+944    	; 0x365e <fputc>
    32ae:	11 50       	subi	r17, 0x01	; 1
    32b0:	f8 cf       	rjmp	.-16     	; 0x32a2 <vfprintf+0x62a>
    32b2:	ca 94       	dec	r12
    32b4:	f3 01       	movw	r30, r6
    32b6:	ec 0d       	add	r30, r12
    32b8:	f1 1d       	adc	r31, r1
    32ba:	80 81       	ld	r24, Z
    32bc:	b7 01       	movw	r22, r14
    32be:	90 e0       	ldi	r25, 0x00	; 0
    32c0:	ce d1       	rcall	.+924    	; 0x365e <fputc>
    32c2:	c1 10       	cpse	r12, r1
    32c4:	f6 cf       	rjmp	.-20     	; 0x32b2 <vfprintf+0x63a>
    32c6:	15 c0       	rjmp	.+42     	; 0x32f2 <vfprintf+0x67a>
    32c8:	f4 e0       	ldi	r31, 0x04	; 4
    32ca:	f5 15       	cp	r31, r5
    32cc:	50 f5       	brcc	.+84     	; 0x3322 <vfprintf+0x6aa>
    32ce:	84 e0       	ldi	r24, 0x04	; 4
    32d0:	58 1a       	sub	r5, r24
    32d2:	93 fe       	sbrs	r9, 3
    32d4:	1e c0       	rjmp	.+60     	; 0x3312 <vfprintf+0x69a>
    32d6:	01 11       	cpse	r16, r1
    32d8:	25 c0       	rjmp	.+74     	; 0x3324 <vfprintf+0x6ac>
    32da:	2c 85       	ldd	r18, Y+12	; 0x0c
    32dc:	23 ff       	sbrs	r18, 3
    32de:	27 c0       	rjmp	.+78     	; 0x332e <vfprintf+0x6b6>
    32e0:	00 e1       	ldi	r16, 0x10	; 16
    32e2:	12 e0       	ldi	r17, 0x02	; 2
    32e4:	39 2d       	mov	r19, r9
    32e6:	30 71       	andi	r19, 0x10	; 16
    32e8:	93 2e       	mov	r9, r19
    32ea:	f8 01       	movw	r30, r16
    32ec:	84 91       	lpm	r24, Z
    32ee:	81 11       	cpse	r24, r1
    32f0:	21 c0       	rjmp	.+66     	; 0x3334 <vfprintf+0x6bc>
    32f2:	55 20       	and	r5, r5
    32f4:	09 f4       	brne	.+2      	; 0x32f8 <vfprintf+0x680>
    32f6:	fc cc       	rjmp	.-1544   	; 0x2cf0 <vfprintf+0x78>
    32f8:	b7 01       	movw	r22, r14
    32fa:	80 e2       	ldi	r24, 0x20	; 32
    32fc:	90 e0       	ldi	r25, 0x00	; 0
    32fe:	af d1       	rcall	.+862    	; 0x365e <fputc>
    3300:	5a 94       	dec	r5
    3302:	f7 cf       	rjmp	.-18     	; 0x32f2 <vfprintf+0x67a>
    3304:	f7 01       	movw	r30, r14
    3306:	86 81       	ldd	r24, Z+6	; 0x06
    3308:	97 81       	ldd	r25, Z+7	; 0x07
    330a:	23 c0       	rjmp	.+70     	; 0x3352 <vfprintf+0x6da>
    330c:	8f ef       	ldi	r24, 0xFF	; 255
    330e:	9f ef       	ldi	r25, 0xFF	; 255
    3310:	20 c0       	rjmp	.+64     	; 0x3352 <vfprintf+0x6da>
    3312:	b7 01       	movw	r22, r14
    3314:	80 e2       	ldi	r24, 0x20	; 32
    3316:	90 e0       	ldi	r25, 0x00	; 0
    3318:	a2 d1       	rcall	.+836    	; 0x365e <fputc>
    331a:	5a 94       	dec	r5
    331c:	51 10       	cpse	r5, r1
    331e:	f9 cf       	rjmp	.-14     	; 0x3312 <vfprintf+0x69a>
    3320:	da cf       	rjmp	.-76     	; 0x32d6 <vfprintf+0x65e>
    3322:	51 2c       	mov	r5, r1
    3324:	b7 01       	movw	r22, r14
    3326:	80 2f       	mov	r24, r16
    3328:	90 e0       	ldi	r25, 0x00	; 0
    332a:	99 d1       	rcall	.+818    	; 0x365e <fputc>
    332c:	d6 cf       	rjmp	.-84     	; 0x32da <vfprintf+0x662>
    332e:	04 e1       	ldi	r16, 0x14	; 20
    3330:	12 e0       	ldi	r17, 0x02	; 2
    3332:	d8 cf       	rjmp	.-80     	; 0x32e4 <vfprintf+0x66c>
    3334:	91 10       	cpse	r9, r1
    3336:	80 52       	subi	r24, 0x20	; 32
    3338:	b7 01       	movw	r22, r14
    333a:	90 e0       	ldi	r25, 0x00	; 0
    333c:	90 d1       	rcall	.+800    	; 0x365e <fputc>
    333e:	0f 5f       	subi	r16, 0xFF	; 255
    3340:	1f 4f       	sbci	r17, 0xFF	; 255
    3342:	d3 cf       	rjmp	.-90     	; 0x32ea <vfprintf+0x672>
    3344:	23 e0       	ldi	r18, 0x03	; 3
    3346:	25 15       	cp	r18, r5
    3348:	10 f4       	brcc	.+4      	; 0x334e <vfprintf+0x6d6>
    334a:	83 e0       	ldi	r24, 0x03	; 3
    334c:	c1 cf       	rjmp	.-126    	; 0x32d0 <vfprintf+0x658>
    334e:	51 2c       	mov	r5, r1
    3350:	c4 cf       	rjmp	.-120    	; 0x32da <vfprintf+0x662>
    3352:	60 96       	adiw	r28, 0x10	; 16
    3354:	cd bf       	out	0x3d, r28	; 61
    3356:	de bf       	out	0x3e, r29	; 62
    3358:	df 91       	pop	r29
    335a:	cf 91       	pop	r28
    335c:	1f 91       	pop	r17
    335e:	0f 91       	pop	r16
    3360:	ff 90       	pop	r15
    3362:	ef 90       	pop	r14
    3364:	df 90       	pop	r13
    3366:	cf 90       	pop	r12
    3368:	bf 90       	pop	r11
    336a:	af 90       	pop	r10
    336c:	9f 90       	pop	r9
    336e:	8f 90       	pop	r8
    3370:	7f 90       	pop	r7
    3372:	6f 90       	pop	r6
    3374:	5f 90       	pop	r5
    3376:	4f 90       	pop	r4
    3378:	3f 90       	pop	r3
    337a:	2f 90       	pop	r2
    337c:	08 95       	ret

0000337e <__udivmodsi4>:
    337e:	a1 e2       	ldi	r26, 0x21	; 33
    3380:	1a 2e       	mov	r1, r26
    3382:	aa 1b       	sub	r26, r26
    3384:	bb 1b       	sub	r27, r27
    3386:	fd 01       	movw	r30, r26
    3388:	0d c0       	rjmp	.+26     	; 0x33a4 <__udivmodsi4_ep>

0000338a <__udivmodsi4_loop>:
    338a:	aa 1f       	adc	r26, r26
    338c:	bb 1f       	adc	r27, r27
    338e:	ee 1f       	adc	r30, r30
    3390:	ff 1f       	adc	r31, r31
    3392:	a2 17       	cp	r26, r18
    3394:	b3 07       	cpc	r27, r19
    3396:	e4 07       	cpc	r30, r20
    3398:	f5 07       	cpc	r31, r21
    339a:	20 f0       	brcs	.+8      	; 0x33a4 <__udivmodsi4_ep>
    339c:	a2 1b       	sub	r26, r18
    339e:	b3 0b       	sbc	r27, r19
    33a0:	e4 0b       	sbc	r30, r20
    33a2:	f5 0b       	sbc	r31, r21

000033a4 <__udivmodsi4_ep>:
    33a4:	66 1f       	adc	r22, r22
    33a6:	77 1f       	adc	r23, r23
    33a8:	88 1f       	adc	r24, r24
    33aa:	99 1f       	adc	r25, r25
    33ac:	1a 94       	dec	r1
    33ae:	69 f7       	brne	.-38     	; 0x338a <__udivmodsi4_loop>
    33b0:	60 95       	com	r22
    33b2:	70 95       	com	r23
    33b4:	80 95       	com	r24
    33b6:	90 95       	com	r25
    33b8:	9b 01       	movw	r18, r22
    33ba:	ac 01       	movw	r20, r24
    33bc:	bd 01       	movw	r22, r26
    33be:	cf 01       	movw	r24, r30
    33c0:	08 95       	ret

000033c2 <__tablejump2__>:
    33c2:	ee 0f       	add	r30, r30
    33c4:	ff 1f       	adc	r31, r31
    33c6:	88 1f       	adc	r24, r24
    33c8:	8b bf       	out	0x3b, r24	; 59
    33ca:	07 90       	elpm	r0, Z+
    33cc:	f6 91       	elpm	r31, Z
    33ce:	e0 2d       	mov	r30, r0
    33d0:	1b be       	out	0x3b, r1	; 59
    33d2:	19 94       	eijmp

000033d4 <__ftoa_engine>:
    33d4:	28 30       	cpi	r18, 0x08	; 8
    33d6:	08 f0       	brcs	.+2      	; 0x33da <__ftoa_engine+0x6>
    33d8:	27 e0       	ldi	r18, 0x07	; 7
    33da:	33 27       	eor	r19, r19
    33dc:	da 01       	movw	r26, r20
    33de:	99 0f       	add	r25, r25
    33e0:	31 1d       	adc	r19, r1
    33e2:	87 fd       	sbrc	r24, 7
    33e4:	91 60       	ori	r25, 0x01	; 1
    33e6:	00 96       	adiw	r24, 0x00	; 0
    33e8:	61 05       	cpc	r22, r1
    33ea:	71 05       	cpc	r23, r1
    33ec:	39 f4       	brne	.+14     	; 0x33fc <__ftoa_engine+0x28>
    33ee:	32 60       	ori	r19, 0x02	; 2
    33f0:	2e 5f       	subi	r18, 0xFE	; 254
    33f2:	3d 93       	st	X+, r19
    33f4:	30 e3       	ldi	r19, 0x30	; 48
    33f6:	2a 95       	dec	r18
    33f8:	e1 f7       	brne	.-8      	; 0x33f2 <__ftoa_engine+0x1e>
    33fa:	08 95       	ret
    33fc:	9f 3f       	cpi	r25, 0xFF	; 255
    33fe:	30 f0       	brcs	.+12     	; 0x340c <__ftoa_engine+0x38>
    3400:	80 38       	cpi	r24, 0x80	; 128
    3402:	71 05       	cpc	r23, r1
    3404:	61 05       	cpc	r22, r1
    3406:	09 f0       	breq	.+2      	; 0x340a <__ftoa_engine+0x36>
    3408:	3c 5f       	subi	r19, 0xFC	; 252
    340a:	3c 5f       	subi	r19, 0xFC	; 252
    340c:	3d 93       	st	X+, r19
    340e:	91 30       	cpi	r25, 0x01	; 1
    3410:	08 f0       	brcs	.+2      	; 0x3414 <__ftoa_engine+0x40>
    3412:	80 68       	ori	r24, 0x80	; 128
    3414:	91 1d       	adc	r25, r1
    3416:	df 93       	push	r29
    3418:	cf 93       	push	r28
    341a:	1f 93       	push	r17
    341c:	0f 93       	push	r16
    341e:	ff 92       	push	r15
    3420:	ef 92       	push	r14
    3422:	19 2f       	mov	r17, r25
    3424:	98 7f       	andi	r25, 0xF8	; 248
    3426:	96 95       	lsr	r25
    3428:	e9 2f       	mov	r30, r25
    342a:	96 95       	lsr	r25
    342c:	96 95       	lsr	r25
    342e:	e9 0f       	add	r30, r25
    3430:	ff 27       	eor	r31, r31
    3432:	ee 58       	subi	r30, 0x8E	; 142
    3434:	fd 4f       	sbci	r31, 0xFD	; 253
    3436:	99 27       	eor	r25, r25
    3438:	33 27       	eor	r19, r19
    343a:	ee 24       	eor	r14, r14
    343c:	ff 24       	eor	r15, r15
    343e:	a7 01       	movw	r20, r14
    3440:	e7 01       	movw	r28, r14
    3442:	05 90       	lpm	r0, Z+
    3444:	08 94       	sec
    3446:	07 94       	ror	r0
    3448:	28 f4       	brcc	.+10     	; 0x3454 <__ftoa_engine+0x80>
    344a:	36 0f       	add	r19, r22
    344c:	e7 1e       	adc	r14, r23
    344e:	f8 1e       	adc	r15, r24
    3450:	49 1f       	adc	r20, r25
    3452:	51 1d       	adc	r21, r1
    3454:	66 0f       	add	r22, r22
    3456:	77 1f       	adc	r23, r23
    3458:	88 1f       	adc	r24, r24
    345a:	99 1f       	adc	r25, r25
    345c:	06 94       	lsr	r0
    345e:	a1 f7       	brne	.-24     	; 0x3448 <__ftoa_engine+0x74>
    3460:	05 90       	lpm	r0, Z+
    3462:	07 94       	ror	r0
    3464:	28 f4       	brcc	.+10     	; 0x3470 <__ftoa_engine+0x9c>
    3466:	e7 0e       	add	r14, r23
    3468:	f8 1e       	adc	r15, r24
    346a:	49 1f       	adc	r20, r25
    346c:	56 1f       	adc	r21, r22
    346e:	c1 1d       	adc	r28, r1
    3470:	77 0f       	add	r23, r23
    3472:	88 1f       	adc	r24, r24
    3474:	99 1f       	adc	r25, r25
    3476:	66 1f       	adc	r22, r22
    3478:	06 94       	lsr	r0
    347a:	a1 f7       	brne	.-24     	; 0x3464 <__ftoa_engine+0x90>
    347c:	05 90       	lpm	r0, Z+
    347e:	07 94       	ror	r0
    3480:	28 f4       	brcc	.+10     	; 0x348c <__ftoa_engine+0xb8>
    3482:	f8 0e       	add	r15, r24
    3484:	49 1f       	adc	r20, r25
    3486:	56 1f       	adc	r21, r22
    3488:	c7 1f       	adc	r28, r23
    348a:	d1 1d       	adc	r29, r1
    348c:	88 0f       	add	r24, r24
    348e:	99 1f       	adc	r25, r25
    3490:	66 1f       	adc	r22, r22
    3492:	77 1f       	adc	r23, r23
    3494:	06 94       	lsr	r0
    3496:	a1 f7       	brne	.-24     	; 0x3480 <__ftoa_engine+0xac>
    3498:	05 90       	lpm	r0, Z+
    349a:	07 94       	ror	r0
    349c:	20 f4       	brcc	.+8      	; 0x34a6 <__ftoa_engine+0xd2>
    349e:	49 0f       	add	r20, r25
    34a0:	56 1f       	adc	r21, r22
    34a2:	c7 1f       	adc	r28, r23
    34a4:	d8 1f       	adc	r29, r24
    34a6:	99 0f       	add	r25, r25
    34a8:	66 1f       	adc	r22, r22
    34aa:	77 1f       	adc	r23, r23
    34ac:	88 1f       	adc	r24, r24
    34ae:	06 94       	lsr	r0
    34b0:	a9 f7       	brne	.-22     	; 0x349c <__ftoa_engine+0xc8>
    34b2:	84 91       	lpm	r24, Z
    34b4:	10 95       	com	r17
    34b6:	17 70       	andi	r17, 0x07	; 7
    34b8:	41 f0       	breq	.+16     	; 0x34ca <__ftoa_engine+0xf6>
    34ba:	d6 95       	lsr	r29
    34bc:	c7 95       	ror	r28
    34be:	57 95       	ror	r21
    34c0:	47 95       	ror	r20
    34c2:	f7 94       	ror	r15
    34c4:	e7 94       	ror	r14
    34c6:	1a 95       	dec	r17
    34c8:	c1 f7       	brne	.-16     	; 0x34ba <__ftoa_engine+0xe6>
    34ca:	e8 e1       	ldi	r30, 0x18	; 24
    34cc:	f2 e0       	ldi	r31, 0x02	; 2
    34ce:	68 94       	set
    34d0:	15 90       	lpm	r1, Z+
    34d2:	15 91       	lpm	r17, Z+
    34d4:	35 91       	lpm	r19, Z+
    34d6:	65 91       	lpm	r22, Z+
    34d8:	95 91       	lpm	r25, Z+
    34da:	05 90       	lpm	r0, Z+
    34dc:	7f e2       	ldi	r23, 0x2F	; 47
    34de:	73 95       	inc	r23
    34e0:	e1 18       	sub	r14, r1
    34e2:	f1 0a       	sbc	r15, r17
    34e4:	43 0b       	sbc	r20, r19
    34e6:	56 0b       	sbc	r21, r22
    34e8:	c9 0b       	sbc	r28, r25
    34ea:	d0 09       	sbc	r29, r0
    34ec:	c0 f7       	brcc	.-16     	; 0x34de <__ftoa_engine+0x10a>
    34ee:	e1 0c       	add	r14, r1
    34f0:	f1 1e       	adc	r15, r17
    34f2:	43 1f       	adc	r20, r19
    34f4:	56 1f       	adc	r21, r22
    34f6:	c9 1f       	adc	r28, r25
    34f8:	d0 1d       	adc	r29, r0
    34fa:	7e f4       	brtc	.+30     	; 0x351a <__ftoa_engine+0x146>
    34fc:	70 33       	cpi	r23, 0x30	; 48
    34fe:	11 f4       	brne	.+4      	; 0x3504 <__ftoa_engine+0x130>
    3500:	8a 95       	dec	r24
    3502:	e6 cf       	rjmp	.-52     	; 0x34d0 <__ftoa_engine+0xfc>
    3504:	e8 94       	clt
    3506:	01 50       	subi	r16, 0x01	; 1
    3508:	30 f0       	brcs	.+12     	; 0x3516 <__ftoa_engine+0x142>
    350a:	08 0f       	add	r16, r24
    350c:	0a f4       	brpl	.+2      	; 0x3510 <__ftoa_engine+0x13c>
    350e:	00 27       	eor	r16, r16
    3510:	02 17       	cp	r16, r18
    3512:	08 f4       	brcc	.+2      	; 0x3516 <__ftoa_engine+0x142>
    3514:	20 2f       	mov	r18, r16
    3516:	23 95       	inc	r18
    3518:	02 2f       	mov	r16, r18
    351a:	7a 33       	cpi	r23, 0x3A	; 58
    351c:	28 f0       	brcs	.+10     	; 0x3528 <__ftoa_engine+0x154>
    351e:	79 e3       	ldi	r23, 0x39	; 57
    3520:	7d 93       	st	X+, r23
    3522:	2a 95       	dec	r18
    3524:	e9 f7       	brne	.-6      	; 0x3520 <__ftoa_engine+0x14c>
    3526:	10 c0       	rjmp	.+32     	; 0x3548 <__ftoa_engine+0x174>
    3528:	7d 93       	st	X+, r23
    352a:	2a 95       	dec	r18
    352c:	89 f6       	brne	.-94     	; 0x34d0 <__ftoa_engine+0xfc>
    352e:	06 94       	lsr	r0
    3530:	97 95       	ror	r25
    3532:	67 95       	ror	r22
    3534:	37 95       	ror	r19
    3536:	17 95       	ror	r17
    3538:	17 94       	ror	r1
    353a:	e1 18       	sub	r14, r1
    353c:	f1 0a       	sbc	r15, r17
    353e:	43 0b       	sbc	r20, r19
    3540:	56 0b       	sbc	r21, r22
    3542:	c9 0b       	sbc	r28, r25
    3544:	d0 09       	sbc	r29, r0
    3546:	98 f0       	brcs	.+38     	; 0x356e <__ftoa_engine+0x19a>
    3548:	23 95       	inc	r18
    354a:	7e 91       	ld	r23, -X
    354c:	73 95       	inc	r23
    354e:	7a 33       	cpi	r23, 0x3A	; 58
    3550:	08 f0       	brcs	.+2      	; 0x3554 <__ftoa_engine+0x180>
    3552:	70 e3       	ldi	r23, 0x30	; 48
    3554:	7c 93       	st	X, r23
    3556:	20 13       	cpse	r18, r16
    3558:	b8 f7       	brcc	.-18     	; 0x3548 <__ftoa_engine+0x174>
    355a:	7e 91       	ld	r23, -X
    355c:	70 61       	ori	r23, 0x10	; 16
    355e:	7d 93       	st	X+, r23
    3560:	30 f0       	brcs	.+12     	; 0x356e <__ftoa_engine+0x19a>
    3562:	83 95       	inc	r24
    3564:	71 e3       	ldi	r23, 0x31	; 49
    3566:	7d 93       	st	X+, r23
    3568:	70 e3       	ldi	r23, 0x30	; 48
    356a:	2a 95       	dec	r18
    356c:	e1 f7       	brne	.-8      	; 0x3566 <__ftoa_engine+0x192>
    356e:	11 24       	eor	r1, r1
    3570:	ef 90       	pop	r14
    3572:	ff 90       	pop	r15
    3574:	0f 91       	pop	r16
    3576:	1f 91       	pop	r17
    3578:	cf 91       	pop	r28
    357a:	df 91       	pop	r29
    357c:	99 27       	eor	r25, r25
    357e:	87 fd       	sbrc	r24, 7
    3580:	90 95       	com	r25
    3582:	08 95       	ret

00003584 <strnlen_P>:
    3584:	fc 01       	movw	r30, r24
    3586:	05 90       	lpm	r0, Z+
    3588:	61 50       	subi	r22, 0x01	; 1
    358a:	70 40       	sbci	r23, 0x00	; 0
    358c:	01 10       	cpse	r0, r1
    358e:	d8 f7       	brcc	.-10     	; 0x3586 <strnlen_P+0x2>
    3590:	80 95       	com	r24
    3592:	90 95       	com	r25
    3594:	8e 0f       	add	r24, r30
    3596:	9f 1f       	adc	r25, r31
    3598:	08 95       	ret

0000359a <memcmp>:
    359a:	fb 01       	movw	r30, r22
    359c:	dc 01       	movw	r26, r24
    359e:	04 c0       	rjmp	.+8      	; 0x35a8 <memcmp+0xe>
    35a0:	8d 91       	ld	r24, X+
    35a2:	01 90       	ld	r0, Z+
    35a4:	80 19       	sub	r24, r0
    35a6:	21 f4       	brne	.+8      	; 0x35b0 <memcmp+0x16>
    35a8:	41 50       	subi	r20, 0x01	; 1
    35aa:	50 40       	sbci	r21, 0x00	; 0
    35ac:	c8 f7       	brcc	.-14     	; 0x35a0 <memcmp+0x6>
    35ae:	88 1b       	sub	r24, r24
    35b0:	99 0b       	sbc	r25, r25
    35b2:	08 95       	ret

000035b4 <strnlen>:
    35b4:	fc 01       	movw	r30, r24
    35b6:	61 50       	subi	r22, 0x01	; 1
    35b8:	70 40       	sbci	r23, 0x00	; 0
    35ba:	01 90       	ld	r0, Z+
    35bc:	01 10       	cpse	r0, r1
    35be:	d8 f7       	brcc	.-10     	; 0x35b6 <strnlen+0x2>
    35c0:	80 95       	com	r24
    35c2:	90 95       	com	r25
    35c4:	8e 0f       	add	r24, r30
    35c6:	9f 1f       	adc	r25, r31
    35c8:	08 95       	ret

000035ca <fdevopen>:
    35ca:	0f 93       	push	r16
    35cc:	1f 93       	push	r17
    35ce:	cf 93       	push	r28
    35d0:	df 93       	push	r29
    35d2:	00 97       	sbiw	r24, 0x00	; 0
    35d4:	31 f4       	brne	.+12     	; 0x35e2 <fdevopen+0x18>
    35d6:	61 15       	cp	r22, r1
    35d8:	71 05       	cpc	r23, r1
    35da:	19 f4       	brne	.+6      	; 0x35e2 <fdevopen+0x18>
    35dc:	80 e0       	ldi	r24, 0x00	; 0
    35de:	90 e0       	ldi	r25, 0x00	; 0
    35e0:	39 c0       	rjmp	.+114    	; 0x3654 <fdevopen+0x8a>
    35e2:	8b 01       	movw	r16, r22
    35e4:	ec 01       	movw	r28, r24
    35e6:	6e e0       	ldi	r22, 0x0E	; 14
    35e8:	70 e0       	ldi	r23, 0x00	; 0
    35ea:	81 e0       	ldi	r24, 0x01	; 1
    35ec:	90 e0       	ldi	r25, 0x00	; 0
    35ee:	01 d1       	rcall	.+514    	; 0x37f2 <calloc>
    35f0:	fc 01       	movw	r30, r24
    35f2:	89 2b       	or	r24, r25
    35f4:	99 f3       	breq	.-26     	; 0x35dc <fdevopen+0x12>
    35f6:	80 e8       	ldi	r24, 0x80	; 128
    35f8:	83 83       	std	Z+3, r24	; 0x03
    35fa:	01 15       	cp	r16, r1
    35fc:	11 05       	cpc	r17, r1
    35fe:	71 f0       	breq	.+28     	; 0x361c <fdevopen+0x52>
    3600:	02 87       	std	Z+10, r16	; 0x0a
    3602:	13 87       	std	Z+11, r17	; 0x0b
    3604:	81 e8       	ldi	r24, 0x81	; 129
    3606:	83 83       	std	Z+3, r24	; 0x03
    3608:	80 91 ee 21 	lds	r24, 0x21EE	; 0x8021ee <__iob>
    360c:	90 91 ef 21 	lds	r25, 0x21EF	; 0x8021ef <__iob+0x1>
    3610:	89 2b       	or	r24, r25
    3612:	21 f4       	brne	.+8      	; 0x361c <fdevopen+0x52>
    3614:	e0 93 ee 21 	sts	0x21EE, r30	; 0x8021ee <__iob>
    3618:	f0 93 ef 21 	sts	0x21EF, r31	; 0x8021ef <__iob+0x1>
    361c:	20 97       	sbiw	r28, 0x00	; 0
    361e:	c9 f0       	breq	.+50     	; 0x3652 <fdevopen+0x88>
    3620:	c0 87       	std	Z+8, r28	; 0x08
    3622:	d1 87       	std	Z+9, r29	; 0x09
    3624:	83 81       	ldd	r24, Z+3	; 0x03
    3626:	82 60       	ori	r24, 0x02	; 2
    3628:	83 83       	std	Z+3, r24	; 0x03
    362a:	80 91 f0 21 	lds	r24, 0x21F0	; 0x8021f0 <__iob+0x2>
    362e:	90 91 f1 21 	lds	r25, 0x21F1	; 0x8021f1 <__iob+0x3>
    3632:	89 2b       	or	r24, r25
    3634:	71 f4       	brne	.+28     	; 0x3652 <fdevopen+0x88>
    3636:	e0 93 f0 21 	sts	0x21F0, r30	; 0x8021f0 <__iob+0x2>
    363a:	f0 93 f1 21 	sts	0x21F1, r31	; 0x8021f1 <__iob+0x3>
    363e:	80 91 f2 21 	lds	r24, 0x21F2	; 0x8021f2 <__iob+0x4>
    3642:	90 91 f3 21 	lds	r25, 0x21F3	; 0x8021f3 <__iob+0x5>
    3646:	89 2b       	or	r24, r25
    3648:	21 f4       	brne	.+8      	; 0x3652 <fdevopen+0x88>
    364a:	e0 93 f2 21 	sts	0x21F2, r30	; 0x8021f2 <__iob+0x4>
    364e:	f0 93 f3 21 	sts	0x21F3, r31	; 0x8021f3 <__iob+0x5>
    3652:	cf 01       	movw	r24, r30
    3654:	df 91       	pop	r29
    3656:	cf 91       	pop	r28
    3658:	1f 91       	pop	r17
    365a:	0f 91       	pop	r16
    365c:	08 95       	ret

0000365e <fputc>:
    365e:	0f 93       	push	r16
    3660:	1f 93       	push	r17
    3662:	cf 93       	push	r28
    3664:	df 93       	push	r29
    3666:	fb 01       	movw	r30, r22
    3668:	23 81       	ldd	r18, Z+3	; 0x03
    366a:	21 fd       	sbrc	r18, 1
    366c:	03 c0       	rjmp	.+6      	; 0x3674 <fputc+0x16>
    366e:	8f ef       	ldi	r24, 0xFF	; 255
    3670:	9f ef       	ldi	r25, 0xFF	; 255
    3672:	2c c0       	rjmp	.+88     	; 0x36cc <fputc+0x6e>
    3674:	22 ff       	sbrs	r18, 2
    3676:	16 c0       	rjmp	.+44     	; 0x36a4 <fputc+0x46>
    3678:	46 81       	ldd	r20, Z+6	; 0x06
    367a:	57 81       	ldd	r21, Z+7	; 0x07
    367c:	24 81       	ldd	r18, Z+4	; 0x04
    367e:	35 81       	ldd	r19, Z+5	; 0x05
    3680:	42 17       	cp	r20, r18
    3682:	53 07       	cpc	r21, r19
    3684:	44 f4       	brge	.+16     	; 0x3696 <fputc+0x38>
    3686:	a0 81       	ld	r26, Z
    3688:	b1 81       	ldd	r27, Z+1	; 0x01
    368a:	9d 01       	movw	r18, r26
    368c:	2f 5f       	subi	r18, 0xFF	; 255
    368e:	3f 4f       	sbci	r19, 0xFF	; 255
    3690:	20 83       	st	Z, r18
    3692:	31 83       	std	Z+1, r19	; 0x01
    3694:	8c 93       	st	X, r24
    3696:	26 81       	ldd	r18, Z+6	; 0x06
    3698:	37 81       	ldd	r19, Z+7	; 0x07
    369a:	2f 5f       	subi	r18, 0xFF	; 255
    369c:	3f 4f       	sbci	r19, 0xFF	; 255
    369e:	26 83       	std	Z+6, r18	; 0x06
    36a0:	37 83       	std	Z+7, r19	; 0x07
    36a2:	14 c0       	rjmp	.+40     	; 0x36cc <fputc+0x6e>
    36a4:	8b 01       	movw	r16, r22
    36a6:	ec 01       	movw	r28, r24
    36a8:	fb 01       	movw	r30, r22
    36aa:	00 84       	ldd	r0, Z+8	; 0x08
    36ac:	f1 85       	ldd	r31, Z+9	; 0x09
    36ae:	e0 2d       	mov	r30, r0
    36b0:	19 95       	eicall
    36b2:	89 2b       	or	r24, r25
    36b4:	e1 f6       	brne	.-72     	; 0x366e <fputc+0x10>
    36b6:	d8 01       	movw	r26, r16
    36b8:	16 96       	adiw	r26, 0x06	; 6
    36ba:	8d 91       	ld	r24, X+
    36bc:	9c 91       	ld	r25, X
    36be:	17 97       	sbiw	r26, 0x07	; 7
    36c0:	01 96       	adiw	r24, 0x01	; 1
    36c2:	16 96       	adiw	r26, 0x06	; 6
    36c4:	8d 93       	st	X+, r24
    36c6:	9c 93       	st	X, r25
    36c8:	17 97       	sbiw	r26, 0x07	; 7
    36ca:	ce 01       	movw	r24, r28
    36cc:	df 91       	pop	r29
    36ce:	cf 91       	pop	r28
    36d0:	1f 91       	pop	r17
    36d2:	0f 91       	pop	r16
    36d4:	08 95       	ret

000036d6 <puts>:
    36d6:	0f 93       	push	r16
    36d8:	1f 93       	push	r17
    36da:	cf 93       	push	r28
    36dc:	df 93       	push	r29
    36de:	e0 91 f0 21 	lds	r30, 0x21F0	; 0x8021f0 <__iob+0x2>
    36e2:	f0 91 f1 21 	lds	r31, 0x21F1	; 0x8021f1 <__iob+0x3>
    36e6:	23 81       	ldd	r18, Z+3	; 0x03
    36e8:	21 ff       	sbrs	r18, 1
    36ea:	1b c0       	rjmp	.+54     	; 0x3722 <puts+0x4c>
    36ec:	8c 01       	movw	r16, r24
    36ee:	d0 e0       	ldi	r29, 0x00	; 0
    36f0:	c0 e0       	ldi	r28, 0x00	; 0
    36f2:	f8 01       	movw	r30, r16
    36f4:	81 91       	ld	r24, Z+
    36f6:	8f 01       	movw	r16, r30
    36f8:	60 91 f0 21 	lds	r22, 0x21F0	; 0x8021f0 <__iob+0x2>
    36fc:	70 91 f1 21 	lds	r23, 0x21F1	; 0x8021f1 <__iob+0x3>
    3700:	db 01       	movw	r26, r22
    3702:	18 96       	adiw	r26, 0x08	; 8
    3704:	ed 91       	ld	r30, X+
    3706:	fc 91       	ld	r31, X
    3708:	19 97       	sbiw	r26, 0x09	; 9
    370a:	88 23       	and	r24, r24
    370c:	31 f0       	breq	.+12     	; 0x371a <puts+0x44>
    370e:	19 95       	eicall
    3710:	89 2b       	or	r24, r25
    3712:	79 f3       	breq	.-34     	; 0x36f2 <puts+0x1c>
    3714:	df ef       	ldi	r29, 0xFF	; 255
    3716:	cf ef       	ldi	r28, 0xFF	; 255
    3718:	ec cf       	rjmp	.-40     	; 0x36f2 <puts+0x1c>
    371a:	8a e0       	ldi	r24, 0x0A	; 10
    371c:	19 95       	eicall
    371e:	89 2b       	or	r24, r25
    3720:	19 f0       	breq	.+6      	; 0x3728 <puts+0x52>
    3722:	8f ef       	ldi	r24, 0xFF	; 255
    3724:	9f ef       	ldi	r25, 0xFF	; 255
    3726:	02 c0       	rjmp	.+4      	; 0x372c <puts+0x56>
    3728:	8d 2f       	mov	r24, r29
    372a:	9c 2f       	mov	r25, r28
    372c:	df 91       	pop	r29
    372e:	cf 91       	pop	r28
    3730:	1f 91       	pop	r17
    3732:	0f 91       	pop	r16
    3734:	08 95       	ret

00003736 <__ultoa_invert>:
    3736:	fa 01       	movw	r30, r20
    3738:	aa 27       	eor	r26, r26
    373a:	28 30       	cpi	r18, 0x08	; 8
    373c:	51 f1       	breq	.+84     	; 0x3792 <__ultoa_invert+0x5c>
    373e:	20 31       	cpi	r18, 0x10	; 16
    3740:	81 f1       	breq	.+96     	; 0x37a2 <__ultoa_invert+0x6c>
    3742:	e8 94       	clt
    3744:	6f 93       	push	r22
    3746:	6e 7f       	andi	r22, 0xFE	; 254
    3748:	6e 5f       	subi	r22, 0xFE	; 254
    374a:	7f 4f       	sbci	r23, 0xFF	; 255
    374c:	8f 4f       	sbci	r24, 0xFF	; 255
    374e:	9f 4f       	sbci	r25, 0xFF	; 255
    3750:	af 4f       	sbci	r26, 0xFF	; 255
    3752:	b1 e0       	ldi	r27, 0x01	; 1
    3754:	3e d0       	rcall	.+124    	; 0x37d2 <__ultoa_invert+0x9c>
    3756:	b4 e0       	ldi	r27, 0x04	; 4
    3758:	3c d0       	rcall	.+120    	; 0x37d2 <__ultoa_invert+0x9c>
    375a:	67 0f       	add	r22, r23
    375c:	78 1f       	adc	r23, r24
    375e:	89 1f       	adc	r24, r25
    3760:	9a 1f       	adc	r25, r26
    3762:	a1 1d       	adc	r26, r1
    3764:	68 0f       	add	r22, r24
    3766:	79 1f       	adc	r23, r25
    3768:	8a 1f       	adc	r24, r26
    376a:	91 1d       	adc	r25, r1
    376c:	a1 1d       	adc	r26, r1
    376e:	6a 0f       	add	r22, r26
    3770:	71 1d       	adc	r23, r1
    3772:	81 1d       	adc	r24, r1
    3774:	91 1d       	adc	r25, r1
    3776:	a1 1d       	adc	r26, r1
    3778:	20 d0       	rcall	.+64     	; 0x37ba <__ultoa_invert+0x84>
    377a:	09 f4       	brne	.+2      	; 0x377e <__ultoa_invert+0x48>
    377c:	68 94       	set
    377e:	3f 91       	pop	r19
    3780:	2a e0       	ldi	r18, 0x0A	; 10
    3782:	26 9f       	mul	r18, r22
    3784:	11 24       	eor	r1, r1
    3786:	30 19       	sub	r19, r0
    3788:	30 5d       	subi	r19, 0xD0	; 208
    378a:	31 93       	st	Z+, r19
    378c:	de f6       	brtc	.-74     	; 0x3744 <__ultoa_invert+0xe>
    378e:	cf 01       	movw	r24, r30
    3790:	08 95       	ret
    3792:	46 2f       	mov	r20, r22
    3794:	47 70       	andi	r20, 0x07	; 7
    3796:	40 5d       	subi	r20, 0xD0	; 208
    3798:	41 93       	st	Z+, r20
    379a:	b3 e0       	ldi	r27, 0x03	; 3
    379c:	0f d0       	rcall	.+30     	; 0x37bc <__ultoa_invert+0x86>
    379e:	c9 f7       	brne	.-14     	; 0x3792 <__ultoa_invert+0x5c>
    37a0:	f6 cf       	rjmp	.-20     	; 0x378e <__ultoa_invert+0x58>
    37a2:	46 2f       	mov	r20, r22
    37a4:	4f 70       	andi	r20, 0x0F	; 15
    37a6:	40 5d       	subi	r20, 0xD0	; 208
    37a8:	4a 33       	cpi	r20, 0x3A	; 58
    37aa:	18 f0       	brcs	.+6      	; 0x37b2 <__ultoa_invert+0x7c>
    37ac:	49 5d       	subi	r20, 0xD9	; 217
    37ae:	31 fd       	sbrc	r19, 1
    37b0:	40 52       	subi	r20, 0x20	; 32
    37b2:	41 93       	st	Z+, r20
    37b4:	02 d0       	rcall	.+4      	; 0x37ba <__ultoa_invert+0x84>
    37b6:	a9 f7       	brne	.-22     	; 0x37a2 <__ultoa_invert+0x6c>
    37b8:	ea cf       	rjmp	.-44     	; 0x378e <__ultoa_invert+0x58>
    37ba:	b4 e0       	ldi	r27, 0x04	; 4
    37bc:	a6 95       	lsr	r26
    37be:	97 95       	ror	r25
    37c0:	87 95       	ror	r24
    37c2:	77 95       	ror	r23
    37c4:	67 95       	ror	r22
    37c6:	ba 95       	dec	r27
    37c8:	c9 f7       	brne	.-14     	; 0x37bc <__ultoa_invert+0x86>
    37ca:	00 97       	sbiw	r24, 0x00	; 0
    37cc:	61 05       	cpc	r22, r1
    37ce:	71 05       	cpc	r23, r1
    37d0:	08 95       	ret
    37d2:	9b 01       	movw	r18, r22
    37d4:	ac 01       	movw	r20, r24
    37d6:	0a 2e       	mov	r0, r26
    37d8:	06 94       	lsr	r0
    37da:	57 95       	ror	r21
    37dc:	47 95       	ror	r20
    37de:	37 95       	ror	r19
    37e0:	27 95       	ror	r18
    37e2:	ba 95       	dec	r27
    37e4:	c9 f7       	brne	.-14     	; 0x37d8 <__ultoa_invert+0xa2>
    37e6:	62 0f       	add	r22, r18
    37e8:	73 1f       	adc	r23, r19
    37ea:	84 1f       	adc	r24, r20
    37ec:	95 1f       	adc	r25, r21
    37ee:	a0 1d       	adc	r26, r0
    37f0:	08 95       	ret

000037f2 <calloc>:
    37f2:	0f 93       	push	r16
    37f4:	1f 93       	push	r17
    37f6:	cf 93       	push	r28
    37f8:	df 93       	push	r29
    37fa:	86 9f       	mul	r24, r22
    37fc:	80 01       	movw	r16, r0
    37fe:	87 9f       	mul	r24, r23
    3800:	10 0d       	add	r17, r0
    3802:	96 9f       	mul	r25, r22
    3804:	10 0d       	add	r17, r0
    3806:	11 24       	eor	r1, r1
    3808:	c8 01       	movw	r24, r16
    380a:	0d d0       	rcall	.+26     	; 0x3826 <malloc>
    380c:	ec 01       	movw	r28, r24
    380e:	00 97       	sbiw	r24, 0x00	; 0
    3810:	21 f0       	breq	.+8      	; 0x381a <calloc+0x28>
    3812:	a8 01       	movw	r20, r16
    3814:	60 e0       	ldi	r22, 0x00	; 0
    3816:	70 e0       	ldi	r23, 0x00	; 0
    3818:	27 d1       	rcall	.+590    	; 0x3a68 <memset>
    381a:	ce 01       	movw	r24, r28
    381c:	df 91       	pop	r29
    381e:	cf 91       	pop	r28
    3820:	1f 91       	pop	r17
    3822:	0f 91       	pop	r16
    3824:	08 95       	ret

00003826 <malloc>:
    3826:	0f 93       	push	r16
    3828:	1f 93       	push	r17
    382a:	cf 93       	push	r28
    382c:	df 93       	push	r29
    382e:	82 30       	cpi	r24, 0x02	; 2
    3830:	91 05       	cpc	r25, r1
    3832:	10 f4       	brcc	.+4      	; 0x3838 <malloc+0x12>
    3834:	82 e0       	ldi	r24, 0x02	; 2
    3836:	90 e0       	ldi	r25, 0x00	; 0
    3838:	e0 91 f6 21 	lds	r30, 0x21F6	; 0x8021f6 <__flp>
    383c:	f0 91 f7 21 	lds	r31, 0x21F7	; 0x8021f7 <__flp+0x1>
    3840:	20 e0       	ldi	r18, 0x00	; 0
    3842:	30 e0       	ldi	r19, 0x00	; 0
    3844:	a0 e0       	ldi	r26, 0x00	; 0
    3846:	b0 e0       	ldi	r27, 0x00	; 0
    3848:	30 97       	sbiw	r30, 0x00	; 0
    384a:	19 f1       	breq	.+70     	; 0x3892 <malloc+0x6c>
    384c:	40 81       	ld	r20, Z
    384e:	51 81       	ldd	r21, Z+1	; 0x01
    3850:	02 81       	ldd	r16, Z+2	; 0x02
    3852:	13 81       	ldd	r17, Z+3	; 0x03
    3854:	48 17       	cp	r20, r24
    3856:	59 07       	cpc	r21, r25
    3858:	c8 f0       	brcs	.+50     	; 0x388c <malloc+0x66>
    385a:	84 17       	cp	r24, r20
    385c:	95 07       	cpc	r25, r21
    385e:	69 f4       	brne	.+26     	; 0x387a <malloc+0x54>
    3860:	10 97       	sbiw	r26, 0x00	; 0
    3862:	31 f0       	breq	.+12     	; 0x3870 <malloc+0x4a>
    3864:	12 96       	adiw	r26, 0x02	; 2
    3866:	0c 93       	st	X, r16
    3868:	12 97       	sbiw	r26, 0x02	; 2
    386a:	13 96       	adiw	r26, 0x03	; 3
    386c:	1c 93       	st	X, r17
    386e:	27 c0       	rjmp	.+78     	; 0x38be <malloc+0x98>
    3870:	00 93 f6 21 	sts	0x21F6, r16	; 0x8021f6 <__flp>
    3874:	10 93 f7 21 	sts	0x21F7, r17	; 0x8021f7 <__flp+0x1>
    3878:	22 c0       	rjmp	.+68     	; 0x38be <malloc+0x98>
    387a:	21 15       	cp	r18, r1
    387c:	31 05       	cpc	r19, r1
    387e:	19 f0       	breq	.+6      	; 0x3886 <malloc+0x60>
    3880:	42 17       	cp	r20, r18
    3882:	53 07       	cpc	r21, r19
    3884:	18 f4       	brcc	.+6      	; 0x388c <malloc+0x66>
    3886:	9a 01       	movw	r18, r20
    3888:	bd 01       	movw	r22, r26
    388a:	ef 01       	movw	r28, r30
    388c:	df 01       	movw	r26, r30
    388e:	f8 01       	movw	r30, r16
    3890:	db cf       	rjmp	.-74     	; 0x3848 <malloc+0x22>
    3892:	21 15       	cp	r18, r1
    3894:	31 05       	cpc	r19, r1
    3896:	f9 f0       	breq	.+62     	; 0x38d6 <malloc+0xb0>
    3898:	28 1b       	sub	r18, r24
    389a:	39 0b       	sbc	r19, r25
    389c:	24 30       	cpi	r18, 0x04	; 4
    389e:	31 05       	cpc	r19, r1
    38a0:	80 f4       	brcc	.+32     	; 0x38c2 <malloc+0x9c>
    38a2:	8a 81       	ldd	r24, Y+2	; 0x02
    38a4:	9b 81       	ldd	r25, Y+3	; 0x03
    38a6:	61 15       	cp	r22, r1
    38a8:	71 05       	cpc	r23, r1
    38aa:	21 f0       	breq	.+8      	; 0x38b4 <malloc+0x8e>
    38ac:	fb 01       	movw	r30, r22
    38ae:	82 83       	std	Z+2, r24	; 0x02
    38b0:	93 83       	std	Z+3, r25	; 0x03
    38b2:	04 c0       	rjmp	.+8      	; 0x38bc <malloc+0x96>
    38b4:	80 93 f6 21 	sts	0x21F6, r24	; 0x8021f6 <__flp>
    38b8:	90 93 f7 21 	sts	0x21F7, r25	; 0x8021f7 <__flp+0x1>
    38bc:	fe 01       	movw	r30, r28
    38be:	32 96       	adiw	r30, 0x02	; 2
    38c0:	44 c0       	rjmp	.+136    	; 0x394a <malloc+0x124>
    38c2:	fe 01       	movw	r30, r28
    38c4:	e2 0f       	add	r30, r18
    38c6:	f3 1f       	adc	r31, r19
    38c8:	81 93       	st	Z+, r24
    38ca:	91 93       	st	Z+, r25
    38cc:	22 50       	subi	r18, 0x02	; 2
    38ce:	31 09       	sbc	r19, r1
    38d0:	28 83       	st	Y, r18
    38d2:	39 83       	std	Y+1, r19	; 0x01
    38d4:	3a c0       	rjmp	.+116    	; 0x394a <malloc+0x124>
    38d6:	20 91 f4 21 	lds	r18, 0x21F4	; 0x8021f4 <__brkval>
    38da:	30 91 f5 21 	lds	r19, 0x21F5	; 0x8021f5 <__brkval+0x1>
    38de:	23 2b       	or	r18, r19
    38e0:	41 f4       	brne	.+16     	; 0x38f2 <malloc+0xcc>
    38e2:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    38e6:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    38ea:	20 93 f4 21 	sts	0x21F4, r18	; 0x8021f4 <__brkval>
    38ee:	30 93 f5 21 	sts	0x21F5, r19	; 0x8021f5 <__brkval+0x1>
    38f2:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    38f6:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    38fa:	21 15       	cp	r18, r1
    38fc:	31 05       	cpc	r19, r1
    38fe:	41 f4       	brne	.+16     	; 0x3910 <malloc+0xea>
    3900:	2d b7       	in	r18, 0x3d	; 61
    3902:	3e b7       	in	r19, 0x3e	; 62
    3904:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    3908:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    390c:	24 1b       	sub	r18, r20
    390e:	35 0b       	sbc	r19, r21
    3910:	e0 91 f4 21 	lds	r30, 0x21F4	; 0x8021f4 <__brkval>
    3914:	f0 91 f5 21 	lds	r31, 0x21F5	; 0x8021f5 <__brkval+0x1>
    3918:	e2 17       	cp	r30, r18
    391a:	f3 07       	cpc	r31, r19
    391c:	a0 f4       	brcc	.+40     	; 0x3946 <malloc+0x120>
    391e:	2e 1b       	sub	r18, r30
    3920:	3f 0b       	sbc	r19, r31
    3922:	28 17       	cp	r18, r24
    3924:	39 07       	cpc	r19, r25
    3926:	78 f0       	brcs	.+30     	; 0x3946 <malloc+0x120>
    3928:	ac 01       	movw	r20, r24
    392a:	4e 5f       	subi	r20, 0xFE	; 254
    392c:	5f 4f       	sbci	r21, 0xFF	; 255
    392e:	24 17       	cp	r18, r20
    3930:	35 07       	cpc	r19, r21
    3932:	48 f0       	brcs	.+18     	; 0x3946 <malloc+0x120>
    3934:	4e 0f       	add	r20, r30
    3936:	5f 1f       	adc	r21, r31
    3938:	40 93 f4 21 	sts	0x21F4, r20	; 0x8021f4 <__brkval>
    393c:	50 93 f5 21 	sts	0x21F5, r21	; 0x8021f5 <__brkval+0x1>
    3940:	81 93       	st	Z+, r24
    3942:	91 93       	st	Z+, r25
    3944:	02 c0       	rjmp	.+4      	; 0x394a <malloc+0x124>
    3946:	e0 e0       	ldi	r30, 0x00	; 0
    3948:	f0 e0       	ldi	r31, 0x00	; 0
    394a:	cf 01       	movw	r24, r30
    394c:	df 91       	pop	r29
    394e:	cf 91       	pop	r28
    3950:	1f 91       	pop	r17
    3952:	0f 91       	pop	r16
    3954:	08 95       	ret

00003956 <free>:
    3956:	cf 93       	push	r28
    3958:	df 93       	push	r29
    395a:	00 97       	sbiw	r24, 0x00	; 0
    395c:	09 f4       	brne	.+2      	; 0x3960 <free+0xa>
    395e:	81 c0       	rjmp	.+258    	; 0x3a62 <free+0x10c>
    3960:	fc 01       	movw	r30, r24
    3962:	32 97       	sbiw	r30, 0x02	; 2
    3964:	12 82       	std	Z+2, r1	; 0x02
    3966:	13 82       	std	Z+3, r1	; 0x03
    3968:	a0 91 f6 21 	lds	r26, 0x21F6	; 0x8021f6 <__flp>
    396c:	b0 91 f7 21 	lds	r27, 0x21F7	; 0x8021f7 <__flp+0x1>
    3970:	10 97       	sbiw	r26, 0x00	; 0
    3972:	81 f4       	brne	.+32     	; 0x3994 <free+0x3e>
    3974:	20 81       	ld	r18, Z
    3976:	31 81       	ldd	r19, Z+1	; 0x01
    3978:	82 0f       	add	r24, r18
    397a:	93 1f       	adc	r25, r19
    397c:	20 91 f4 21 	lds	r18, 0x21F4	; 0x8021f4 <__brkval>
    3980:	30 91 f5 21 	lds	r19, 0x21F5	; 0x8021f5 <__brkval+0x1>
    3984:	28 17       	cp	r18, r24
    3986:	39 07       	cpc	r19, r25
    3988:	51 f5       	brne	.+84     	; 0x39de <free+0x88>
    398a:	e0 93 f4 21 	sts	0x21F4, r30	; 0x8021f4 <__brkval>
    398e:	f0 93 f5 21 	sts	0x21F5, r31	; 0x8021f5 <__brkval+0x1>
    3992:	67 c0       	rjmp	.+206    	; 0x3a62 <free+0x10c>
    3994:	ed 01       	movw	r28, r26
    3996:	20 e0       	ldi	r18, 0x00	; 0
    3998:	30 e0       	ldi	r19, 0x00	; 0
    399a:	ce 17       	cp	r28, r30
    399c:	df 07       	cpc	r29, r31
    399e:	40 f4       	brcc	.+16     	; 0x39b0 <free+0x5a>
    39a0:	4a 81       	ldd	r20, Y+2	; 0x02
    39a2:	5b 81       	ldd	r21, Y+3	; 0x03
    39a4:	9e 01       	movw	r18, r28
    39a6:	41 15       	cp	r20, r1
    39a8:	51 05       	cpc	r21, r1
    39aa:	f1 f0       	breq	.+60     	; 0x39e8 <free+0x92>
    39ac:	ea 01       	movw	r28, r20
    39ae:	f5 cf       	rjmp	.-22     	; 0x399a <free+0x44>
    39b0:	c2 83       	std	Z+2, r28	; 0x02
    39b2:	d3 83       	std	Z+3, r29	; 0x03
    39b4:	40 81       	ld	r20, Z
    39b6:	51 81       	ldd	r21, Z+1	; 0x01
    39b8:	84 0f       	add	r24, r20
    39ba:	95 1f       	adc	r25, r21
    39bc:	c8 17       	cp	r28, r24
    39be:	d9 07       	cpc	r29, r25
    39c0:	59 f4       	brne	.+22     	; 0x39d8 <free+0x82>
    39c2:	88 81       	ld	r24, Y
    39c4:	99 81       	ldd	r25, Y+1	; 0x01
    39c6:	84 0f       	add	r24, r20
    39c8:	95 1f       	adc	r25, r21
    39ca:	02 96       	adiw	r24, 0x02	; 2
    39cc:	80 83       	st	Z, r24
    39ce:	91 83       	std	Z+1, r25	; 0x01
    39d0:	8a 81       	ldd	r24, Y+2	; 0x02
    39d2:	9b 81       	ldd	r25, Y+3	; 0x03
    39d4:	82 83       	std	Z+2, r24	; 0x02
    39d6:	93 83       	std	Z+3, r25	; 0x03
    39d8:	21 15       	cp	r18, r1
    39da:	31 05       	cpc	r19, r1
    39dc:	29 f4       	brne	.+10     	; 0x39e8 <free+0x92>
    39de:	e0 93 f6 21 	sts	0x21F6, r30	; 0x8021f6 <__flp>
    39e2:	f0 93 f7 21 	sts	0x21F7, r31	; 0x8021f7 <__flp+0x1>
    39e6:	3d c0       	rjmp	.+122    	; 0x3a62 <free+0x10c>
    39e8:	e9 01       	movw	r28, r18
    39ea:	ea 83       	std	Y+2, r30	; 0x02
    39ec:	fb 83       	std	Y+3, r31	; 0x03
    39ee:	49 91       	ld	r20, Y+
    39f0:	59 91       	ld	r21, Y+
    39f2:	c4 0f       	add	r28, r20
    39f4:	d5 1f       	adc	r29, r21
    39f6:	ec 17       	cp	r30, r28
    39f8:	fd 07       	cpc	r31, r29
    39fa:	61 f4       	brne	.+24     	; 0x3a14 <free+0xbe>
    39fc:	80 81       	ld	r24, Z
    39fe:	91 81       	ldd	r25, Z+1	; 0x01
    3a00:	84 0f       	add	r24, r20
    3a02:	95 1f       	adc	r25, r21
    3a04:	02 96       	adiw	r24, 0x02	; 2
    3a06:	e9 01       	movw	r28, r18
    3a08:	88 83       	st	Y, r24
    3a0a:	99 83       	std	Y+1, r25	; 0x01
    3a0c:	82 81       	ldd	r24, Z+2	; 0x02
    3a0e:	93 81       	ldd	r25, Z+3	; 0x03
    3a10:	8a 83       	std	Y+2, r24	; 0x02
    3a12:	9b 83       	std	Y+3, r25	; 0x03
    3a14:	e0 e0       	ldi	r30, 0x00	; 0
    3a16:	f0 e0       	ldi	r31, 0x00	; 0
    3a18:	12 96       	adiw	r26, 0x02	; 2
    3a1a:	8d 91       	ld	r24, X+
    3a1c:	9c 91       	ld	r25, X
    3a1e:	13 97       	sbiw	r26, 0x03	; 3
    3a20:	00 97       	sbiw	r24, 0x00	; 0
    3a22:	19 f0       	breq	.+6      	; 0x3a2a <free+0xd4>
    3a24:	fd 01       	movw	r30, r26
    3a26:	dc 01       	movw	r26, r24
    3a28:	f7 cf       	rjmp	.-18     	; 0x3a18 <free+0xc2>
    3a2a:	8d 91       	ld	r24, X+
    3a2c:	9c 91       	ld	r25, X
    3a2e:	11 97       	sbiw	r26, 0x01	; 1
    3a30:	9d 01       	movw	r18, r26
    3a32:	2e 5f       	subi	r18, 0xFE	; 254
    3a34:	3f 4f       	sbci	r19, 0xFF	; 255
    3a36:	82 0f       	add	r24, r18
    3a38:	93 1f       	adc	r25, r19
    3a3a:	20 91 f4 21 	lds	r18, 0x21F4	; 0x8021f4 <__brkval>
    3a3e:	30 91 f5 21 	lds	r19, 0x21F5	; 0x8021f5 <__brkval+0x1>
    3a42:	28 17       	cp	r18, r24
    3a44:	39 07       	cpc	r19, r25
    3a46:	69 f4       	brne	.+26     	; 0x3a62 <free+0x10c>
    3a48:	30 97       	sbiw	r30, 0x00	; 0
    3a4a:	29 f4       	brne	.+10     	; 0x3a56 <free+0x100>
    3a4c:	10 92 f6 21 	sts	0x21F6, r1	; 0x8021f6 <__flp>
    3a50:	10 92 f7 21 	sts	0x21F7, r1	; 0x8021f7 <__flp+0x1>
    3a54:	02 c0       	rjmp	.+4      	; 0x3a5a <free+0x104>
    3a56:	12 82       	std	Z+2, r1	; 0x02
    3a58:	13 82       	std	Z+3, r1	; 0x03
    3a5a:	a0 93 f4 21 	sts	0x21F4, r26	; 0x8021f4 <__brkval>
    3a5e:	b0 93 f5 21 	sts	0x21F5, r27	; 0x8021f5 <__brkval+0x1>
    3a62:	df 91       	pop	r29
    3a64:	cf 91       	pop	r28
    3a66:	08 95       	ret

00003a68 <memset>:
    3a68:	dc 01       	movw	r26, r24
    3a6a:	01 c0       	rjmp	.+2      	; 0x3a6e <memset+0x6>
    3a6c:	6d 93       	st	X+, r22
    3a6e:	41 50       	subi	r20, 0x01	; 1
    3a70:	50 40       	sbci	r21, 0x00	; 0
    3a72:	e0 f7       	brcc	.-8      	; 0x3a6c <memset+0x4>
    3a74:	08 95       	ret

00003a76 <_exit>:
    3a76:	f8 94       	cli

00003a78 <__stop_program>:
    3a78:	ff cf       	rjmp	.-2      	; 0x3a78 <__stop_program>
