

================================================================
== Vivado HLS Report for 'operator_int_div10'
================================================================
* Date:           Thu Aug  2 16:06:36 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|    20.538|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_74               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_81               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_87               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_93               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_99               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_9_i_i_lut_div5_chunk_fu_105  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    9828|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     105|
|Register         |        -|      -|      36|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      36|    9933|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       9|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------+---------+-------+---+------+
    |                Instance               |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div5_chunk_fu_74               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_81               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_87               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_93               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_99               |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret4_9_i_i_lut_div5_chunk_fu_105  |lut_div5_chunk  |        0|      0|  0|  1638|
    +---------------------------------------+----------------+---------+-------+---+------+
    |Total                                  |                |        0|      0|  0|  9828|
    +---------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  15|          3|    1|          3|
    |grp_lut_div5_chunk_fu_74_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_74_r_in_V  |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_81_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_87_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_93_d_V     |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_99_d_V     |  15|          3|    3|          9|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 105|         21|   19|         57|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |p_Result_19_4_i_i_reg_336     |  3|   0|    3|          0|
    |p_Result_19_5_i_i_reg_341     |  3|   0|    3|          0|
    |p_Result_19_6_i_i_reg_346     |  3|   0|    3|          0|
    |p_Result_19_7_i_i_reg_351     |  3|   0|    3|          0|
    |p_Result_19_8_i_i_reg_356     |  3|   0|    3|          0|
    |p_Result_19_9_i_i_reg_361     |  3|   0|    3|          0|
    |q_chunk_V_ret2_1_i_i_reg_316  |  3|   0|    3|          0|
    |q_chunk_V_ret2_2_i_i_reg_321  |  3|   0|    3|          0|
    |q_chunk_V_ret2_3_i_i_reg_326  |  3|   0|    3|          0|
    |q_chunk_V_ret2_i_i_reg_311    |  3|   0|    3|          0|
    |r_V_ret3_3_i_i_reg_331        |  3|   0|    3|          0|
    |tmp_1_reg_306                 |  1|   0|    1|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 36|   0|   36|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_int_div10 | return value |
|in_r       |  in |   32|   ap_none  |        in_r        |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

