# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name input_train_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0 \
    op interface \
    ports { input_train_0_address0 { O 13 vector } input_train_0_ce0 { O 1 bit } input_train_0_we0 { O 1 bit } input_train_0_d0 { O 5 vector } input_train_0_address1 { O 13 vector } input_train_0_ce1 { O 1 bit } input_train_0_we1 { O 1 bit } input_train_0_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name input_train_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_1 \
    op interface \
    ports { input_train_0_1_address0 { O 13 vector } input_train_0_1_ce0 { O 1 bit } input_train_0_1_we0 { O 1 bit } input_train_0_1_d0 { O 5 vector } input_train_0_1_address1 { O 13 vector } input_train_0_1_ce1 { O 1 bit } input_train_0_1_we1 { O 1 bit } input_train_0_1_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name input_train_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_2 \
    op interface \
    ports { input_train_0_2_address0 { O 13 vector } input_train_0_2_ce0 { O 1 bit } input_train_0_2_we0 { O 1 bit } input_train_0_2_d0 { O 5 vector } input_train_0_2_address1 { O 13 vector } input_train_0_2_ce1 { O 1 bit } input_train_0_2_we1 { O 1 bit } input_train_0_2_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name input_train_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_3 \
    op interface \
    ports { input_train_0_3_address0 { O 13 vector } input_train_0_3_ce0 { O 1 bit } input_train_0_3_we0 { O 1 bit } input_train_0_3_d0 { O 5 vector } input_train_0_3_address1 { O 13 vector } input_train_0_3_ce1 { O 1 bit } input_train_0_3_we1 { O 1 bit } input_train_0_3_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name input_train_0_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_4 \
    op interface \
    ports { input_train_0_4_address0 { O 13 vector } input_train_0_4_ce0 { O 1 bit } input_train_0_4_we0 { O 1 bit } input_train_0_4_d0 { O 5 vector } input_train_0_4_address1 { O 13 vector } input_train_0_4_ce1 { O 1 bit } input_train_0_4_we1 { O 1 bit } input_train_0_4_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name input_train_0_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_5 \
    op interface \
    ports { input_train_0_5_address0 { O 13 vector } input_train_0_5_ce0 { O 1 bit } input_train_0_5_we0 { O 1 bit } input_train_0_5_d0 { O 5 vector } input_train_0_5_address1 { O 13 vector } input_train_0_5_ce1 { O 1 bit } input_train_0_5_we1 { O 1 bit } input_train_0_5_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name input_train_0_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_6 \
    op interface \
    ports { input_train_0_6_address0 { O 13 vector } input_train_0_6_ce0 { O 1 bit } input_train_0_6_we0 { O 1 bit } input_train_0_6_d0 { O 5 vector } input_train_0_6_address1 { O 13 vector } input_train_0_6_ce1 { O 1 bit } input_train_0_6_we1 { O 1 bit } input_train_0_6_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name input_train_0_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_7 \
    op interface \
    ports { input_train_0_7_address0 { O 13 vector } input_train_0_7_ce0 { O 1 bit } input_train_0_7_we0 { O 1 bit } input_train_0_7_d0 { O 5 vector } input_train_0_7_address1 { O 13 vector } input_train_0_7_ce1 { O 1 bit } input_train_0_7_we1 { O 1 bit } input_train_0_7_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name input_train_0_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_8 \
    op interface \
    ports { input_train_0_8_address0 { O 13 vector } input_train_0_8_ce0 { O 1 bit } input_train_0_8_we0 { O 1 bit } input_train_0_8_d0 { O 5 vector } input_train_0_8_address1 { O 13 vector } input_train_0_8_ce1 { O 1 bit } input_train_0_8_we1 { O 1 bit } input_train_0_8_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name input_train_0_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_9 \
    op interface \
    ports { input_train_0_9_address0 { O 13 vector } input_train_0_9_ce0 { O 1 bit } input_train_0_9_we0 { O 1 bit } input_train_0_9_d0 { O 5 vector } input_train_0_9_address1 { O 13 vector } input_train_0_9_ce1 { O 1 bit } input_train_0_9_we1 { O 1 bit } input_train_0_9_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name input_train_0_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_10 \
    op interface \
    ports { input_train_0_10_address0 { O 13 vector } input_train_0_10_ce0 { O 1 bit } input_train_0_10_we0 { O 1 bit } input_train_0_10_d0 { O 5 vector } input_train_0_10_address1 { O 13 vector } input_train_0_10_ce1 { O 1 bit } input_train_0_10_we1 { O 1 bit } input_train_0_10_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name input_train_0_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_11 \
    op interface \
    ports { input_train_0_11_address0 { O 13 vector } input_train_0_11_ce0 { O 1 bit } input_train_0_11_we0 { O 1 bit } input_train_0_11_d0 { O 5 vector } input_train_0_11_address1 { O 13 vector } input_train_0_11_ce1 { O 1 bit } input_train_0_11_we1 { O 1 bit } input_train_0_11_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name input_train_0_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename input_train_0_12 \
    op interface \
    ports { input_train_0_12_address0 { O 13 vector } input_train_0_12_ce0 { O 1 bit } input_train_0_12_we0 { O 1 bit } input_train_0_12_d0 { O 5 vector } input_train_0_12_address1 { O 13 vector } input_train_0_12_ce1 { O 1 bit } input_train_0_12_we1 { O 1 bit } input_train_0_12_d1 { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_train_0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name y_train \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename y_train \
    op interface \
    ports { y_train_address0 { O 14 vector } y_train_ce0 { O 1 bit } y_train_we0 { O 1 bit } y_train_d0 { O 1 vector } y_train_address1 { O 14 vector } y_train_ce1 { O 1 bit } y_train_we1 { O 1 bit } y_train_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'y_train'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name digits_features_1_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_1_0_0 \
    op interface \
    ports { digits_features_1_0_0_address0 { O 11 vector } digits_features_1_0_0_ce0 { O 1 bit } digits_features_1_0_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_1_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name digits_features_2_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_2_0_0 \
    op interface \
    ports { digits_features_2_0_0_address0 { O 11 vector } digits_features_2_0_0_ce0 { O 1 bit } digits_features_2_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_2_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name digits_features_3_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_3_0_0 \
    op interface \
    ports { digits_features_3_0_0_address0 { O 11 vector } digits_features_3_0_0_ce0 { O 1 bit } digits_features_3_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_3_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name digits_features_4_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_4_0_0 \
    op interface \
    ports { digits_features_4_0_0_address0 { O 11 vector } digits_features_4_0_0_ce0 { O 1 bit } digits_features_4_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_4_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name digits_features_5_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_5_0_0 \
    op interface \
    ports { digits_features_5_0_0_address0 { O 11 vector } digits_features_5_0_0_ce0 { O 1 bit } digits_features_5_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_5_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name digits_features_6_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_6_0_0 \
    op interface \
    ports { digits_features_6_0_0_address0 { O 11 vector } digits_features_6_0_0_ce0 { O 1 bit } digits_features_6_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_6_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name digits_features_7_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_7_0_0 \
    op interface \
    ports { digits_features_7_0_0_address0 { O 11 vector } digits_features_7_0_0_ce0 { O 1 bit } digits_features_7_0_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_7_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name digits_features_8_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_8_0_0 \
    op interface \
    ports { digits_features_8_0_0_address0 { O 11 vector } digits_features_8_0_0_ce0 { O 1 bit } digits_features_8_0_0_q0 { I 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_8_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name digits_features_9_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_9_0_0 \
    op interface \
    ports { digits_features_9_0_0_address0 { O 11 vector } digits_features_9_0_0_ce0 { O 1 bit } digits_features_9_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_9_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name digits_features_10_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_10_0_0 \
    op interface \
    ports { digits_features_10_0_0_address0 { O 11 vector } digits_features_10_0_0_ce0 { O 1 bit } digits_features_10_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_10_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name digits_features_11_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_11_0_0 \
    op interface \
    ports { digits_features_11_0_0_address0 { O 11 vector } digits_features_11_0_0_ce0 { O 1 bit } digits_features_11_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_11_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name digits_features_12_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_12_0_0 \
    op interface \
    ports { digits_features_12_0_0_address0 { O 11 vector } digits_features_12_0_0_ce0 { O 1 bit } digits_features_12_0_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_12_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name digits_features_0_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_0_1_0 \
    op interface \
    ports { digits_features_0_1_0_address0 { O 11 vector } digits_features_0_1_0_ce0 { O 1 bit } digits_features_0_1_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_0_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name digits_features_1_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_1_1_0 \
    op interface \
    ports { digits_features_1_1_0_address0 { O 11 vector } digits_features_1_1_0_ce0 { O 1 bit } digits_features_1_1_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_1_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name digits_features_2_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_2_1_0 \
    op interface \
    ports { digits_features_2_1_0_address0 { O 11 vector } digits_features_2_1_0_ce0 { O 1 bit } digits_features_2_1_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_2_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name digits_features_3_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_3_1_0 \
    op interface \
    ports { digits_features_3_1_0_address0 { O 11 vector } digits_features_3_1_0_ce0 { O 1 bit } digits_features_3_1_0_q0 { I 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_3_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name digits_features_4_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_4_1_0 \
    op interface \
    ports { digits_features_4_1_0_address0 { O 11 vector } digits_features_4_1_0_ce0 { O 1 bit } digits_features_4_1_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_4_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name digits_features_5_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_5_1_0 \
    op interface \
    ports { digits_features_5_1_0_address0 { O 11 vector } digits_features_5_1_0_ce0 { O 1 bit } digits_features_5_1_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_5_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name digits_features_6_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_6_1_0 \
    op interface \
    ports { digits_features_6_1_0_address0 { O 11 vector } digits_features_6_1_0_ce0 { O 1 bit } digits_features_6_1_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_6_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name digits_features_7_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_7_1_0 \
    op interface \
    ports { digits_features_7_1_0_address0 { O 11 vector } digits_features_7_1_0_ce0 { O 1 bit } digits_features_7_1_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_7_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name digits_features_8_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_8_1_0 \
    op interface \
    ports { digits_features_8_1_0_address0 { O 11 vector } digits_features_8_1_0_ce0 { O 1 bit } digits_features_8_1_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_8_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name digits_features_9_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_9_1_0 \
    op interface \
    ports { digits_features_9_1_0_address0 { O 11 vector } digits_features_9_1_0_ce0 { O 1 bit } digits_features_9_1_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_9_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name digits_features_10_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_10_1_0 \
    op interface \
    ports { digits_features_10_1_0_address0 { O 11 vector } digits_features_10_1_0_ce0 { O 1 bit } digits_features_10_1_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_10_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name digits_features_11_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_11_1_0 \
    op interface \
    ports { digits_features_11_1_0_address0 { O 11 vector } digits_features_11_1_0_ce0 { O 1 bit } digits_features_11_1_0_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_11_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name digits_features_12_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_12_1_0 \
    op interface \
    ports { digits_features_12_1_0_address0 { O 11 vector } digits_features_12_1_0_ce0 { O 1 bit } digits_features_12_1_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_12_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name digits_features_0_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_0_2_0 \
    op interface \
    ports { digits_features_0_2_0_address0 { O 11 vector } digits_features_0_2_0_ce0 { O 1 bit } digits_features_0_2_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_0_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name digits_features_1_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_1_2_0 \
    op interface \
    ports { digits_features_1_2_0_address0 { O 11 vector } digits_features_1_2_0_ce0 { O 1 bit } digits_features_1_2_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_1_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name digits_features_2_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_2_2_0 \
    op interface \
    ports { digits_features_2_2_0_address0 { O 11 vector } digits_features_2_2_0_ce0 { O 1 bit } digits_features_2_2_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_2_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name digits_features_3_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_3_2_0 \
    op interface \
    ports { digits_features_3_2_0_address0 { O 11 vector } digits_features_3_2_0_ce0 { O 1 bit } digits_features_3_2_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_3_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name digits_features_4_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_4_2_0 \
    op interface \
    ports { digits_features_4_2_0_address0 { O 11 vector } digits_features_4_2_0_ce0 { O 1 bit } digits_features_4_2_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_4_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name digits_features_5_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_5_2_0 \
    op interface \
    ports { digits_features_5_2_0_address0 { O 11 vector } digits_features_5_2_0_ce0 { O 1 bit } digits_features_5_2_0_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_5_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name digits_features_7_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_7_2_0 \
    op interface \
    ports { digits_features_7_2_0_address0 { O 11 vector } digits_features_7_2_0_ce0 { O 1 bit } digits_features_7_2_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_7_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name digits_features_8_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_8_2_0 \
    op interface \
    ports { digits_features_8_2_0_address0 { O 11 vector } digits_features_8_2_0_ce0 { O 1 bit } digits_features_8_2_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_8_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name digits_features_9_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_9_2_0 \
    op interface \
    ports { digits_features_9_2_0_address0 { O 11 vector } digits_features_9_2_0_ce0 { O 1 bit } digits_features_9_2_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_9_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name digits_features_10_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_10_2_0 \
    op interface \
    ports { digits_features_10_2_0_address0 { O 11 vector } digits_features_10_2_0_ce0 { O 1 bit } digits_features_10_2_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_10_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name digits_features_11_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_11_2_0 \
    op interface \
    ports { digits_features_11_2_0_address0 { O 11 vector } digits_features_11_2_0_ce0 { O 1 bit } digits_features_11_2_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_11_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name digits_features_12_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_12_2_0 \
    op interface \
    ports { digits_features_12_2_0_address0 { O 11 vector } digits_features_12_2_0_ce0 { O 1 bit } digits_features_12_2_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_12_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name digits_features_1_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_1_3_0 \
    op interface \
    ports { digits_features_1_3_0_address0 { O 11 vector } digits_features_1_3_0_ce0 { O 1 bit } digits_features_1_3_0_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_1_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name digits_features_2_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_2_3_0 \
    op interface \
    ports { digits_features_2_3_0_address0 { O 11 vector } digits_features_2_3_0_ce0 { O 1 bit } digits_features_2_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_2_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name digits_features_3_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_3_3_0 \
    op interface \
    ports { digits_features_3_3_0_address0 { O 11 vector } digits_features_3_3_0_ce0 { O 1 bit } digits_features_3_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_3_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name digits_features_4_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_4_3_0 \
    op interface \
    ports { digits_features_4_3_0_address0 { O 11 vector } digits_features_4_3_0_ce0 { O 1 bit } digits_features_4_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_4_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name digits_features_5_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_5_3_0 \
    op interface \
    ports { digits_features_5_3_0_address0 { O 11 vector } digits_features_5_3_0_ce0 { O 1 bit } digits_features_5_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_5_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name digits_features_6_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_6_3_0 \
    op interface \
    ports { digits_features_6_3_0_address0 { O 11 vector } digits_features_6_3_0_ce0 { O 1 bit } digits_features_6_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_6_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name digits_features_7_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_7_3_0 \
    op interface \
    ports { digits_features_7_3_0_address0 { O 11 vector } digits_features_7_3_0_ce0 { O 1 bit } digits_features_7_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_7_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name digits_features_8_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_8_3_0 \
    op interface \
    ports { digits_features_8_3_0_address0 { O 11 vector } digits_features_8_3_0_ce0 { O 1 bit } digits_features_8_3_0_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_8_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name digits_features_9_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_9_3_0 \
    op interface \
    ports { digits_features_9_3_0_address0 { O 11 vector } digits_features_9_3_0_ce0 { O 1 bit } digits_features_9_3_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_9_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name digits_features_10_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_10_3_0 \
    op interface \
    ports { digits_features_10_3_0_address0 { O 11 vector } digits_features_10_3_0_ce0 { O 1 bit } digits_features_10_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_10_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name digits_features_11_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_11_3_0 \
    op interface \
    ports { digits_features_11_3_0_address0 { O 11 vector } digits_features_11_3_0_ce0 { O 1 bit } digits_features_11_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_11_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name digits_features_12_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_12_3_0 \
    op interface \
    ports { digits_features_12_3_0_address0 { O 11 vector } digits_features_12_3_0_ce0 { O 1 bit } digits_features_12_3_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_12_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name digits_features_0_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_0_4_0 \
    op interface \
    ports { digits_features_0_4_0_address0 { O 11 vector } digits_features_0_4_0_ce0 { O 1 bit } digits_features_0_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_0_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name digits_features_1_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_1_4_0 \
    op interface \
    ports { digits_features_1_4_0_address0 { O 11 vector } digits_features_1_4_0_ce0 { O 1 bit } digits_features_1_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_1_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name digits_features_2_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_2_4_0 \
    op interface \
    ports { digits_features_2_4_0_address0 { O 11 vector } digits_features_2_4_0_ce0 { O 1 bit } digits_features_2_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_2_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name digits_features_3_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_3_4_0 \
    op interface \
    ports { digits_features_3_4_0_address0 { O 11 vector } digits_features_3_4_0_ce0 { O 1 bit } digits_features_3_4_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_3_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name digits_features_4_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_4_4_0 \
    op interface \
    ports { digits_features_4_4_0_address0 { O 11 vector } digits_features_4_4_0_ce0 { O 1 bit } digits_features_4_4_0_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_4_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name digits_features_5_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_5_4_0 \
    op interface \
    ports { digits_features_5_4_0_address0 { O 11 vector } digits_features_5_4_0_ce0 { O 1 bit } digits_features_5_4_0_q0 { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_5_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name digits_features_6_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_6_4_0 \
    op interface \
    ports { digits_features_6_4_0_address0 { O 11 vector } digits_features_6_4_0_ce0 { O 1 bit } digits_features_6_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_6_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name digits_features_7_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_7_4_0 \
    op interface \
    ports { digits_features_7_4_0_address0 { O 11 vector } digits_features_7_4_0_ce0 { O 1 bit } digits_features_7_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_7_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name digits_features_8_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_8_4_0 \
    op interface \
    ports { digits_features_8_4_0_address0 { O 11 vector } digits_features_8_4_0_ce0 { O 1 bit } digits_features_8_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_8_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name digits_features_9_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_9_4_0 \
    op interface \
    ports { digits_features_9_4_0_address0 { O 11 vector } digits_features_9_4_0_ce0 { O 1 bit } digits_features_9_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_9_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name digits_features_10_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_10_4_0 \
    op interface \
    ports { digits_features_10_4_0_address0 { O 11 vector } digits_features_10_4_0_ce0 { O 1 bit } digits_features_10_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_10_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name digits_features_11_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_features_11_4_0 \
    op interface \
    ports { digits_features_11_4_0_address0 { O 11 vector } digits_features_11_4_0_ce0 { O 1 bit } digits_features_11_4_0_q0 { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_features_11_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name digits_labels_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_0 \
    op interface \
    ports { digits_labels_0_address0 { O 11 vector } digits_labels_0_ce0 { O 1 bit } digits_labels_0_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name digits_labels_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_1 \
    op interface \
    ports { digits_labels_1_address0 { O 11 vector } digits_labels_1_ce0 { O 1 bit } digits_labels_1_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name digits_labels_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_2 \
    op interface \
    ports { digits_labels_2_address0 { O 11 vector } digits_labels_2_ce0 { O 1 bit } digits_labels_2_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name digits_labels_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_3 \
    op interface \
    ports { digits_labels_3_address0 { O 11 vector } digits_labels_3_ce0 { O 1 bit } digits_labels_3_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name digits_labels_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_4 \
    op interface \
    ports { digits_labels_4_address0 { O 11 vector } digits_labels_4_ce0 { O 1 bit } digits_labels_4_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name digits_labels_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_5 \
    op interface \
    ports { digits_labels_5_address0 { O 11 vector } digits_labels_5_ce0 { O 1 bit } digits_labels_5_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name digits_labels_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_6 \
    op interface \
    ports { digits_labels_6_address0 { O 11 vector } digits_labels_6_ce0 { O 1 bit } digits_labels_6_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name digits_labels_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_7 \
    op interface \
    ports { digits_labels_7_address0 { O 11 vector } digits_labels_7_ce0 { O 1 bit } digits_labels_7_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name digits_labels_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_8 \
    op interface \
    ports { digits_labels_8_address0 { O 11 vector } digits_labels_8_ce0 { O 1 bit } digits_labels_8_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name digits_labels_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename digits_labels_9 \
    op interface \
    ports { digits_labels_9_address0 { O 11 vector } digits_labels_9_ce0 { O 1 bit } digits_labels_9_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'digits_labels_9'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_flow_control_loop_pipe_sequential_init_U
set CompName top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


