_svd: ../svd/stm32l4x1.svd

# SVD incorrectly labels APB1ENR1 bit 18 as USART1EN instead of USART3EN.
# SVD incorrectly labels APB1ENR1 bit 14 as SPI1EN instead of SPI2EN.
# SVD incorrectly shifts CRCRST 11 bits instead of 12
# SVD incorrectly labels APB1SMENR1 bit 17 as USART1SMEN instead of USART2SMEN
# SVD incorrectly labels APB1SMENR1 bit 18 as USART2SMEN instead of USART3SMEN
# SVD is missing label APB1SMENR1 bit 19 as UART4SMEN
RCC:
  APB1ENR1:
    _modify:
      USART1EN:
        name: USART3EN
        description: USART3 clock enable
      SPI1EN:
        name: SPI2EN
        description: SPI peripheral 2 clock enable
  APB1RSTR1:
    _modify:
      USART1RST:
        name: USART3RST
        description: USART3 reset
  AHB1RSTR:
    _modify:
      CRCRST:
        bitOffset: 12
  APB1SMENR1:
    _delete:
      - USART1SMEN
    _modify:
      USART2SMEN:
        bitOffset: 17
    _add:
      USART3SMEN:
        description: USART3 clocks enable during Sleep and Stop modes
        bitOffset: 18
        bitWidth: 1
        access: read-write
      UART4SMEN:
        description: UART4 clocks enable during Sleep and Stop modes
        bitOffset: 19
        bitWidth: 1
        access: read-write

_modify:
  # The SVD calls ADC1 ADC.
  ADC:
    name: ADC1

ADC1:
  _modify:
    _interrupts:
      ADC1:
        name: ADC1_2

_add:
  ADC2:
    derivedFrom: ADC1
    baseAddress: "0x50040100"

# Merge the thousands of individal bit fields into a single field for each
# CAN filter register. This is not only much easier to use but also saves
# a huge amount of filespace and compilation time etc -- as much as 30% of all
# fields in many devices are just these CAN filter bank fields.
"CAN*":
  "F?R?":
    _merge:
      - "FB*"
  "F??R?":
    _merge:
      - "FB*"

# TIM3 is 16-bit, whilst TIM2 is 32-bit
_copy:
  TIM3:
    from: TIM2

MPU:
  _strip:
    - "MPU_"

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - ./common_patches/merge_USART_CR2_ADDx_fields.yaml
 - ./common_patches/rename_USART_CR2_DATAINV_field.yaml
 - ./common_patches/merge_USART_CR2_ABRMODx_fields.yaml
 - ./common_patches/merge_USART_CR1_DEDTx_fields.yaml
 - ./common_patches/merge_USART_CR1_DEATx_fields.yaml
 - ./common_patches/merge_LPUART_CR1_DEATx_fields.yaml
 - ./common_patches/merge_LPUART_CR1_DEDTx_fields.yaml
 - ./common_patches/rename_LPUART_CR2_DATAINV_field.yaml
 - ./common_patches/merge_LPUART_CR2_ADDx_fields.yaml
 - ./common_patches/merge_USART_BRR_fields.yaml
 - common_patches/can/can.yaml
 - common_patches/can/can_filter_bank.yaml
 - ../peripherals/can/can.yaml
 - common_patches/sai/sai_v1.yaml
 - common_patches/dfsdm/dfsdm_v2.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - common_patches/crc/crc_rename_init.yaml
 - ../peripherals/crc/crc_advanced.yaml
 - ../peripherals/crc/crc_idr_8bit.yaml
 - ../peripherals/crc/crc_with_polysize.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/rcc/rcc_l4.yaml
 - common_patches/tim/common.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim16.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/tim/tim_advanced.yaml
 - common_patches/tim/tim_ccr.yaml
 - common_patches/tim/v2/l4.yaml
 - ../peripherals/tim/v2/ccm.yaml
 - ../peripherals/dma/dma_v1_with_remapping.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/exti/exti.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/usart/lpuart_v2A.yaml
 - ../peripherals/usart/usart_v2B2.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/rtc/rtc_cr.yaml
 - common_patches/tsc/tsc.yaml
 - common_patches/fpu_interrupt.yaml
 - ./common_patches/flash/flash_boot0s.yaml
 - ../peripherals/fw/fw_l0_l4.yaml
 - ../peripherals/sai/sai.yaml
 - ./common_patches/l4_adc_common.yaml
 - ./common_patches/l4_adc_smpr.yaml
 - ./common_patches/l4_adc_sqr1.yaml
 - ./common_patches/l4_spi.yaml
 - ../peripherals/spi/spi_l4.yaml
