Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr 10 13:36:05 2018
| Host         : XHDJAYESHK30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : wave_gen
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.097        0.000                      0                 1309        0.105        0.000                      0                 1304        1.100        0.000                       0                   532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin_p            {0.000 2.500}        5.000           200.000         
  clk_out1_clk_core  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_core  {0.000 2.581}        5.161           193.750         
    clk_samp         {0.000 82.581}       165.161         6.055           
    spi_clk          {2.581 5.161}        5.161           193.750         
  clkfbout_clk_core  {0.000 2.500}        5.000           200.000         
clk_tx_virtual       {0.000 2.580}        5.161           193.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p                                                                                                                                                              1.100        0.000                       0                     1  
  clk_out1_clk_core        0.912        0.000                      0                  828        0.105        0.000                      0                  828        1.858        0.000                       0                   318  
  clk_out2_clk_core        1.065        0.000                      0                  297        0.111        0.000                      0                  297        2.181        0.000                       0                   158  
    clk_samp               1.198        0.000                      0                  137        0.197        0.000                      0                  137       82.181        0.000                       0                    52  
  clkfbout_clk_core                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pin_p          clk_out1_clk_core        0.919        0.000                      0                    1        1.316        0.000                      0                    1  
clk_out1_clk_core  clk_out2_clk_core        3.917        0.000                      0                   47                                                                        
clk_samp           clk_out2_clk_core        3.241        0.000                      0                   31        0.125        0.000                      0                   31  
clk_tx_virtual     clk_out2_clk_core        1.094        0.000                      0                    1        1.323        0.000                      0                    1  
clk_out2_clk_core  clk_samp                 1.749        0.000                      0                   49        0.129        0.000                      0                   49  
clk_out2_clk_core  spi_clk                  0.364        0.000                      0                    3        2.535        0.000                      0                    3  
clk_out2_clk_core  clk_tx_virtual           1.951        0.000                      0                   10        1.095        0.000                      0                   10  
spi_clk            clk_tx_virtual           0.097        0.000                      0                    1        1.095        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        4.056        0.000                      0                    1        0.369        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.844ns (22.180%)  route 2.961ns (77.820%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X11Y0          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=19, routed)          0.390    -1.300    cmd_parse_i0/rx_data[4]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.043    -1.257 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.920    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.877 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.493    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.450 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.321    -0.129    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.043    -0.086 r  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.619     0.533    cmd_parse_i0/data1[3]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.043     0.576 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_17/O
                         net (fo=1, routed)           0.000     0.576    cmd_parse_i0/cmd_samp_ram_addr[9]_i_17_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.843 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.843    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.896 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.429     1.325    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I1_O)        0.043     1.368 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     1.474    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I4_O)        0.043     1.517 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.376     1.893    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.272     3.663    cmd_parse_i0/clk_rx
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[1]/C
                         clock pessimism             -0.623     3.040    
                         clock uncertainty           -0.058     2.983    
    SLICE_X8Y5           FDRE (Setup_fdre_C_CE)      -0.178     2.805    cmd_parse_i0/cmd_samp_ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.844ns (22.180%)  route 2.961ns (77.820%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X11Y0          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=19, routed)          0.390    -1.300    cmd_parse_i0/rx_data[4]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.043    -1.257 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.920    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.877 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.493    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.450 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.321    -0.129    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.043    -0.086 r  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.619     0.533    cmd_parse_i0/data1[3]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.043     0.576 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_17/O
                         net (fo=1, routed)           0.000     0.576    cmd_parse_i0/cmd_samp_ram_addr[9]_i_17_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.843 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.843    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.896 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.429     1.325    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I1_O)        0.043     1.368 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     1.474    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I4_O)        0.043     1.517 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.376     1.893    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.272     3.663    cmd_parse_i0/clk_rx
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[2]/C
                         clock pessimism             -0.623     3.040    
                         clock uncertainty           -0.058     2.983    
    SLICE_X8Y5           FDRE (Setup_fdre_C_CE)      -0.178     2.805    cmd_parse_i0/cmd_samp_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.844ns (22.180%)  route 2.961ns (77.820%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X11Y0          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=19, routed)          0.390    -1.300    cmd_parse_i0/rx_data[4]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.043    -1.257 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.920    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.877 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.493    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.450 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.321    -0.129    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.043    -0.086 r  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.619     0.533    cmd_parse_i0/data1[3]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.043     0.576 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_17/O
                         net (fo=1, routed)           0.000     0.576    cmd_parse_i0/cmd_samp_ram_addr[9]_i_17_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.843 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.843    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.896 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.429     1.325    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I1_O)        0.043     1.368 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     1.474    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I4_O)        0.043     1.517 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.376     1.893    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.272     3.663    cmd_parse_i0/clk_rx
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[4]/C
                         clock pessimism             -0.623     3.040    
                         clock uncertainty           -0.058     2.983    
    SLICE_X8Y5           FDRE (Setup_fdre_C_CE)      -0.178     2.805    cmd_parse_i0/cmd_samp_ram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.844ns (22.180%)  route 2.961ns (77.820%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X11Y0          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=19, routed)          0.390    -1.300    cmd_parse_i0/rx_data[4]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.043    -1.257 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.920    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.877 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.493    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.450 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.321    -0.129    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.043    -0.086 r  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.619     0.533    cmd_parse_i0/data1[3]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.043     0.576 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_17/O
                         net (fo=1, routed)           0.000     0.576    cmd_parse_i0/cmd_samp_ram_addr[9]_i_17_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.843 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.843    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.896 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.429     1.325    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I1_O)        0.043     1.368 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     1.474    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I4_O)        0.043     1.517 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.376     1.893    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.272     3.663    cmd_parse_i0/clk_rx
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[7]/C
                         clock pessimism             -0.623     3.040    
                         clock uncertainty           -0.058     2.983    
    SLICE_X8Y5           FDRE (Setup_fdre_C_CE)      -0.178     2.805    cmd_parse_i0/cmd_samp_ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.844ns (22.180%)  route 2.961ns (77.820%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X11Y0          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=19, routed)          0.390    -1.300    cmd_parse_i0/rx_data[4]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.043    -1.257 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.920    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.877 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.493    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.450 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.321    -0.129    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.043    -0.086 r  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.619     0.533    cmd_parse_i0/data1[3]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.043     0.576 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_17/O
                         net (fo=1, routed)           0.000     0.576    cmd_parse_i0/cmd_samp_ram_addr[9]_i_17_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.843 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.843    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.896 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.429     1.325    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I1_O)        0.043     1.368 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     1.474    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I4_O)        0.043     1.517 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.376     1.893    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.272     3.663    cmd_parse_i0/clk_rx
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[8]/C
                         clock pessimism             -0.623     3.040    
                         clock uncertainty           -0.058     2.983    
    SLICE_X8Y5           FDRE (Setup_fdre_C_CE)      -0.178     2.805    cmd_parse_i0/cmd_samp_ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/cmd_samp_ram_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.844ns (22.180%)  route 2.961ns (77.820%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X11Y0          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=19, routed)          0.390    -1.300    cmd_parse_i0/rx_data[4]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.043    -1.257 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.920    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.877 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.493    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.450 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.321    -0.129    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.043    -0.086 r  cmd_parse_i0/nsamp_clk_rx[3]_i_1/O
                         net (fo=16, routed)          0.619     0.533    cmd_parse_i0/data1[3]
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.043     0.576 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_17/O
                         net (fo=1, routed)           0.000     0.576    cmd_parse_i0/cmd_samp_ram_addr[9]_i_17_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.843 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.843    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_5_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.896 r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=4, routed)           0.429     1.325    cmd_parse_i0/cmd_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I1_O)        0.043     1.368 f  cmd_parse_i0/cmd_samp_ram_addr[9]_i_3/O
                         net (fo=1, routed)           0.106     1.474    cmd_parse_i0/cmd_samp_ram_addr[9]_i_3_n_0
    SLICE_X8Y6           LUT5 (Prop_lut5_I4_O)        0.043     1.517 r  cmd_parse_i0/cmd_samp_ram_addr[9]_i_1/O
                         net (fo=10, routed)          0.376     1.893    cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.272     3.663    cmd_parse_i0/clk_rx
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[9]/C
                         clock pessimism             -0.623     3.040    
                         clock uncertainty           -0.058     2.983    
    SLICE_X8Y5           FDRE (Setup_fdre_C_CE)      -0.178     2.805    cmd_parse_i0/cmd_samp_ram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_clk_rx_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.760ns (19.716%)  route 3.095ns (80.284%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 3.717 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X9Y0           FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=46, routed)          0.398    -1.291    cmd_parse_i0/rx_data[3]
    SLICE_X10Y2          LUT3 (Prop_lut3_I1_O)        0.043    -1.248 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.912    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.869 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.485    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.442 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.355    -0.087    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.043    -0.044 r  cmd_parse_i0/nsamp_clk_rx[1]_i_1/O
                         net (fo=16, routed)          0.471     0.427    cmd_parse_i0/data1[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     0.696 r  cmd_parse_i0/nsamp_clk_rx_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.696    cmd_parse_i0/nsamp_clk_rx_reg[9]_i_6_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  cmd_parse_i0/nsamp_clk_rx_reg[9]_i_2/CO[3]
                         net (fo=4, routed)           0.620     1.369    cmd_parse_i0/nsamples19_in
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.043     1.412 r  cmd_parse_i0/nsamp_clk_rx[9]_i_1/O
                         net (fo=21, routed)          0.530     1.942    cmd_parse_i0/nsamp_clk_rx[9]_i_1_n_0
    SLICE_X6Y2           FDSE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.326     3.717    cmd_parse_i0/clk_rx
    SLICE_X6Y2           FDSE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[0]/C
                         clock pessimism             -0.623     3.094    
                         clock uncertainty           -0.058     3.037    
    SLICE_X6Y2           FDSE (Setup_fdse_C_CE)      -0.178     2.859    cmd_parse_i0/nsamp_clk_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_clk_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.760ns (19.716%)  route 3.095ns (80.284%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 3.717 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X9Y0           FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=46, routed)          0.398    -1.291    cmd_parse_i0/rx_data[3]
    SLICE_X10Y2          LUT3 (Prop_lut3_I1_O)        0.043    -1.248 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.912    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.869 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.485    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.442 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.355    -0.087    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.043    -0.044 r  cmd_parse_i0/nsamp_clk_rx[1]_i_1/O
                         net (fo=16, routed)          0.471     0.427    cmd_parse_i0/data1[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     0.696 r  cmd_parse_i0/nsamp_clk_rx_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.696    cmd_parse_i0/nsamp_clk_rx_reg[9]_i_6_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  cmd_parse_i0/nsamp_clk_rx_reg[9]_i_2/CO[3]
                         net (fo=4, routed)           0.620     1.369    cmd_parse_i0/nsamples19_in
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.043     1.412 r  cmd_parse_i0/nsamp_clk_rx[9]_i_1/O
                         net (fo=21, routed)          0.530     1.942    cmd_parse_i0/nsamp_clk_rx[9]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.326     3.717    cmd_parse_i0/clk_rx
    SLICE_X6Y2           FDRE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[1]/C
                         clock pessimism             -0.623     3.094    
                         clock uncertainty           -0.058     3.037    
    SLICE_X6Y2           FDRE (Setup_fdre_C_CE)      -0.178     2.859    cmd_parse_i0/nsamp_clk_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_clk_rx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.760ns (19.716%)  route 3.095ns (80.284%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 3.717 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X9Y0           FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=46, routed)          0.398    -1.291    cmd_parse_i0/rx_data[3]
    SLICE_X10Y2          LUT3 (Prop_lut3_I1_O)        0.043    -1.248 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.912    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.869 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.485    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.442 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.355    -0.087    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.043    -0.044 r  cmd_parse_i0/nsamp_clk_rx[1]_i_1/O
                         net (fo=16, routed)          0.471     0.427    cmd_parse_i0/data1[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     0.696 r  cmd_parse_i0/nsamp_clk_rx_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.696    cmd_parse_i0/nsamp_clk_rx_reg[9]_i_6_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  cmd_parse_i0/nsamp_clk_rx_reg[9]_i_2/CO[3]
                         net (fo=4, routed)           0.620     1.369    cmd_parse_i0/nsamples19_in
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.043     1.412 r  cmd_parse_i0/nsamp_clk_rx[9]_i_1/O
                         net (fo=21, routed)          0.530     1.942    cmd_parse_i0/nsamp_clk_rx[9]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.326     3.717    cmd_parse_i0/clk_rx
    SLICE_X6Y2           FDRE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[4]/C
                         clock pessimism             -0.623     3.094    
                         clock uncertainty           -0.058     3.037    
    SLICE_X6Y2           FDRE (Setup_fdre_C_CE)      -0.178     2.859    cmd_parse_i0/nsamp_clk_rx_reg[4]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/nsamp_clk_rx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.760ns (19.716%)  route 3.095ns (80.284%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 3.717 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.913ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.407    -1.913    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X9Y0           FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.223    -1.690 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=46, routed)          0.398    -1.291    cmd_parse_i0/rx_data[3]
    SLICE_X10Y2          LUT3 (Prop_lut3_I1_O)        0.043    -1.248 f  cmd_parse_i0/nsamp_clk_rx[3]_i_10/O
                         net (fo=3, routed)           0.337    -0.912    cmd_parse_i0/nsamp_clk_rx[3]_i_10_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I0_O)        0.043    -0.869 r  cmd_parse_i0/nsamp_clk_rx[3]_i_5/O
                         net (fo=4, routed)           0.384    -0.485    cmd_parse_i0/nsamp_clk_rx[3]_i_5_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.043    -0.442 f  cmd_parse_i0/nsamp_clk_rx[3]_i_2/O
                         net (fo=9, routed)           0.355    -0.087    cmd_parse_i0/nsamp_clk_rx[3]_i_2_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.043    -0.044 r  cmd_parse_i0/nsamp_clk_rx[1]_i_1/O
                         net (fo=16, routed)          0.471     0.427    cmd_parse_i0/data1[1]
    SLICE_X7Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     0.696 r  cmd_parse_i0/nsamp_clk_rx_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.696    cmd_parse_i0/nsamp_clk_rx_reg[9]_i_6_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.749 r  cmd_parse_i0/nsamp_clk_rx_reg[9]_i_2/CO[3]
                         net (fo=4, routed)           0.620     1.369    cmd_parse_i0/nsamples19_in
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.043     1.412 r  cmd_parse_i0/nsamp_clk_rx[9]_i_1/O
                         net (fo=21, routed)          0.530     1.942    cmd_parse_i0/nsamp_clk_rx[9]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.326     3.717    cmd_parse_i0/clk_rx
    SLICE_X6Y2           FDRE                                         r  cmd_parse_i0/nsamp_clk_rx_reg[5]/C
                         clock pessimism             -0.623     3.094    
                         clock uncertainty           -0.058     3.037    
    SLICE_X6Y2           FDRE (Setup_fdre_C_CE)      -0.178     2.859    cmd_parse_i0/nsamp_clk_rx_reg[5]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  0.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.514%)  route 0.214ns (64.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.602    -0.464    cmd_parse_i0/clk_rx
    SLICE_X8Y8           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.118    -0.346 r  cmd_parse_i0/cmd_samp_ram_addr_reg[5]/Q
                         net (fo=1, routed)           0.214    -0.131    samp_ram_i0/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.853    -0.452    samp_ram_i0/clka
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.033    -0.419    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.236    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.633    -0.433    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X1Y8           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDPE (Prop_fdpe_C_Q)         0.100    -0.333 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.278    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X1Y8           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.854    -0.451    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X1Y8           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism              0.018    -0.433    
    SLICE_X1Y8           FDPE (Hold_fdpe_C_D)         0.047    -0.386    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cmd_parse_i0/last_rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/data_here_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.603    -0.463    cmd_parse_i0/clk_rx
    SLICE_X15Y1          FDRE                                         r  cmd_parse_i0/last_rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.100    -0.363 f  cmd_parse_i0/last_rx_data_rdy_reg/Q
                         net (fo=2, routed)           0.090    -0.273    cmd_parse_i0/last_rx_data_rdy
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.028    -0.245 r  cmd_parse_i0/data_here_i_1/O
                         net (fo=1, routed)           0.000    -0.245    cmd_parse_i0/data_here8_out
    SLICE_X14Y1          FDRE                                         r  cmd_parse_i0/data_here_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.824    -0.481    cmd_parse_i0/clk_rx
    SLICE_X14Y1          FDRE                                         r  cmd_parse_i0/data_here_reg/C
                         clock pessimism              0.029    -0.452    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.087    -0.365    cmd_parse_i0/data_here_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.118ns (33.499%)  route 0.234ns (66.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.603    -0.463    cmd_parse_i0/clk_rx
    SLICE_X8Y5           FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.118    -0.345 r  cmd_parse_i0/cmd_samp_ram_addr_reg[8]/Q
                         net (fo=1, routed)           0.234    -0.110    samp_ram_i0/addra[8]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.853    -0.452    samp_ram_i0/clka
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.033    -0.419    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.236    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cmd_parse_i0/nsamples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/send_resp_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.913%)  route 0.052ns (26.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.602    -0.464    cmd_parse_i0/clk_rx
    SLICE_X12Y4          FDRE                                         r  cmd_parse_i0/nsamples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.118    -0.346 r  cmd_parse_i0/nsamples_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.294    cmd_parse_i0/nsamples[3]
    SLICE_X13Y4          LUT6 (Prop_lut6_I4_O)        0.028    -0.266 r  cmd_parse_i0/send_resp_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    cmd_parse_i0/send_resp_data[3]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  cmd_parse_i0/send_resp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.823    -0.482    cmd_parse_i0/clk_rx
    SLICE_X13Y4          FDRE                                         r  cmd_parse_i0/send_resp_data_reg[3]/C
                         clock pessimism              0.029    -0.453    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.060    -0.393    cmd_parse_i0/send_resp_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.602    -0.464    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X21Y1          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.100    -0.364 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=6, routed)           0.098    -0.266    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg_n_0_[4]
    SLICE_X20Y1          LUT6 (Prop_lut6_I3_O)        0.028    -0.238 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_i_1/O
                         net (fo=1, routed)           0.000    -0.238    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.822    -0.483    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X20Y1          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg/C
                         clock pessimism              0.030    -0.453    
    SLICE_X20Y1          FDRE (Hold_fdre_C_D)         0.087    -0.366    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 resp_gen_i0/to_bcd_i0/valid_delay1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.602    -0.464    resp_gen_i0/to_bcd_i0/clk_rx
    SLICE_X17Y4          FDRE                                         r  resp_gen_i0/to_bcd_i0/valid_delay1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  resp_gen_i0/to_bcd_i0/valid_delay1_reg/Q
                         net (fo=19, routed)          0.070    -0.294    resp_gen_i0/to_bcd_i0/valid_delay1
    SLICE_X16Y4          FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.822    -0.483    resp_gen_i0/to_bcd_i0/clk_rx
    SLICE_X16Y4          FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[11]/C
                         clock pessimism              0.030    -0.453    
    SLICE_X16Y4          FDRE (Hold_fdre_C_CE)        0.030    -0.423    resp_gen_i0/to_bcd_i0/bcd_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 resp_gen_i0/last_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            resp_gen_i0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.241%)  route 0.100ns (43.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.602    -0.464    resp_gen_i0/clk_rx
    SLICE_X15Y4          FDRE                                         r  resp_gen_i0/last_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.100    -0.364 f  resp_gen_i0/last_valid_reg/Q
                         net (fo=4, routed)           0.100    -0.264    resp_gen_i0/last_valid
    SLICE_X14Y4          LUT5 (Prop_lut5_I4_O)        0.028    -0.236 r  resp_gen_i0/state_i_1/O
                         net (fo=1, routed)           0.000    -0.236    resp_gen_i0/state_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  resp_gen_i0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.823    -0.482    resp_gen_i0/clk_rx
    SLICE_X14Y4          FDRE                                         r  resp_gen_i0/state_reg/C
                         clock pessimism              0.029    -0.453    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.087    -0.366    resp_gen_i0/state_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_new_cnt_src_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_new_cnt_src_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.241%)  route 0.100ns (43.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.599    -0.467    clkx_pre_i0/clk_src
    SLICE_X9Y15          FDRE                                         r  clkx_pre_i0/bus_new_cnt_src_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  clkx_pre_i0/bus_new_cnt_src_reg[0]/Q
                         net (fo=3, routed)           0.100    -0.267    clkx_pre_i0/bus_new_cnt_src_reg_n_0_[0]
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.028    -0.239 r  clkx_pre_i0/bus_new_cnt_src[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    clkx_pre_i0/bus_new_cnt_src[1]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  clkx_pre_i0/bus_new_cnt_src_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.817    -0.488    clkx_pre_i0/clk_src
    SLICE_X8Y15          FDRE                                         r  clkx_pre_i0/bus_new_cnt_src_reg[1]/C
                         clock pessimism              0.032    -0.456    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.087    -0.369    clkx_pre_i0/bus_new_cnt_src_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.602    -0.464    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X21Y1          FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=6, routed)           0.100    -0.264    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg_n_0_[4]
    SLICE_X20Y1          LUT6 (Prop_lut6_I2_O)        0.028    -0.236 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]
    SLICE_X20Y1          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.822    -0.483    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X20Y1          FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/C
                         clock pessimism              0.030    -0.453    
    SLICE_X20Y1          FDSE (Hold_fdse_C_D)         0.087    -0.366    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/WRCLK      n/a            1.839         5.000       3.161      RAMB18_X0Y2      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X0Y0      samp_ram_i0/mem_array_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X4Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X4Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X4Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X1Y8       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X8Y1       cmd_parse_i0/cmd_samp_ram_din_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X4Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X4Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X4Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X9Y6       cmd_parse_i0/pre_clk_rx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X9Y6       cmd_parse_i0/pre_clk_rx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X9Y6       cmd_parse_i0/pre_clk_rx_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X9Y7       cmd_parse_i0/arg_list_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X9Y7       cmd_parse_i0/arg_list_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X2Y7       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y0       cmd_parse_i0/arg_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X10Y0      cmd_parse_i0/arg_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X10Y0      cmd_parse_i0/arg_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X10Y0      cmd_parse_i0/arg_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y1       cmd_parse_i0/cmd_samp_ram_din_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y2       cmd_parse_i0/cmd_samp_ram_din_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X10Y1      cmd_parse_i0/cmd_samp_ram_din_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X8Y1       cmd_parse_i0/cmd_samp_ram_din_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 dac_spi_i0/old_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.581ns  (clk_out2_clk_core fall@2.581ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.266ns (26.563%)  route 0.735ns (73.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.219ns = ( 1.362 - 2.581 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.461    -1.859    dac_spi_i0/clk_tx
    SLICE_X3Y9           FDRE                                         r  dac_spi_i0/old_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  dac_spi_i0/old_active_reg/Q
                         net (fo=2, routed)           0.380    -1.255    dac_spi_i0/old_active
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.043    -1.212 r  dac_spi_i0/out_ddr_flop_spi_clk_i0_i_1/O
                         net (fo=1, routed)           0.355    -0.857    dac_spi_i0/out_ddr_flop_spi_clk_i0/d_fall
    OLOGIC_X0Y10         ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core fall edge)
                                                      2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     3.292 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.278    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -1.730 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.111    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.028 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.390     1.362    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR                                         f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                         clock pessimism             -0.623     0.739    
                         clock uncertainty           -0.058     0.681    
    OLOGIC_X0Y10         ODDR (Setup_oddr_C_D2)      -0.473     0.208    dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.700ns  (logic 0.259ns (36.998%)  route 0.441ns (63.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X2Y1           FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.259    -1.598 r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.441    -1.157    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta
    SLICE_X2Y0           FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.327     0.718    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X2Y0           FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.600     0.118    
                         clock uncertainty           -0.058     0.061    
    SLICE_X2Y0           FDRE (Setup_fdre_C_D)       -0.002     0.059    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.615ns  (logic 0.259ns (42.146%)  route 0.356ns (57.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.459    -1.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X6Y9           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.259    -1.602 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/Q
                         net (fo=1, routed)           0.356    -1.246    rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta
    SLICE_X6Y9           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.324     0.715    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X6Y9           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                         clock pessimism             -0.576     0.139    
                         clock uncertainty           -0.058     0.082    
    SLICE_X6Y9           FDPE (Setup_fdpe_C_D)        0.026     0.108    rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.591ns  (logic 0.259ns (43.854%)  route 0.332ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.461    -1.859    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_dst
    SLICE_X6Y3           FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.259    -1.600 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.332    -1.268    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta
    SLICE_X6Y3           FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.326     0.717    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_dst
    SLICE_X6Y3           FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                         clock pessimism             -0.576     0.141    
                         clock uncertainty           -0.058     0.084    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.004     0.088    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.573ns  (logic 0.223ns (38.950%)  route 0.350ns (61.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    -0.575ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.459    -1.861    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X1Y12          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.223    -1.638 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.350    -1.288    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta
    SLICE_X1Y12          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.323     0.714    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X1Y12          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/C
                         clock pessimism             -0.575     0.139    
                         clock uncertainty           -0.058     0.082    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.007     0.075    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.575ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.461    -1.859    clkx_spd_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X3Y9           FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.332    -1.304    clkx_spd_i0/meta_harden_bus_new_i0/signal_meta
    SLICE_X3Y9           FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.325     0.716    clkx_spd_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X3Y9           FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.575     0.141    
                         clock uncertainty           -0.058     0.084    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)       -0.022     0.062    clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.527ns  (logic 0.223ns (42.297%)  route 0.304ns (57.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns
    Source Clock Delay      (SCD):    -1.920ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.400    -1.920    clkx_pre_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X9Y14          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.697 r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.304    -1.392    clkx_pre_i0/meta_harden_bus_new_i0/signal_meta
    SLICE_X9Y14          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.267     0.658    clkx_pre_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X9Y14          FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism             -0.578     0.080    
                         clock uncertainty           -0.058     0.023    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)       -0.019     0.004    clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 samp_ram_i0/mem_array_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 2.136ns (62.960%)  route 1.257ns (37.040%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 3.879 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.883ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.437    -1.883    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      1.800    -0.083 r  samp_ram_i0/mem_array_reg/DOBDO[4]
                         net (fo=1, routed)           0.797     0.714    dac_spi_i0/samp[4]
    SLICE_X7Y1           LUT6 (Prop_lut6_I5_O)        0.043     0.757 r  dac_spi_i0/spi_mosi_i_7/O
                         net (fo=1, routed)           0.000     0.757    dac_spi_i0/spi_mosi_i_7_n_0
    SLICE_X7Y1           MUXF7 (Prop_muxf7_I1_O)      0.122     0.879 r  dac_spi_i0/spi_mosi_reg_i_4/O
                         net (fo=1, routed)           0.000     0.879    dac_spi_i0/spi_mosi_reg_i_4_n_0
    SLICE_X7Y1           MUXF8 (Prop_muxf8_I0_O)      0.045     0.924 r  dac_spi_i0/spi_mosi_reg_i_3/O
                         net (fo=1, routed)           0.460     1.384    dac_spi_i0/spi_mosi_reg_i_3_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I2_O)        0.126     1.510 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000     1.510    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X6Y3           FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.326     3.879    dac_spi_i0/clk_tx
    SLICE_X6Y3           FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism             -0.623     3.256    
                         clock uncertainty           -0.058     3.198    
    SLICE_X6Y3           FDSE (Setup_fdse_C_D)        0.064     3.262    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          3.262    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_pre_i0/bus_dst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.302ns (10.879%)  route 2.474ns (89.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 3.878 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.459    -1.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X6Y9           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.259    -1.602 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=128, routed)         1.673     0.071    clkx_pre_i0/rst_clk_dst
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.043     0.114 r  clkx_pre_i0/bus_dst[15]_i_1/O
                         net (fo=16, routed)          0.801     0.915    clkx_pre_i0/bus_dst[15]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  clkx_pre_i0/bus_dst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.325     3.878    clkx_pre_i0/clk_dst
    SLICE_X5Y7           FDRE                                         r  clkx_pre_i0/bus_dst_reg[8]/C
                         clock pessimism             -0.601     3.277    
                         clock uncertainty           -0.058     3.219    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.201     3.018    clkx_pre_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                          3.018    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_pre_i0/bus_dst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.302ns (11.175%)  route 2.401ns (88.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 3.876 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.459    -1.861    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X6Y9           FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.259    -1.602 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=128, routed)         1.673     0.071    clkx_pre_i0/rst_clk_dst
    SLICE_X9Y14          LUT3 (Prop_lut3_I0_O)        0.043     0.114 r  clkx_pre_i0/bus_dst[15]_i_1/O
                         net (fo=16, routed)          0.728     0.842    clkx_pre_i0/bus_dst[15]_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.323     3.876    clkx_pre_i0/clk_dst
    SLICE_X4Y10          FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/C
                         clock pessimism             -0.601     3.275    
                         clock uncertainty           -0.058     3.217    
    SLICE_X4Y10          FDRE (Setup_fdre_C_CE)      -0.201     3.016    clkx_pre_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  2.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.277%)  route 0.081ns (38.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.599    -0.467    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X9Y14          FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDSE (Prop_fdse_C_Q)         0.100    -0.367 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/Q
                         net (fo=6, routed)           0.081    -0.286    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg_n_0_[3]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.028    -0.258 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    uart_tx_i0/uart_baud_gen_tx_i0/internal_count[5]
    SLICE_X8Y14          FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.818    -0.487    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X8Y14          FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/C
                         clock pessimism              0.031    -0.456    
    SLICE_X8Y14          FDSE (Hold_fdse_C_D)         0.087    -0.369    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_dst_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/internal_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.630    -0.436    clkx_pre_i0/clk_dst
    SLICE_X4Y10          FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.336 r  clkx_pre_i0/bus_dst_reg[10]/Q
                         net (fo=1, routed)           0.079    -0.257    clk_gen_i0/clk_div_i0/prescale_clk_tx[10]
    SLICE_X5Y10          LUT6 (Prop_lut6_I4_O)        0.028    -0.229 r  clk_gen_i0/clk_div_i0/internal_counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    clk_gen_i0/clk_div_i0/internal_counter[10]
    SLICE_X5Y10          FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.852    -0.453    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X5Y10          FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[10]/C
                         clock pessimism              0.028    -0.425    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.060    -0.365    clk_gen_i0/clk_div_i0/internal_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/led_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X1Y1           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100    -0.331 r  samp_gen_i0/led_clk_tx_reg[5]/Q
                         net (fo=1, routed)           0.095    -0.236    samp_gen_i0/led_clk_tx[5]
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.856    -0.449    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[5]/C
                         clock pessimism              0.032    -0.417    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.044    -0.373    samp_gen_i0/led_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.132ns (54.294%)  route 0.111ns (45.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.599    -0.467    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X9Y14          FDRE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[1]/Q
                         net (fo=6, routed)           0.111    -0.256    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg_n_0_[1]
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.032    -0.224 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    uart_tx_i0/uart_baud_gen_tx_i0/internal_count[0]
    SLICE_X8Y14          FDRE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.818    -0.487    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X8Y14          FDRE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[0]/C
                         clock pessimism              0.031    -0.456    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.092    -0.364    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_spd_i0/bus_new_stretch_old_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633    -0.433    clkx_spd_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X3Y9           FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/Q
                         net (fo=2, routed)           0.099    -0.234    clkx_spd_i0/signal_dst
    SLICE_X2Y8           FDRE                                         r  clkx_spd_i0/bus_new_stretch_old_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    clkx_spd_i0/clk_dst
    SLICE_X2Y8           FDRE                                         r  clkx_spd_i0/bus_new_stretch_old_dst_reg/C
                         clock pessimism              0.032    -0.419    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.037    -0.382    clkx_spd_i0/bus_new_stretch_old_dst_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_dst_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/internal_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.231%)  route 0.096ns (42.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.630    -0.436    clkx_pre_i0/clk_dst
    SLICE_X4Y10          FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.336 r  clkx_pre_i0/bus_dst_reg[14]/Q
                         net (fo=1, routed)           0.096    -0.240    clk_gen_i0/clk_div_i0/prescale_clk_tx[14]
    SLICE_X7Y11          LUT6 (Prop_lut6_I4_O)        0.028    -0.212 r  clk_gen_i0/clk_div_i0/internal_counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    clk_gen_i0/clk_div_i0/internal_counter[14]
    SLICE_X7Y11          FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.852    -0.453    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X7Y11          FDRE                                         r  clk_gen_i0/clk_div_i0/internal_counter_reg[14]/C
                         clock pessimism              0.031    -0.422    
    SLICE_X7Y11          FDRE (Hold_fdre_C_D)         0.060    -0.362    clk_gen_i0/clk_div_i0/internal_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/led_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.475%)  route 0.098ns (49.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X0Y1           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100    -0.331 r  samp_gen_i0/led_clk_tx_reg[2]/Q
                         net (fo=1, routed)           0.098    -0.233    samp_gen_i0/led_clk_tx[2]
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.856    -0.449    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[2]/C
                         clock pessimism              0.032    -0.417    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.033    -0.384    samp_gen_i0/led_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            clkx_nsamp_i0/bus_new_stretch_old_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.313%)  route 0.108ns (47.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_dst
    SLICE_X2Y0           FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.118    -0.313 r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/Q
                         net (fo=2, routed)           0.108    -0.205    clkx_nsamp_i0/signal_dst
    SLICE_X5Y0           FDRE                                         r  clkx_nsamp_i0/bus_new_stretch_old_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.855    -0.450    clkx_nsamp_i0/clk_dst
    SLICE_X5Y0           FDRE                                         r  clkx_nsamp_i0/bus_new_stretch_old_dst_reg/C
                         clock pessimism              0.051    -0.399    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.040    -0.359    clkx_nsamp_i0/bus_new_stretch_old_dst_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.157ns (73.220%)  route 0.057ns (26.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.599    -0.467    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X9Y14          FDRE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.091    -0.376 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/Q
                         net (fo=6, routed)           0.057    -0.318    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg_n_0_[2]
    SLICE_X9Y14          LUT4 (Prop_lut4_I3_O)        0.066    -0.252 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    uart_tx_i0/uart_baud_gen_tx_i0/internal_count[3]
    SLICE_X9Y14          FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.818    -0.487    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X9Y14          FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]/C
                         clock pessimism              0.020    -0.467    
    SLICE_X9Y14          FDSE (Hold_fdse_C_D)         0.060    -0.407    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dac_spi_i0/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.171ns (70.158%)  route 0.073ns (29.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.632    -0.434    dac_spi_i0/clk_tx
    SLICE_X6Y3           FDRE                                         r  dac_spi_i0/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.107    -0.327 r  dac_spi_i0/active_reg/Q
                         net (fo=10, routed)          0.073    -0.254    dac_spi_i0/active_reg_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.064    -0.190 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000    -0.190    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X6Y3           FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    dac_spi_i0/clk_tx
    SLICE_X6Y3           FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism              0.017    -0.434    
    SLICE_X6Y3           FDSE (Hold_fdse_C_D)         0.087    -0.347    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 2.581 }
Period(ns):         5.161
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            1.839         5.161       3.322      RAMB18_X0Y2      char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         5.161       3.322      RAMB18_X0Y0      samp_ram_i0/mem_array_reg/CLKBWRCLK
Min Period        n/a     BUFHCE/I            n/a            1.409         5.161       3.753      BUFHCE_X0Y0      clk_gen_i0/BUFHCE_clk_samp_i0/I
Min Period        n/a     BUFG/I              n/a            1.409         5.161       3.753      BUFGCTRL_X0Y1    clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.161       4.090      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         5.161       4.091      OLOGIC_X0Y10     dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
Min Period        n/a     FDRE/C              n/a            0.750         5.161       4.411      SLICE_X9Y14      clkx_pre_i0/bus_new_stretch_old_dst_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         5.161       4.411      SLICE_X2Y11      lb_ctl_i0/debouncer_i0/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.161       4.411      SLICE_X0Y12      lb_ctl_i0/debouncer_i0/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.161       4.411      SLICE_X0Y12      lb_ctl_i0/debouncer_i0/count_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.161       208.199    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X9Y14      clkx_pre_i0/bus_new_stretch_old_dst_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X2Y11      lb_ctl_i0/debouncer_i0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X0Y12      lb_ctl_i0/debouncer_i0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X0Y12      lb_ctl_i0/debouncer_i0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X0Y12      lb_ctl_i0/debouncer_i0/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X0Y12      lb_ctl_i0/debouncer_i0/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X0Y2       samp_gen_i0/led_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X0Y2       samp_gen_i0/led_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X0Y2       samp_gen_i0/led_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.581       2.181      SLICE_X0Y2       samp_gen_i0/led_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X4Y9       clk_gen_i0/clk_div_i0/en_clk_samp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X4Y9       clk_gen_i0/clk_div_i0/en_clk_samp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y8       clkx_pre_i0/bus_dst_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X7Y8       clkx_pre_i0/bus_dst_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X4Y10      clkx_pre_i0/bus_dst_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X4Y10      clkx_pre_i0/bus_dst_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X10Y8      clkx_pre_i0/bus_dst_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X10Y8      clkx_pre_i0/bus_dst_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X8Y11      clkx_pre_i0/bus_dst_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.581       2.231      SLICE_X8Y11      clkx_pre_i0/bus_dst_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       82.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.742ns  (logic 0.259ns (34.903%)  route 0.483ns (65.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.575ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    rst_gen_i0/reset_bridge_clk_samp_i0/clk_dst
    SLICE_X2Y3           FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDPE (Prop_fdpe_C_Q)         0.259    -1.598 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=1, routed)           0.483    -1.115    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta
    SLICE_X2Y3           FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V20                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     2.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     3.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -2.311 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.692    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.609 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648     0.039    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066     0.105 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613     0.718    rst_gen_i0/reset_bridge_clk_samp_i0/clk_dst
    SLICE_X2Y3           FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism             -0.575     0.143    
                         clock uncertainty           -0.058     0.086    
    SLICE_X2Y3           FDPE (Setup_fdpe_C_D)       -0.002     0.084    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             161.979ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.740ns (24.114%)  route 2.329ns (75.886%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.274     0.646    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     0.770 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_1/O
                         net (fo=2, routed)           0.442     1.212    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X7Y3           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.007   163.191    samp_gen_i0/samp_gen_samp_ram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        163.191    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                161.979    

Slack (MET) :             162.002ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.746ns (25.474%)  route 2.182ns (74.526%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.273     0.645    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X5Y2           LUT5 (Prop_lut5_I1_O)        0.130     0.775 r  samp_gen_i0/samp_gen_samp_ram_addr[7]_i_1/O
                         net (fo=2, routed)           0.297     1.072    samp_gen_i0/samp_gen_samp_ram_addr[7]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.124   163.074    samp_gen_i0/samp_gen_samp_ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                        163.074    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                162.002    

Slack (MET) :             162.010ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/internal_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.746ns (25.575%)  route 2.171ns (74.425%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.362     0.733    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X3Y2           LUT5 (Prop_lut5_I2_O)        0.130     0.863 r  samp_gen_i0/samp_gen_samp_ram_addr[2]_i_1/O
                         net (fo=2, routed)           0.197     1.060    samp_gen_i0/samp_gen_samp_ram_addr[2]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[2]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)       -0.128   163.070    samp_gen_i0/internal_count_reg[2]
  -------------------------------------------------------------------
                         required time                        163.070    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                162.010    

Slack (MET) :             162.019ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.746ns (25.575%)  route 2.171ns (74.425%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.362     0.733    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X3Y2           LUT5 (Prop_lut5_I2_O)        0.130     0.863 r  samp_gen_i0/samp_gen_samp_ram_addr[2]_i_1/O
                         net (fo=2, routed)           0.197     1.060    samp_gen_i0/samp_gen_samp_ram_addr[2]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)       -0.119   163.079    samp_gen_i0/samp_gen_samp_ram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                        163.079    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                162.019    

Slack (MET) :             162.020ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/internal_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.740ns (24.593%)  route 2.269ns (75.407%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.362     0.733    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     0.857 r  samp_gen_i0/samp_gen_samp_ram_addr[1]_i_1/O
                         net (fo=2, routed)           0.295     1.152    samp_gen_i0/samp_gen_samp_ram_addr[1]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[1]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)       -0.025   163.173    samp_gen_i0/internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                        163.173    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                162.020    

Slack (MET) :             162.028ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.740ns (24.593%)  route 2.269ns (75.407%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.362     0.733    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.124     0.857 r  samp_gen_i0/samp_gen_samp_ram_addr[1]_i_1/O
                         net (fo=2, routed)           0.295     1.152    samp_gen_i0/samp_gen_samp_ram_addr[1]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)       -0.017   163.181    samp_gen_i0/samp_gen_samp_ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        163.181    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                162.028    

Slack (MET) :             162.029ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.740ns (24.636%)  route 2.264ns (75.364%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.265     0.637    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.124     0.761 r  samp_gen_i0/samp_gen_samp_ram_addr[0]_i_1/O
                         net (fo=2, routed)           0.386     1.147    samp_gen_i0/samp_gen_samp_ram_addr[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.022   163.176    samp_gen_i0/samp_gen_samp_ram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        163.176    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                162.029    

Slack (MET) :             162.041ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.752ns (25.847%)  route 2.157ns (74.153%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.348     0.720    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.136     0.856 r  samp_gen_i0/samp_gen_samp_ram_addr[5]_i_1/O
                         net (fo=2, routed)           0.197     1.053    samp_gen_i0/samp_gen_samp_ram_addr[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)       -0.104   163.094    samp_gen_i0/samp_gen_samp_ram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                        163.094    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                162.041    

Slack (MET) :             162.052ns  (required time - arrival time)
  Source:                 samp_gen_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/internal_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.161ns  (clk_samp rise@165.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.740ns (24.732%)  route 2.252ns (75.268%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 f  samp_gen_i0/internal_count_reg[0]/Q
                         net (fo=9, routed)           0.472    -1.125    samp_gen_i0/internal_count[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.043    -1.082 r  samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2/O
                         net (fo=6, routed)           0.469    -0.613    samp_gen_i0/samp_gen_samp_ram_addr[8]_i_2_n_0
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.043    -0.570 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3/O
                         net (fo=6, routed)           0.385    -0.185    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.043    -0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5/O
                         net (fo=1, routed)           0.285     0.143    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_5_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.228     0.371 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.348     0.720    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X4Y1           LUT4 (Prop_lut4_I3_O)        0.124     0.844 r  samp_gen_i0/samp_gen_samp_ram_addr[4]_i_1/O
                         net (fo=2, routed)           0.292     1.135    samp_gen_i0/samp_gen_samp_ram_addr[4]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[4]/C
                         clock pessimism             -0.623   163.256    
                         clock uncertainty           -0.058   163.198    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.010   163.188    samp_gen_i0/internal_count_reg[4]
  -------------------------------------------------------------------
                         required time                        163.188    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                162.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 samp_gen_i0/count_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/transfer_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.130ns (47.746%)  route 0.142ns (52.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/count_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.100    -0.334 f  samp_gen_i0/count_done_reg/Q
                         net (fo=3, routed)           0.142    -0.191    samp_gen_i0/count_done
    SLICE_X4Y3           LUT5 (Prop_lut5_I0_O)        0.030    -0.161 r  samp_gen_i0/transfer_in_progress_i_1/O
                         net (fo=1, routed)           0.000    -0.161    samp_gen_i0/transfer_in_progress_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/transfer_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/transfer_in_progress_reg/C
                         clock pessimism              0.017    -0.434    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.075    -0.359    samp_gen_i0/transfer_in_progress_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 samp_gen_i0/sample_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/samp_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.558%)  route 0.153ns (56.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.329    -0.432    samp_gen_i0/clk_samp
    SLICE_X2Y5           FDRE                                         r  samp_gen_i0/sample_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.118    -0.314 r  samp_gen_i0/sample_enable_reg/Q
                         net (fo=13, routed)          0.153    -0.161    samp_gen_i0/sample_enable
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_valid_reg/C
                         clock pessimism              0.051    -0.400    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.041    -0.359    samp_gen_i0/samp_valid_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.329    -0.432    samp_gen_i0/clk_samp
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/sub_sample_count_reg[11]/Q
                         net (fo=2, routed)           0.098    -0.234    samp_gen_i0/sub_sample_count_reg[11]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.157 r  samp_gen_i0/sub_sample_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.157    samp_gen_i0/sub_sample_count_reg[8]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[11]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.071    -0.361    samp_gen_i0/sub_sample_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.329    -0.432    samp_gen_i0/clk_samp
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/sub_sample_count_reg[7]/Q
                         net (fo=2, routed)           0.101    -0.231    samp_gen_i0/sub_sample_count_reg[7]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.154 r  samp_gen_i0/sub_sample_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    samp_gen_i0/sub_sample_count_reg[4]_i_1_n_4
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[7]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.071    -0.361    samp_gen_i0/sub_sample_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.329    -0.432    samp_gen_i0/clk_samp
    SLICE_X3Y6           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/sub_sample_count_reg[15]/Q
                         net (fo=2, routed)           0.101    -0.230    samp_gen_i0/sub_sample_count_reg[15]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.153 r  samp_gen_i0/sub_sample_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    samp_gen_i0/sub_sample_count_reg[12]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X3Y6           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[15]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.071    -0.361    samp_gen_i0/sub_sample_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.329    -0.432    samp_gen_i0/clk_samp
    SLICE_X3Y3           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/sub_sample_count_reg[3]/Q
                         net (fo=2, routed)           0.101    -0.230    samp_gen_i0/sub_sample_count_reg[3]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.153 r  samp_gen_i0/sub_sample_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.153    samp_gen_i0/sub_sample_count_reg[0]_i_2_n_4
    SLICE_X3Y3           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X3Y3           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[3]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.071    -0.361    samp_gen_i0/sub_sample_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 samp_gen_i0/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.591%)  route 0.141ns (52.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  samp_gen_i0/state_reg/Q
                         net (fo=2, routed)           0.141    -0.193    samp_gen_i0/state
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.028    -0.165 r  samp_gen_i0/state_i_1/O
                         net (fo=1, routed)           0.000    -0.165    samp_gen_i0/state_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/state_reg/C
                         clock pessimism              0.017    -0.434    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.060    -0.374    samp_gen_i0/state_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 samp_gen_i0/internal_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/internal_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  samp_gen_i0/internal_count_reg[10]/Q
                         net (fo=3, routed)           0.143    -0.190    samp_gen_i0/internal_count[10]
    SLICE_X4Y1           LUT6 (Prop_lut6_I4_O)        0.028    -0.162 r  samp_gen_i0/internal_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    samp_gen_i0/internal_count[10]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[10]/C
                         clock pessimism              0.017    -0.433    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.060    -0.373    samp_gen_i0/internal_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 samp_gen_i0/sub_sample_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.904%)  route 0.099ns (35.096%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.329    -0.432    samp_gen_i0/clk_samp
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/sub_sample_count_reg[4]/Q
                         net (fo=2, routed)           0.099    -0.233    samp_gen_i0/sub_sample_count_reg[4]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.150 r  samp_gen_i0/sub_sample_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.150    samp_gen_i0/sub_sample_count_reg[4]_i_1_n_7
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[4]/C
                         clock pessimism              0.018    -0.432    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.071    -0.361    samp_gen_i0/sub_sample_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 samp_gen_i0/count_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/count_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (46.974%)  route 0.144ns (53.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/count_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  samp_gen_i0/count_done_reg/Q
                         net (fo=3, routed)           0.144    -0.189    samp_gen_i0/count_done
    SLICE_X4Y3           LUT5 (Prop_lut5_I2_O)        0.028    -0.161 r  samp_gen_i0/count_done_i_1/O
                         net (fo=1, routed)           0.000    -0.161    samp_gen_i0/count_done_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/count_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/count_done_reg/C
                         clock pessimism              0.017    -0.434    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.060    -0.374    samp_gen_i0/count_done_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 82.581 }
Period(ns):         165.161
Sources:            { clk_gen_i0/BUFHCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X4Y1  samp_gen_i0/internal_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X6Y1  samp_gen_i0/led_clk_samp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X6Y1  samp_gen_i0/led_clk_samp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X6Y1  samp_gen_i0/led_clk_samp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X4Y3  samp_gen_i0/transfer_in_progress_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X4Y2  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X4Y2  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X4Y2  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X4Y2  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         165.161     164.411    SLICE_X6Y1  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X4Y1  samp_gen_i0/internal_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X6Y1  samp_gen_i0/led_clk_samp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X6Y1  samp_gen_i0/led_clk_samp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X6Y1  samp_gen_i0/led_clk_samp_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X4Y3  samp_gen_i0/transfer_in_progress_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X4Y3  samp_gen_i0/transfer_in_progress_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X4Y2  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X4Y2  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X4Y2  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         82.581      82.181     SLICE_X4Y2  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X2Y2  samp_gen_i0/internal_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X2Y2  samp_gen_i0/internal_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X2Y2  samp_gen_i0/internal_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X2Y5  samp_gen_i0/led_clk_samp_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X3Y3  samp_gen_i0/sub_sample_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X3Y5  samp_gen_i0/sub_sample_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X3Y5  samp_gen_i0/sub_sample_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X3Y3  samp_gen_i0/sub_sample_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X3Y3  samp_gen_i0/sub_sample_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         82.581      82.231     SLICE_X3Y3  samp_gen_i0/sub_sample_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.759ns (46.639%)  route 0.869ns (53.361%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 3.714 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB17                                              0.000     1.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     1.000    rxd_pin
    AB17                 IBUF (Prop_ibuf_I_O)         0.759     1.759 r  rxBuf/O
                         net (fo=1, routed)           0.869     2.628    uart_rx_i0/meta_harden_rxd_i0/signal_src
    SLICE_X1Y13          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.323     3.714    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X1Y13          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     3.714    
                         clock uncertainty           -0.154     3.560    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)       -0.013     3.547    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          3.547    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.101ns (18.402%)  route 0.450ns (81.598%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.500     0.500    
    AB17                                              0.000     0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.500    rxd_pin
    AB17                 IBUF (Prop_ibuf_I_O)         0.101     0.601 r  rxBuf/O
                         net (fo=1, routed)           0.450     1.051    uart_rx_i0/meta_harden_rxd_i0/signal_src
    SLICE_X1Y13          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.850    -0.455    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X1Y13          FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.455    
                         clock uncertainty            0.154    -0.301    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.036    -0.265    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  1.316    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.917ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 cmd_parse_i0/pre_clk_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.149ns  (logic 0.328ns (28.545%)  route 0.821ns (71.455%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6                                        0.000     0.000 r  cmd_parse_i0/pre_clk_rx_reg[4]/C
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.204     0.204 r  cmd_parse_i0/pre_clk_rx_reg[4]/Q
                         net (fo=2, routed)           0.821     1.025    clkx_pre_i0/bus_src[4]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.124     1.149 r  clkx_pre_i0/bus_dst[4]_i_1/O
                         net (fo=1, routed)           0.000     1.149    clkx_pre_i0/p_1_in[4]
    SLICE_X8Y11          FDRE                                         r  clkx_pre_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)        0.066     5.066    clkx_pre_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.066    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_clk_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.076ns  (logic 0.362ns (33.647%)  route 0.714ns (66.353%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  cmd_parse_i0/nsamp_clk_rx_reg[7]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.236     0.236 r  cmd_parse_i0/nsamp_clk_rx_reg[7]/Q
                         net (fo=2, routed)           0.714     0.950    clkx_nsamp_i0/bus_src[7]
    SLICE_X4Y0           LUT3 (Prop_lut3_I0_O)        0.126     1.076 r  clkx_nsamp_i0/bus_dst[7]_i_1/O
                         net (fo=1, routed)           0.000     1.076    clkx_nsamp_i0/p_1_in[7]
    SLICE_X4Y0           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y0           FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_nsamp_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 cmd_parse_i0/spd_clk_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.039ns  (logic 0.362ns (34.843%)  route 0.677ns (65.157%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4                                        0.000     0.000 r  cmd_parse_i0/spd_clk_rx_reg[7]/C
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.236     0.236 r  cmd_parse_i0/spd_clk_rx_reg[7]/Q
                         net (fo=2, routed)           0.677     0.913    clkx_spd_i0/bus_src[7]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.126     1.039 r  clkx_spd_i0/bus_dst[7]_i_1/O
                         net (fo=1, routed)           0.000     1.039    clkx_spd_i0/p_1_in[7]
    SLICE_X0Y4           FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_spd_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.032ns  (required time - arrival time)
  Source:                 cmd_parse_i0/pre_clk_rx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.002ns  (logic 0.362ns (36.134%)  route 0.640ns (63.866%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9                                        0.000     0.000 r  cmd_parse_i0/pre_clk_rx_reg[14]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.236     0.236 r  cmd_parse_i0/pre_clk_rx_reg[14]/Q
                         net (fo=2, routed)           0.640     0.876    clkx_pre_i0/bus_src[14]
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.126     1.002 r  clkx_pre_i0/bus_dst[14]_i_1/O
                         net (fo=1, routed)           0.000     1.002    clkx_pre_i0/p_1_in[14]
    SLICE_X4Y10          FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.034     5.034    clkx_pre_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  4.032    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_clk_rx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.976ns  (logic 0.266ns (27.243%)  route 0.710ns (72.757%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5                                        0.000     0.000 r  cmd_parse_i0/nsamp_clk_rx_reg[9]/C
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.223     0.223 r  cmd_parse_i0/nsamp_clk_rx_reg[9]/Q
                         net (fo=2, routed)           0.710     0.933    clkx_nsamp_i0/bus_src[9]
    SLICE_X1Y2           LUT3 (Prop_lut3_I0_O)        0.043     0.976 r  clkx_nsamp_i0/bus_dst[9]_i_2/O
                         net (fo=1, routed)           0.000     0.976    clkx_nsamp_i0/p_1_in[9]
    SLICE_X1Y2           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.034     5.034    clkx_nsamp_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_clk_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.970ns  (logic 0.302ns (31.120%)  route 0.668ns (68.880%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3                                        0.000     0.000 r  cmd_parse_i0/nsamp_clk_rx_reg[3]/C
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.259     0.259 r  cmd_parse_i0/nsamp_clk_rx_reg[3]/Q
                         net (fo=2, routed)           0.668     0.927    clkx_nsamp_i0/bus_src[3]
    SLICE_X5Y1           LUT3 (Prop_lut3_I0_O)        0.043     0.970 r  clkx_nsamp_i0/bus_dst[3]_i_1/O
                         net (fo=1, routed)           0.000     0.970    clkx_nsamp_i0/p_1_in[3]
    SLICE_X5Y1           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_nsamp_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_clk_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.970ns  (logic 0.359ns (37.027%)  route 0.611ns (62.973%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  cmd_parse_i0/nsamp_clk_rx_reg[6]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.236     0.236 r  cmd_parse_i0/nsamp_clk_rx_reg[6]/Q
                         net (fo=2, routed)           0.611     0.847    clkx_nsamp_i0/bus_src[6]
    SLICE_X1Y2           LUT3 (Prop_lut3_I0_O)        0.123     0.970 r  clkx_nsamp_i0/bus_dst[6]_i_1/O
                         net (fo=1, routed)           0.000     0.970    clkx_nsamp_i0/p_1_in[6]
    SLICE_X1Y2           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_nsamp_i0/bus_dst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_clk_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.965ns  (logic 0.302ns (31.297%)  route 0.663ns (68.703%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3                                        0.000     0.000 r  cmd_parse_i0/nsamp_clk_rx_reg[2]/C
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.259     0.259 r  cmd_parse_i0/nsamp_clk_rx_reg[2]/Q
                         net (fo=2, routed)           0.663     0.922    clkx_nsamp_i0/bus_src[2]
    SLICE_X5Y1           LUT3 (Prop_lut3_I0_O)        0.043     0.965 r  clkx_nsamp_i0/bus_dst[2]_i_1/O
                         net (fo=1, routed)           0.000     0.965    clkx_nsamp_i0/p_1_in[2]
    SLICE_X5Y1           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)        0.034     5.034    clkx_nsamp_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.960ns  (logic 0.330ns (34.390%)  route 0.630ns (65.610%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8                                        0.000     0.000 r  clkx_pre_i0/bus_samp_src_reg[2]/C
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.204     0.204 r  clkx_pre_i0/bus_samp_src_reg[2]/Q
                         net (fo=1, routed)           0.630     0.834    clkx_pre_i0/bus_samp_src[2]
    SLICE_X7Y8           LUT3 (Prop_lut3_I1_O)        0.126     0.960 r  clkx_pre_i0/bus_dst[2]_i_1/O
                         net (fo=1, routed)           0.000     0.960    clkx_pre_i0/p_1_in[2]
    SLICE_X7Y8           FDRE                                         r  clkx_pre_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.033     5.033    clkx_pre_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 cmd_parse_i0/pre_clk_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.946ns  (logic 0.360ns (38.063%)  route 0.586ns (61.937%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9                                        0.000     0.000 r  cmd_parse_i0/pre_clk_rx_reg[5]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.236     0.236 r  cmd_parse_i0/pre_clk_rx_reg[5]/Q
                         net (fo=2, routed)           0.586     0.822    clkx_pre_i0/bus_src[5]
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.124     0.946 r  clkx_pre_i0/bus_dst[5]_i_1/O
                         net (fo=1, routed)           0.000     0.946    clkx_pre_i0/p_1_in[5]
    SLICE_X4Y8           FDRE                                         r  clkx_pre_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y8           FDRE (Setup_fdre_C_D)        0.034     5.034    clkx_pre_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.034    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  4.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.223ns (17.325%)  route 1.064ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X7Y3           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[8]/Q
                         net (fo=1, routed)           1.064    -0.571    samp_ram_i0/addrb[8]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     2.669    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.259ns (20.572%)  route 1.000ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.259    -1.598 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[3]/Q
                         net (fo=1, routed)           1.000    -0.598    samp_ram_i0/addrb[3]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416     2.669    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.204ns (17.470%)  route 0.964ns (82.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.204    -1.655 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[1]/Q
                         net (fo=1, routed)           0.964    -0.691    samp_ram_i0/addrb[1]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.499     2.586    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.586    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.204ns (18.137%)  route 0.921ns (81.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.204    -1.655 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[2]/Q
                         net (fo=1, routed)           0.921    -0.734    samp_ram_i0/addrb[2]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.496     2.589    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.589    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.417ns (27.255%)  route 1.113ns (72.745%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 3.879 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_valid_reg/Q
                         net (fo=8, routed)           0.535    -1.101    dac_spi_i0/samp_val
    SLICE_X5Y3           LUT3 (Prop_lut3_I1_O)        0.049    -1.052 r  dac_spi_i0/bit_cnt[4]_i_4/O
                         net (fo=2, routed)           0.242    -0.809    dac_spi_i0/bit_cnt[4]_i_4_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I0_O)        0.145    -0.664 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.336    -0.329    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X5Y3           FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.326     3.879    dac_spi_i0/clk_tx
    SLICE_X5Y3           FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.711     3.168    
                         clock uncertainty           -0.058     3.110    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)       -0.108     3.002    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.002    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.204ns (18.847%)  route 0.878ns (81.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.204    -1.655 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[5]/Q
                         net (fo=1, routed)           0.878    -0.776    samp_ram_i0/addrb[5]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.498     2.587    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.587    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.236ns (22.089%)  route 0.832ns (77.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.661    -1.857    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.236    -1.621 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/Q
                         net (fo=1, routed)           0.832    -0.788    samp_ram_i0/addrb[9]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.496     2.589    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.589    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.223ns (19.653%)  route 0.912ns (80.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/Q
                         net (fo=1, routed)           0.912    -0.724    samp_ram_i0/addrb[7]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.416     2.669    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.223ns (19.653%)  route 0.912ns (80.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/Q
                         net (fo=1, routed)           0.912    -0.724    samp_ram_i0/addrb[0]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.416     2.669    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.236ns (23.182%)  route 0.782ns (76.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.854 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.699    -2.621    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.103    -2.518 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.659    -1.859    samp_gen_i0/clk_samp
    SLICE_X6Y1           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.236    -1.623 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/Q
                         net (fo=1, routed)           0.782    -0.841    samp_ram_i0/addrb[6]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.302     3.854    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.711     3.143    
                         clock uncertainty           -0.058     3.085    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.501     2.584    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          2.584    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  3.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.118ns (30.911%)  route 0.264ns (69.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.329    -0.432    samp_gen_i0/clk_samp
    SLICE_X2Y5           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.118    -0.314 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           0.264    -0.050    samp_gen_i0/led_clk_samp[7]
    SLICE_X1Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.855    -0.450    samp_gen_i0/clk_tx
    SLICE_X1Y4           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.036    -0.175    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.383%)  route 0.280ns (68.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  samp_gen_i0/samp_valid_reg/Q
                         net (fo=8, routed)           0.280    -0.054    dac_spi_i0/samp_val
    SLICE_X5Y3           LUT5 (Prop_lut5_I1_O)        0.028    -0.026 r  dac_spi_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    dac_spi_i0/bit_cnt[1]_i_1_n_0
    SLICE_X5Y3           FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    dac_spi_i0/clk_tx
    SLICE_X5Y3           FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.239    -0.212    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.060    -0.152    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.118ns (28.550%)  route 0.295ns (71.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X6Y1           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.118    -0.315 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           0.295    -0.019    samp_gen_i0/led_clk_samp[1]
    SLICE_X0Y1           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.856    -0.449    samp_gen_i0/clk_tx
    SLICE_X0Y1           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.239    -0.210    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.040    -0.170    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.091ns (17.522%)  route 0.428ns (82.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X4Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.091    -0.342 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[4]/Q
                         net (fo=1, routed)           0.428     0.087    samp_ram_i0/addrb[4]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.239    -0.212    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.147    -0.065    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.100ns (17.772%)  route 0.463ns (82.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[7]/Q
                         net (fo=1, routed)           0.463     0.129    samp_ram_i0/addrb[7]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.239    -0.212    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.029    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.100ns (17.772%)  route 0.463ns (82.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[0]/Q
                         net (fo=1, routed)           0.463     0.129    samp_ram_i0/addrb[0]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.239    -0.212    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.029    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.107ns (20.098%)  route 0.425ns (79.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.330    -0.431    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.107    -0.324 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]/Q
                         net (fo=1, routed)           0.425     0.102    samp_ram_i0/addrb[9]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.239    -0.212    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.147    -0.065    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.107ns (19.925%)  route 0.430ns (80.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X6Y1           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.107    -0.326 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/Q
                         net (fo=1, routed)           0.430     0.104    samp_ram_i0/addrb[6]
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    samp_ram_i0/clkb
    RAMB18_X0Y0          RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.239    -0.212    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.139    -0.073    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.118ns (25.227%)  route 0.350ns (74.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.328    -0.433    samp_gen_i0/clk_samp
    SLICE_X6Y1           FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.118    -0.315 r  samp_gen_i0/led_clk_samp_reg[0]/Q
                         net (fo=1, routed)           0.350     0.035    samp_gen_i0/led_clk_samp[0]
    SLICE_X2Y1           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.856    -0.449    samp_gen_i0/clk_tx
    SLICE_X2Y1           FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
                         clock pessimism              0.239    -0.210    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.067    -0.143    samp_gen_i0/led_clk_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.156ns (33.401%)  route 0.311ns (66.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.282    -0.784    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.761 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.327    -0.434    samp_gen_i0/clk_samp
    SLICE_X5Y5           FDRE                                         r  samp_gen_i0/samp_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.334 f  samp_gen_i0/samp_valid_reg/Q
                         net (fo=8, routed)           0.138    -0.196    dac_spi_i0/samp_val
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.028    -0.168 f  dac_spi_i0/bit_cnt[5]_i_3/O
                         net (fo=1, routed)           0.174     0.005    dac_spi_i0/bit_cnt[5]_i_3_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.028     0.033 r  dac_spi_i0/bit_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.033    dac_spi_i0/bit_cnt[5]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  dac_spi_i0/bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.854    -0.451    dac_spi_i0/clk_tx
    SLICE_X5Y4           FDRE                                         r  dac_spi_i0/bit_cnt_reg[5]/C
                         clock pessimism              0.239    -0.212    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.060    -0.152    dac_spi_i0/bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_virtual
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.755ns (46.468%)  route 0.870ns (53.532%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 3.876 - 5.161 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    AA15                                              0.000     1.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     1.000    lb_sel_pin
    AA15                 IBUF (Prop_ibuf_I_O)         0.755     1.755 r  lbBuf/O
                         net (fo=1, routed)           0.870     2.625    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_src
    SLICE_X1Y12          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008     0.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619     2.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.323     3.876    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X1Y12          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     3.876    
                         clock uncertainty           -0.143     3.732    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.013     3.719    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          3.719    
                         arrival time                          -2.625    
  -------------------------------------------------------------------
                         slack                                  1.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.097ns (17.698%)  route 0.452ns (82.302%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    AA15                                              0.000     0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.500    lb_sel_pin
    AA15                 IBUF (Prop_ibuf_I_O)         0.097     0.597 r  lbBuf/O
                         net (fo=1, routed)           0.452     1.049    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_src
    SLICE_X1Y12          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.851    -0.454    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X1Y12          FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.454    
                         clock uncertainty            0.143    -0.310    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.036    -0.274    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  1.323    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.915ns  (logic 1.280ns (43.905%)  route 1.635ns (56.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 163.880 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.448   161.058    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613   163.880    samp_gen_i0/clk_samp
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[4]/C
                         clock pessimism             -0.711   163.169    
                         clock uncertainty           -0.058   163.111    
    SLICE_X3Y4           FDRE (Setup_fdre_C_R)       -0.304   162.807    samp_gen_i0/sub_sample_count_reg[4]
  -------------------------------------------------------------------
                         required time                        162.807    
                         arrival time                        -161.058    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.915ns  (logic 1.280ns (43.905%)  route 1.635ns (56.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 163.880 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.448   161.058    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613   163.880    samp_gen_i0/clk_samp
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[5]/C
                         clock pessimism             -0.711   163.169    
                         clock uncertainty           -0.058   163.111    
    SLICE_X3Y4           FDRE (Setup_fdre_C_R)       -0.304   162.807    samp_gen_i0/sub_sample_count_reg[5]
  -------------------------------------------------------------------
                         required time                        162.807    
                         arrival time                        -161.058    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.915ns  (logic 1.280ns (43.905%)  route 1.635ns (56.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 163.880 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.448   161.058    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613   163.880    samp_gen_i0/clk_samp
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[6]/C
                         clock pessimism             -0.711   163.169    
                         clock uncertainty           -0.058   163.111    
    SLICE_X3Y4           FDRE (Setup_fdre_C_R)       -0.304   162.807    samp_gen_i0/sub_sample_count_reg[6]
  -------------------------------------------------------------------
                         required time                        162.807    
                         arrival time                        -161.058    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.915ns  (logic 1.280ns (43.905%)  route 1.635ns (56.095%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 163.880 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.448   161.058    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613   163.880    samp_gen_i0/clk_samp
    SLICE_X3Y4           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[7]/C
                         clock pessimism             -0.711   163.169    
                         clock uncertainty           -0.058   163.111    
    SLICE_X3Y4           FDRE (Setup_fdre_C_R)       -0.304   162.807    samp_gen_i0/sub_sample_count_reg[7]
  -------------------------------------------------------------------
                         required time                        162.807    
                         arrival time                        -161.058    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.908ns  (logic 1.280ns (44.009%)  route 1.628ns (55.991%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 163.880 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.441   161.051    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613   163.880    samp_gen_i0/clk_samp
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[10]/C
                         clock pessimism             -0.711   163.169    
                         clock uncertainty           -0.058   163.111    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.304   162.807    samp_gen_i0/sub_sample_count_reg[10]
  -------------------------------------------------------------------
                         required time                        162.807    
                         arrival time                        -161.051    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.908ns  (logic 1.280ns (44.009%)  route 1.628ns (55.991%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 163.880 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.441   161.051    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613   163.880    samp_gen_i0/clk_samp
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[11]/C
                         clock pessimism             -0.711   163.169    
                         clock uncertainty           -0.058   163.111    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.304   162.807    samp_gen_i0/sub_sample_count_reg[11]
  -------------------------------------------------------------------
                         required time                        162.807    
                         arrival time                        -161.051    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.908ns  (logic 1.280ns (44.009%)  route 1.628ns (55.991%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 163.880 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.441   161.051    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613   163.880    samp_gen_i0/clk_samp
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[8]/C
                         clock pessimism             -0.711   163.169    
                         clock uncertainty           -0.058   163.111    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.304   162.807    samp_gen_i0/sub_sample_count_reg[8]
  -------------------------------------------------------------------
                         required time                        162.807    
                         arrival time                        -161.051    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.908ns  (logic 1.280ns (44.009%)  route 1.628ns (55.991%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( 163.880 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.441   161.051    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.613   163.880    samp_gen_i0/clk_samp
    SLICE_X3Y5           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[9]/C
                         clock pessimism             -0.711   163.169    
                         clock uncertainty           -0.058   163.111    
    SLICE_X3Y5           FDRE (Setup_fdre_C_R)       -0.304   162.807    samp_gen_i0/sub_sample_count_reg[9]
  -------------------------------------------------------------------
                         required time                        162.807    
                         arrival time                        -161.051    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.879ns  (logic 1.280ns (44.453%)  route 1.599ns (55.547%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.412   161.022    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X3Y6           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[12]/C
                         clock pessimism             -0.711   163.168    
                         clock uncertainty           -0.058   163.110    
    SLICE_X3Y6           FDRE (Setup_fdre_C_R)       -0.304   162.806    samp_gen_i0/sub_sample_count_reg[12]
  -------------------------------------------------------------------
                         required time                        162.806    
                         arrival time                        -161.022    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_dst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sub_sample_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.161ns - clk_out2_clk_core rise@160.000ns)
  Data Path Delay:        2.879ns  (logic 1.280ns (44.453%)  route 1.599ns (55.547%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 163.879 - 165.161 ) 
    Source Clock Delay      (SCD):    -1.858ns = ( 158.142 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.711ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    160.000   160.000 r  
    V20                                               0.000   160.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   160.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788   160.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   161.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014   154.855 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732   156.587    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   156.680 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.462   158.142    clkx_spd_i0/clk_dst
    SLICE_X0Y7           FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.223   158.365 f  clkx_spd_i0/bus_dst_reg[2]/Q
                         net (fo=2, routed)           0.542   158.907    samp_gen_i0/spd_clk_tx[2]
    SLICE_X1Y3           LUT1 (Prop_lut1_I0_O)        0.043   158.950 r  samp_gen_i0/sample_enable_i_26/O
                         net (fo=1, routed)           0.000   158.950    samp_gen_i0/sample_enable_i_26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   159.217 r  samp_gen_i0/sample_enable_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000   159.217    samp_gen_i0/sample_enable_reg_i_12_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.270 r  samp_gen_i0/sample_enable_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000   159.270    samp_gen_i0/sample_enable_reg_i_11_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   159.323 r  samp_gen_i0/sample_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000   159.323    samp_gen_i0/sample_enable_reg_i_10_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166   159.489 r  samp_gen_i0/sample_enable_reg_i_9/O[1]
                         net (fo=1, routed)           0.454   159.942    samp_gen_i0/sub_sample_count1[14]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.123   160.065 r  samp_gen_i0/sample_enable_i_4/O
                         net (fo=1, routed)           0.000   160.065    samp_gen_i0/sample_enable_i_4_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228   160.293 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.192   160.485    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.124   160.609 r  samp_gen_i0/sub_sample_count[0]_i_1/O
                         net (fo=16, routed)          0.412   161.022    samp_gen_i0/sub_sample_count[0]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.161   165.161 r  
    V20                                               0.000   165.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711   165.873 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   166.859    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008   160.851 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619   162.470    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   162.553 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.648   163.201    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.066   163.267 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.612   163.879    samp_gen_i0/clk_samp
    SLICE_X3Y6           FDRE                                         r  samp_gen_i0/sub_sample_count_reg[13]/C
                         clock pessimism             -0.711   163.168    
                         clock uncertainty           -0.058   163.110    
    SLICE_X3Y6           FDRE (Setup_fdre_C_R)       -0.304   162.806    samp_gen_i0/sub_sample_count_reg[13]
  -------------------------------------------------------------------
                         required time                        162.806    
                         arrival time                        -161.022    
  -------------------------------------------------------------------
                         slack                                  1.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 samp_gen_i0/do_transfer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/transfer_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.151ns (35.413%)  route 0.275ns (64.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.632    -0.434    samp_gen_i0/clk_tx
    SLICE_X6Y3           FDRE                                         r  samp_gen_i0/do_transfer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.118    -0.316 r  samp_gen_i0/do_transfer_reg/Q
                         net (fo=3, routed)           0.275    -0.040    samp_gen_i0/do_transfer_reg_n_0
    SLICE_X4Y3           LUT5 (Prop_lut5_I3_O)        0.033    -0.007 r  samp_gen_i0/transfer_in_progress_i_1/O
                         net (fo=1, routed)           0.000    -0.007    samp_gen_i0/transfer_in_progress_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/transfer_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/transfer_in_progress_reg/C
                         clock pessimism              0.239    -0.212    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.075    -0.137    samp_gen_i0/transfer_in_progress_reg
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 samp_gen_i0/do_transfer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.146ns (34.647%)  route 0.275ns (65.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.632    -0.434    samp_gen_i0/clk_tx
    SLICE_X6Y3           FDRE                                         r  samp_gen_i0/do_transfer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.118    -0.316 r  samp_gen_i0/do_transfer_reg/Q
                         net (fo=3, routed)           0.275    -0.040    samp_gen_i0/do_transfer_reg_n_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.028    -0.012 r  samp_gen_i0/state_i_1/O
                         net (fo=1, routed)           0.000    -0.012    samp_gen_i0/state_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/state_reg/C
                         clock pessimism              0.239    -0.212    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.060    -0.152    samp_gen_i0/state_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/sample_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.269ns (51.929%)  route 0.249ns (48.071%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.632    -0.434    clkx_spd_i0/clk_dst
    SLICE_X4Y4           FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.100    -0.334 r  clkx_spd_i0/bus_dst_reg[0]/Q
                         net (fo=2, routed)           0.249    -0.085    samp_gen_i0/spd_clk_tx[0]
    SLICE_X2Y4           LUT6 (Prop_lut6_I1_O)        0.028    -0.057 r  samp_gen_i0/sample_enable_i_8/O
                         net (fo=1, routed)           0.000    -0.057    samp_gen_i0/sample_enable_i_8_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     0.049 r  samp_gen_i0/sample_enable_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.049    samp_gen_i0/sample_enable_reg_i_2_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.035     0.084 r  samp_gen_i0/sample_enable_reg_i_1/CO[1]
                         net (fo=2, routed)           0.000     0.084    samp_gen_i0/sample_enable_reg_i_1_n_2
    SLICE_X2Y5           FDRE                                         r  samp_gen_i0/sample_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X2Y5           FDRE                                         r  samp_gen_i0/sample_enable_reg/C
                         clock pessimism              0.239    -0.211    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.087    -0.124    samp_gen_i0/sample_enable_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/internal_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.308ns (55.678%)  route 0.245ns (44.322%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633    -0.433    clkx_nsamp_i0/clk_dst
    SLICE_X4Y0           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  clkx_nsamp_i0/bus_dst_reg[7]/Q
                         net (fo=4, routed)           0.117    -0.216    samp_gen_i0/nsamp_clk_tx[7]
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.028    -0.188 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13/O
                         net (fo=1, routed)           0.000    -0.188    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.111 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.111    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.036    -0.075 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.128     0.053    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.067     0.120 r  samp_gen_i0/internal_count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.120    samp_gen_i0/internal_count[10]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[10]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.060    -0.151    samp_gen_i0/internal_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.313ns (50.531%)  route 0.306ns (49.469%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633    -0.433    clkx_nsamp_i0/clk_dst
    SLICE_X4Y0           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  clkx_nsamp_i0/bus_dst_reg[7]/Q
                         net (fo=4, routed)           0.117    -0.216    samp_gen_i0/nsamp_clk_tx[7]
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.028    -0.188 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13/O
                         net (fo=1, routed)           0.000    -0.188    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.111 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.111    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.036    -0.075 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.189     0.115    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X4Y1           LUT5 (Prop_lut5_I1_O)        0.072     0.187 r  samp_gen_i0/samp_gen_samp_ram_addr[5]_i_1/O
                         net (fo=2, routed)           0.000     0.187    samp_gen_i0/samp_gen_samp_ram_addr[5]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X4Y1           FDRE                                         r  samp_gen_i0/internal_count_reg[5]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.066    -0.145    samp_gen_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/count_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.308ns (48.761%)  route 0.324ns (51.239%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633    -0.433    clkx_nsamp_i0/clk_dst
    SLICE_X4Y0           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  clkx_nsamp_i0/bus_dst_reg[7]/Q
                         net (fo=4, routed)           0.117    -0.216    samp_gen_i0/nsamp_clk_tx[7]
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.028    -0.188 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13/O
                         net (fo=1, routed)           0.000    -0.188    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.111 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.111    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.036    -0.075 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.207     0.132    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.067     0.199 r  samp_gen_i0/count_done_i_1/O
                         net (fo=1, routed)           0.000     0.199    samp_gen_i0/count_done_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/count_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.481    -0.451    samp_gen_i0/clk_samp
    SLICE_X4Y3           FDRE                                         r  samp_gen_i0/count_done_reg/C
                         clock pessimism              0.239    -0.212    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.060    -0.152    samp_gen_i0/count_done_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/internal_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.308ns (49.019%)  route 0.320ns (50.981%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633    -0.433    clkx_nsamp_i0/clk_dst
    SLICE_X4Y0           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  clkx_nsamp_i0/bus_dst_reg[7]/Q
                         net (fo=4, routed)           0.117    -0.216    samp_gen_i0/nsamp_clk_tx[7]
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.028    -0.188 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13/O
                         net (fo=1, routed)           0.000    -0.188    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.111 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.111    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.036    -0.075 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.150     0.075    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.067     0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_1/O
                         net (fo=2, routed)           0.053     0.196    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.483    -0.449    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[9]/C
                         clock pessimism              0.239    -0.210    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.040    -0.170    samp_gen_i0/internal_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.308ns (46.994%)  route 0.347ns (53.006%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633    -0.433    clkx_nsamp_i0/clk_dst
    SLICE_X4Y0           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  clkx_nsamp_i0/bus_dst_reg[7]/Q
                         net (fo=4, routed)           0.117    -0.216    samp_gen_i0/nsamp_clk_tx[7]
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.028    -0.188 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13/O
                         net (fo=1, routed)           0.000    -0.188    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.111 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.111    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.036    -0.075 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.177     0.103    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X3Y2           LUT6 (Prop_lut6_I1_O)        0.067     0.170 r  samp_gen_i0/samp_gen_samp_ram_addr[3]_i_1/O
                         net (fo=2, routed)           0.053     0.223    samp_gen_i0/samp_gen_samp_ram_addr[3]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.483    -0.449    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[3]/C
                         clock pessimism              0.239    -0.210    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.032    -0.178    samp_gen_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/internal_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.308ns (44.789%)  route 0.380ns (55.211%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633    -0.433    clkx_nsamp_i0/clk_dst
    SLICE_X4Y0           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  clkx_nsamp_i0/bus_dst_reg[7]/Q
                         net (fo=4, routed)           0.117    -0.216    samp_gen_i0/nsamp_clk_tx[7]
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.028    -0.188 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13/O
                         net (fo=1, routed)           0.000    -0.188    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.111 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.111    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.036    -0.075 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.150     0.075    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X3Y2           LUT3 (Prop_lut3_I2_O)        0.067     0.142 r  samp_gen_i0/samp_gen_samp_ram_addr[0]_i_1/O
                         net (fo=2, routed)           0.112     0.255    samp_gen_i0/samp_gen_samp_ram_addr[0]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.483    -0.449    samp_gen_i0/clk_samp
    SLICE_X2Y2           FDRE                                         r  samp_gen_i0/internal_count_reg[0]/C
                         clock pessimism              0.239    -0.210    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.059    -0.151    samp_gen_i0/internal_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.581ns period=165.161ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.308ns (45.189%)  route 0.374ns (54.811%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633    -0.433    clkx_nsamp_i0/clk_dst
    SLICE_X4Y0           FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.100    -0.333 r  clkx_nsamp_i0/bus_dst_reg[7]/Q
                         net (fo=4, routed)           0.117    -0.216    samp_gen_i0/nsamp_clk_tx[7]
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.028    -0.188 r  samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13/O
                         net (fo=1, routed)           0.000    -0.188    samp_gen_i0/samp_gen_samp_ram_addr[9]_i_13_n_0
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.111 r  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    -0.111    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.036    -0.075 f  samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.156     0.082    samp_gen_i0/samp_gen_samp_ram_addr_reg[9]_i_2_n_2
    SLICE_X5Y2           LUT4 (Prop_lut4_I3_O)        0.067     0.149 r  samp_gen_i0/samp_gen_samp_ram_addr[6]_i_1/O
                         net (fo=2, routed)           0.100     0.249    samp_gen_i0/samp_gen_samp_ram_addr[6]_i_1_n_0
    SLICE_X6Y1           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.328    -0.977    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.932 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=52, routed)          0.482    -0.450    samp_gen_i0/clk_samp
    SLICE_X6Y1           FDRE                                         r  samp_gen_i0/samp_gen_samp_ram_addr_reg[6]/C
                         clock pessimism              0.239    -0.211    
    SLICE_X6Y1           FDRE (Hold_fdre_C_D)         0.045    -0.166    samp_gen_i0/samp_gen_samp_ram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 dac_spi_i0/DAC_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 2.568ns (71.027%)  route 1.047ns (28.973%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 3.801 - 2.581 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.461    -1.859    dac_spi_i0/clk_tx
    SLICE_X0Y8           FDRE                                         r  dac_spi_i0/DAC_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.223    -1.636 r  dac_spi_i0/DAC_clr_n_o_reg/Q
                         net (fo=1, routed)           1.047    -0.588    DAC_clr_n_o
    W16                  OBUF (Prop_obuf_I_O)         2.345     1.756 r  DACclrBuf/O
                         net (fo=0)                   0.000     1.756    dac_clr_n_pin
    W16                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     3.292 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.278    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -1.730 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.111    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.028 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.390     1.362    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.318     1.680 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.680    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         2.121     3.801 r  spiclkBuf/O
                         net (fo=0)                   0.000     3.801    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.623     3.178    
                         clock uncertainty           -0.058     3.120    
                         output delay                -1.000     2.120    
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 2.561ns (71.021%)  route 1.045ns (28.979%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 3.801 - 2.581 ) 
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.459    -1.861    dac_spi_i0/clk_tx
    SLICE_X1Y11          FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.223    -1.638 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           1.045    -0.593    SPI_MOSI_o
    V17                  OBUF (Prop_obuf_I_O)         2.338     1.746 r  spimosiBuf/O
                         net (fo=0)                   0.000     1.746    spi_mosi_pin
    V17                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     3.292 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.278    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -1.730 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.111    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.028 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.390     1.362    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.318     1.680 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.680    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         2.121     3.801 r  spiclkBuf/O
                         net (fo=0)                   0.000     3.801    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.623     3.178    
                         clock uncertainty           -0.058     3.120    
                         output delay                -1.000     2.120    
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 dac_spi_i0/DAC_cs_n_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 2.554ns (70.919%)  route 1.047ns (29.081%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 3.801 - 2.581 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.461    -1.859    dac_spi_i0/clk_tx
    SLICE_X0Y9           FDSE                                         r  dac_spi_i0/DAC_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.223    -1.636 r  dac_spi_i0/DAC_cs_n_o_reg/Q
                         net (fo=1, routed)           1.047    -0.588    DAC_cs_n_o
    T16                  OBUF (Prop_obuf_I_O)         2.331     1.743 r  DACcsBuf/O
                         net (fo=0)                   0.000     1.743    dac_cs_n_pin
    T16                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     3.292 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     4.278    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.008    -1.730 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.619    -0.111    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -0.028 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.390     1.362    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.318     1.680 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.680    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         2.121     3.801 r  spiclkBuf/O
                         net (fo=0)                   0.000     3.801    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.623     3.178    
                         clock uncertainty           -0.058     3.120    
                         output delay                -1.000     2.120    
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.743    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.535ns  (arrival time - required time)
  Source:                 dac_spi_i0/DAC_cs_n_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.636ns  (logic 1.356ns (82.862%)  route 0.280ns (17.138%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 3.921 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 4.729 - 5.161 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     5.547 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.050    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     3.350 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     4.070    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.096 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633     4.729    dac_spi_i0/clk_tx
    SLICE_X0Y9           FDSE                                         r  dac_spi_i0/DAC_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDSE (Prop_fdse_C_Q)         0.100     4.829 r  dac_spi_i0/DAC_cs_n_o_reg/Q
                         net (fo=1, routed)           0.280     5.109    DAC_cs_n_o
    T16                  OBUF (Prop_obuf_I_O)         1.256     6.365 r  DACcsBuf/O
                         net (fo=0)                   0.000     6.365    dac_cs_n_pin
    T16                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     3.035 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.588    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123     0.465 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781     1.246    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.276 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.883     2.159    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221     2.380 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.380    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     3.921 r  spiclkBuf/O
                         net (fo=0)                   0.000     3.921    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.051     3.972    
                         clock uncertainty            0.058     4.030    
                         output delay                -0.200     3.830    
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           6.365    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.641ns  (logic 1.363ns (83.049%)  route 0.278ns (16.951%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 3.921 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.434ns = ( 4.728 - 5.161 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     5.547 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.050    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     3.350 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     4.070    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.096 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.632     4.728    dac_spi_i0/clk_tx
    SLICE_X1Y11          FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     4.828 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.278     5.106    SPI_MOSI_o
    V17                  OBUF (Prop_obuf_I_O)         1.263     6.368 r  spimosiBuf/O
                         net (fo=0)                   0.000     6.368    spi_mosi_pin
    V17                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     3.035 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.588    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123     0.465 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781     1.246    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.276 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.883     2.159    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221     2.380 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.380    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     3.921 r  spiclkBuf/O
                         net (fo=0)                   0.000     3.921    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.051     3.972    
                         clock uncertainty            0.058     4.030    
                         output delay                -0.200     3.830    
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           6.368    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.548ns  (arrival time - required time)
  Source:                 dac_spi_i0/DAC_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.581ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.581ns  (spi_clk rise@2.581ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.649ns  (logic 1.369ns (83.000%)  route 0.280ns (17.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 3.921 - 2.581 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 4.729 - 5.161 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    V20                                               0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     5.547 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     6.050    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     3.350 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     4.070    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.096 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.633     4.729    dac_spi_i0/clk_tx
    SLICE_X0Y8           FDRE                                         r  dac_spi_i0/DAC_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.100     4.829 r  dac_spi_i0/DAC_clr_n_o_reg/Q
                         net (fo=1, routed)           0.280     5.109    DAC_clr_n_o
    W16                  OBUF (Prop_obuf_I_O)         1.269     6.378 r  DACclrBuf/O
                         net (fo=0)                   0.000     6.378    dac_clr_n_pin
    W16                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     3.035 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.588    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123     0.465 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781     1.246    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.276 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.883     2.159    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221     2.380 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.380    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     3.921 r  spiclkBuf/O
                         net (fo=0)                   0.000     3.921    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.051     3.972    
                         clock uncertainty            0.058     4.030    
                         output delay                -0.200     3.830    
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  2.548    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_tx_virtual

Setup :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 2.653ns (67.619%)  route 1.270ns (32.381%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.204    -1.653 r  samp_gen_i0/led_out_reg[5]/Q
                         net (fo=1, routed)           1.270    -0.382    led_out[5]
    Y14                  OBUF (Prop_obuf_I_O)         2.449     2.067 r  mkLEDBuf[5].ledBuf/O
                         net (fo=0)                   0.000     2.067    led_pins[5]
    Y14                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 2.668ns (69.273%)  route 1.184ns (30.727%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.204    -1.653 r  samp_gen_i0/led_out_reg[6]/Q
                         net (fo=1, routed)           1.184    -0.469    led_out[6]
    W14                  OBUF (Prop_obuf_I_O)         2.464     1.995 r  mkLEDBuf[6].ledBuf/O
                         net (fo=0)                   0.000     1.995    led_pins[6]
    W14                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.995    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 2.620ns (68.472%)  route 1.206ns (31.528%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.204    -1.653 r  samp_gen_i0/led_out_reg[4]/Q
                         net (fo=1, routed)           1.206    -0.446    led_out[4]
    V15                  OBUF (Prop_obuf_I_O)         2.416     1.969 r  mkLEDBuf[4].ledBuf/O
                         net (fo=0)                   0.000     1.969    led_pins[4]
    V15                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.545ns (67.785%)  route 1.209ns (32.215%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.223    -1.634 r  samp_gen_i0/led_out_reg[0]/Q
                         net (fo=1, routed)           1.209    -0.424    led_out[0]
    V14                  OBUF (Prop_obuf_I_O)         2.322     1.898 r  mkLEDBuf[0].ledBuf/O
                         net (fo=0)                   0.000     1.898    led_pins[0]
    V14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.898    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 2.571ns (69.234%)  route 1.143ns (30.766%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y5           FDRE                                         r  samp_gen_i0/led_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.223    -1.634 r  samp_gen_i0/led_out_reg[7]/Q
                         net (fo=1, routed)           1.143    -0.491    led_out[7]
    Y16                  OBUF (Prop_obuf_I_O)         2.348     1.857 r  mkLEDBuf[7].ledBuf/O
                         net (fo=0)                   0.000     1.857    led_pins[7]
    Y16                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 2.561ns (69.270%)  route 1.136ns (30.730%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.223    -1.634 r  samp_gen_i0/led_out_reg[3]/Q
                         net (fo=1, routed)           1.136    -0.498    led_out[3]
    W15                  OBUF (Prop_obuf_I_O)         2.338     1.840 r  mkLEDBuf[3].ledBuf/O
                         net (fo=0)                   0.000     1.840    led_pins[3]
    W15                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 2.554ns (69.194%)  route 1.137ns (30.806%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.223    -1.634 r  samp_gen_i0/led_out_reg[1]/Q
                         net (fo=1, routed)           1.137    -0.496    led_out[1]
    U15                  OBUF (Prop_obuf_I_O)         2.331     1.835 r  mkLEDBuf[1].ledBuf/O
                         net (fo=0)                   0.000     1.835    led_pins[1]
    U15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 2.555ns (69.360%)  route 1.129ns (30.640%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.463    -1.857    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.223    -1.634 r  samp_gen_i0/led_out_reg[2]/Q
                         net (fo=1, routed)           1.129    -0.505    led_out[2]
    T15                  OBUF (Prop_obuf_I_O)         2.332     1.827 r  mkLEDBuf[2].ledBuf/O
                         net (fo=0)                   0.000     1.827    led_pins[2]
    T15                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 2.554ns (69.343%)  route 1.129ns (30.657%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -1.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         1.459    -1.861    lb_ctl_i0/clk_tx
    SLICE_X3Y12          FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.223    -1.638 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           1.129    -0.508    txd_o
    U16                  OBUF (Prop_obuf_I_O)         2.331     1.823 r  txBuf/O
                         net (fo=0)                   0.000     1.823    txd_pin
    U16                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Fast Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 1.762ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.883    -0.422    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221    -0.201 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000    -0.201    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     1.340 r  spiclkBuf/O
                         net (fo=0)                   0.000     1.340    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  2.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual fall@2.580ns - clk_out2_clk_core fall@2.581ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.580 - 2.580 ) 
    Source Clock Delay      (SCD):    -0.413ns = ( 2.168 - 2.581 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core fall edge)
                                                      2.581     2.581 f  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     2.966 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.469    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     0.769 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     1.489    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.653     2.168    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR                                         f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.192     2.360 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.360    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.259     3.619 r  spiclkBuf/O
                         net (fo=0)                   0.000     3.619    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual fall edge)
                                                      2.580     2.580 f  
                         ideal clock network latency
                                                      0.000     2.580    
                         clock pessimism              0.000     2.580    
                         clock uncertainty            0.143     2.724    
                         output delay                -0.200     2.524    
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             2.096ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 1.356ns (80.986%)  route 0.318ns (19.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.631    -0.435    lb_ctl_i0/clk_tx
    SLICE_X3Y12          FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.100    -0.335 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.318    -0.016    txd_o
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.240 r  txBuf/O
                         net (fo=0)                   0.000     1.240    txd_pin
    U16                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 1.356ns (80.687%)  route 0.325ns (19.313%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100    -0.331 r  samp_gen_i0/led_out_reg[2]/Q
                         net (fo=1, routed)           0.325    -0.006    led_out[2]
    T15                  OBUF (Prop_obuf_I_O)         1.256     1.250 r  mkLEDBuf[2].ledBuf/O
                         net (fo=0)                   0.000     1.250    led_pins[2]
    T15                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.109ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 1.356ns (80.557%)  route 0.327ns (19.443%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100    -0.331 r  samp_gen_i0/led_out_reg[1]/Q
                         net (fo=1, routed)           0.327    -0.003    led_out[1]
    U15                  OBUF (Prop_obuf_I_O)         1.256     1.252 r  mkLEDBuf[1].ledBuf/O
                         net (fo=0)                   0.000     1.252    led_pins[1]
    U15                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.114ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.362ns (80.688%)  route 0.326ns (19.312%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100    -0.331 r  samp_gen_i0/led_out_reg[3]/Q
                         net (fo=1, routed)           0.326    -0.005    led_out[3]
    W15                  OBUF (Prop_obuf_I_O)         1.262     1.258 r  mkLEDBuf[3].ledBuf/O
                         net (fo=0)                   0.000     1.258    led_pins[3]
    W15                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.126ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 1.373ns (80.681%)  route 0.329ns (19.319%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.634    -0.432    samp_gen_i0/clk_tx
    SLICE_X0Y5           FDRE                                         r  samp_gen_i0/led_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100    -0.332 r  samp_gen_i0/led_out_reg[7]/Q
                         net (fo=1, routed)           0.329    -0.003    led_out[7]
    Y16                  OBUF (Prop_obuf_I_O)         1.273     1.270 r  mkLEDBuf[7].ledBuf/O
                         net (fo=0)                   0.000     1.270    led_pins[7]
    Y16                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.170ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 1.346ns (77.208%)  route 0.397ns (22.792%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100    -0.331 r  samp_gen_i0/led_out_reg[0]/Q
                         net (fo=1, routed)           0.397     0.067    led_out[0]
    V14                  OBUF (Prop_obuf_I_O)         1.246     1.313 r  mkLEDBuf[0].ledBuf/O
                         net (fo=0)                   0.000     1.313    led_pins[0]
    V14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.172ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 1.386ns (79.373%)  route 0.360ns (20.627%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.091    -0.340 r  samp_gen_i0/led_out_reg[4]/Q
                         net (fo=1, routed)           0.360     0.020    led_out[4]
    V15                  OBUF (Prop_obuf_I_O)         1.295     1.315 r  mkLEDBuf[4].ledBuf/O
                         net (fo=0)                   0.000     1.315    led_pins[4]
    V15                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.220ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.434ns (79.955%)  route 0.360ns (20.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.091    -0.340 r  samp_gen_i0/led_out_reg[6]/Q
                         net (fo=1, routed)           0.360     0.020    led_out[6]
    W14                  OBUF (Prop_obuf_I_O)         1.343     1.363 r  mkLEDBuf[6].ledBuf/O
                         net (fo=0)                   0.000     1.363    led_pins[6]
    W14                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.251ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.581ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 1.420ns (77.792%)  route 0.405ns (22.208%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.635    -0.431    samp_gen_i0/clk_tx
    SLICE_X0Y2           FDRE                                         r  samp_gen_i0/led_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.091    -0.340 r  samp_gen_i0/led_out_reg[5]/Q
                         net (fo=1, routed)           0.405     0.066    led_out[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.329     1.395 r  mkLEDBuf[5].ledBuf/O
                         net (fo=0)                   0.000     1.395    led_pins[5]
    Y14                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.143     0.143    
                         output delay                -1.000    -0.857    
  -------------------------------------------------------------------
                         required time                          0.857    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  2.251    





---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  clk_tx_virtual

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 spi_clk_pin
                            (clock source 'spi_clk'  {rise@2.581ns fall@5.161ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Fast Process Corner
  Requirement:            2.580ns  (clk_tx_virtual rise@5.161ns - spi_clk rise@2.581ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           1.000ns
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 3.921 - 2.581 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    2.581     2.581 r  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     3.035 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.588    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123     0.465 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781     1.246    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.276 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.883     2.159    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.221     2.380 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.380    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.541     3.921 r  spiclkBuf/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     3.921    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.143     5.018    
                         output delay                -1.000     4.018    
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 spi_clk_pin
                            (clock source 'spi_clk'  {rise@2.581ns fall@5.161ns period=5.161ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual fall@2.580ns - spi_clk rise@2.581ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           0.200ns
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.580 - 2.580 ) 
    Source Clock Delay      (SCD):    1.038ns = ( 3.619 - 2.581 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.091ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    2.581     2.581 r  
    V20                                               0.000     2.581 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.581    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     2.966 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     3.469    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.700     0.769 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.720     1.489    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.515 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=156, routed)         0.653     2.168    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    OLOGIC_X0Y10         ODDR (Prop_oddr_C_Q)         0.192     2.360 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.360    spi_clk_o
    R16                  OBUF (Prop_obuf_I_O)         1.259     3.619 r  spiclkBuf/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     3.619    spi_clk_pin
    R16                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual fall edge)
                                                      2.580     2.580 f  
                         ideal clock network latency
                                                      0.000     2.580    
                         clock pessimism              0.000     2.580    
                         clock uncertainty            0.143     2.724    
                         output delay                -0.200     2.524    
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_core rise@5.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.204ns (33.931%)  route 0.397ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 3.717 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.859ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.788     0.788 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.869    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.014    -5.145 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.732    -3.413    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.320 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.461    -1.859    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X1Y8           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDPE (Prop_fdpe_C_Q)         0.204    -1.655 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.397    -1.257    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X3Y7           FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      5.000     5.000 r  
    V20                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.711     5.711 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.697    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.008     0.689 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.619     2.308    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.391 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         1.326     3.717    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X3Y7           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.600     3.117    
                         clock uncertainty           -0.058     3.060    
    SLICE_X3Y7           FDPE (Recov_fdpe_C_PRE)     -0.261     2.799    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          2.799    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  4.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.306%)  route 0.182ns (66.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.888    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.812 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.092    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.066 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.633    -0.433    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X1Y8           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDPE (Prop_fdpe_C_Q)         0.091    -0.342 f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.182    -0.159    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X3Y7           FDPE                                         f  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    V20                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    V20                  IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.007    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.116 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.335    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.305 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=316, routed)         0.854    -0.451    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X3Y7           FDPE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.032    -0.419    
    SLICE_X3Y7           FDPE (Remov_fdpe_C_PRE)     -0.110    -0.529    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.369    





