Reading OpenROAD database at '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/09-openroad-globalrouting/generic_piplined_multiplier.odb'…
Reading library file at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/giv9dbfir1g36hiqrccwznrmafdg2jhb-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   generic_piplined_multiplier
Die area:                 ( 0 0 ) ( 109700 120420 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     514
Number of terminals:      34
Number of snets:          2
Number of nets:           526

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 122.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 16393.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1924.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 8.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 26.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 0.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 437 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 122 unique inst patterns.
[INFO DRT-0084]   Complete 292 groups.
#scanned instances     = 514
#unique  instances     = 122
#stdCellGenAp          = 3416
#stdCellValidPlanarAp  = 8
#stdCellValidViaAp     = 2705
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1668
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:02, memory = 140.06 (MB), peak = 140.06 (MB)

[INFO DRT-0157] Number of guides:     3029

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 15 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1132.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 760.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 358.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 28.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1491 vertical wires in 1 frboxes and 788 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 73 vertical wires in 1 frboxes and 191 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.93 (MB), peak = 147.93 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 148.18 (MB), peak = 148.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 150.06 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 169.12 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 172.68 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 159.14 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 190.52 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:02, memory = 176.93 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:02, memory = 186.68 (MB).
    Completing 80% with 66 violations.
    elapsed time = 00:00:02, memory = 186.68 (MB).
    Completing 90% with 72 violations.
    elapsed time = 00:00:03, memory = 189.68 (MB).
    Completing 100% with 98 violations.
    elapsed time = 00:00:03, memory = 189.68 (MB).
[INFO DRT-0199]   Number of violations = 133.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       12     30      1      3
Recheck              0     27      8      0
Short                0     52      0      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 546.68 (MB), peak = 546.68 (MB)
Total wire length = 6843 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3638 um.
Total wire length on LAYER met2 = 3059 um.
Total wire length on LAYER met3 = 131 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2975.
Up-via summary (total 2975):

-----------------------
 FR_MASTERSLICE       0
            li1    1606
           met1    1334
           met2      33
           met3       2
           met4       0
-----------------------
                   2975


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 133 violations.
    elapsed time = 00:00:00, memory = 563.80 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:00, memory = 563.80 (MB).
    Completing 30% with 133 violations.
    elapsed time = 00:00:00, memory = 564.05 (MB).
    Completing 40% with 133 violations.
    elapsed time = 00:00:00, memory = 569.80 (MB).
    Completing 50% with 88 violations.
    elapsed time = 00:00:00, memory = 569.80 (MB).
    Completing 60% with 88 violations.
    elapsed time = 00:00:01, memory = 569.80 (MB).
    Completing 70% with 75 violations.
    elapsed time = 00:00:01, memory = 581.55 (MB).
    Completing 80% with 75 violations.
    elapsed time = 00:00:01, memory = 581.55 (MB).
    Completing 90% with 64 violations.
    elapsed time = 00:00:02, memory = 606.30 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:02, memory = 606.30 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1   met2
Metal Spacing       14      1
Short               29      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 609.30 (MB), peak = 609.30 (MB)
Total wire length = 6770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3552 um.
Total wire length on LAYER met2 = 3083 um.
Total wire length on LAYER met3 = 134 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2972.
Up-via summary (total 2972):

-----------------------
 FR_MASTERSLICE       0
            li1    1605
           met1    1331
           met2      36
           met3       0
           met4       0
-----------------------
                   2972


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 609.30 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:00, memory = 609.30 (MB).
    Completing 30% with 44 violations.
    elapsed time = 00:00:00, memory = 609.30 (MB).
    Completing 40% with 44 violations.
    elapsed time = 00:00:00, memory = 609.30 (MB).
    Completing 50% with 44 violations.
    elapsed time = 00:00:00, memory = 609.30 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:00, memory = 609.30 (MB).
    Completing 70% with 44 violations.
    elapsed time = 00:00:00, memory = 609.30 (MB).
    Completing 80% with 44 violations.
    elapsed time = 00:00:01, memory = 619.27 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:01, memory = 619.27 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:02, memory = 650.64 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1
Metal Spacing       11
Short               12
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 650.64 (MB), peak = 650.64 (MB)
Total wire length = 6785 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3562 um.
Total wire length on LAYER met2 = 3100 um.
Total wire length on LAYER met3 = 122 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2960.
Up-via summary (total 2960):

-----------------------
 FR_MASTERSLICE       0
            li1    1604
           met1    1326
           met2      30
           met3       0
           met4       0
-----------------------
                   2960


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 650.64 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 650.64 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 650.64 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 650.64 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 650.64 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 690.14 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 690.14 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 690.14 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 690.14 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 690.14 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 690.14 (MB), peak = 690.14 (MB)
Total wire length = 6762 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3498 um.
Total wire length on LAYER met2 = 3088 um.
Total wire length on LAYER met3 = 174 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2972.
Up-via summary (total 2972):

-----------------------
 FR_MASTERSLICE       0
            li1    1604
           met1    1328
           met2      40
           met3       0
           met4       0
-----------------------
                   2972


[INFO DRT-0198] Complete detail routing.
Total wire length = 6762 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3498 um.
Total wire length on LAYER met2 = 3088 um.
Total wire length on LAYER met3 = 174 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2972.
Up-via summary (total 2972):

-----------------------
 FR_MASTERSLICE       0
            li1    1604
           met1    1328
           met2      40
           met3       0
           met4       0
-----------------------
                   2972


[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:09, memory = 690.14 (MB), peak = 690.14 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                             13     274.01
  Timing Repair Buffer                     66     330.32
  Inverter                                 69     259.00
  Clock inverter                            2      37.54
  Sequential cell                          64    1601.54
  Multi-Input combinational cell          300    2061.98
  Total                                   514    4564.38
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/10-openroad-detailedrouting/generic_piplined_multiplier.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/10-openroad-detailedrouting/generic_piplined_multiplier.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/10-openroad-detailedrouting/generic_piplined_multiplier.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/10-openroad-detailedrouting/generic_piplined_multiplier.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/10-openroad-detailedrouting/generic_piplined_multiplier.sdc'…
