#Start recording tcl command: 3/5/2020 22:14:46
#Project Location: E:/GIT/my_projects/FPGA/Verilog/Praca_magisterska/tester_module; Project name: tester_module
prj_project open "E:/GIT/my_projects/FPGA/Verilog/Praca_magisterska/tester_module/tester_module.ldf"
prj_run Export -impl tester_module -task Jedecgen
prj_run Export -impl tester_module -task Jedecgen -forceOne
#Stop recording: 3/5/2020 22:15:41
