# AES-Verilog-HDL
Implementation of AES with different key sizes (128, 192, 256) using Verilog
