<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="style.css">
    <link rel="stylesheet"
        href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />
    <link rel="stylesheet"
        href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />
    <link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
    <link rel="manifest" href="/site.webmanifest">
    <title>Bhupendra Jogi</title>
</head>

<body>
    <div class="bg">
        <div class="card">
            <h1>Computer Architecture</h1>
            <h6>This page contains notes,pdfs,pyqs etc. To add/remove anything , pls contact me</h6>
            <div class="page-list">
                <div class="syllabus">
                    <h2>Syllabus: [Total Contact Hours:39]
                    Part A</h2>
                    <li>Unit 1. Introduction [9]</li>
                    Organization and Architecture, Structure and Function, Brief history of Computers,
                    Designing for performance, Performance metrics: MIPS, MFLOPS, Computer
                    Components and Functions, Interconnection Structures, Bus Interconnection, Point-toPoint
                    Interconnect, PCI Express, Flynn's classification of Computers (SISD, MISD, MIMD),
                    Error Detection and Correction.
                   <li> Unit 2. Internal and Cache Memory [8]</li>
                    Computer Memory System Overview, Cache Memory Principles, Elements of Cache
                    Design, Pentium 4 Cache Organization, Semiconductor Main Memory, Advanced Drum
                    Organization
                    Part B
                    Unit 3. Basic non Pipeline CPU Architecture and Operating System [9]
                    CPU Architecture, types (accumulator, register, stack, memory/register) detailed data
                    path of a typical register based CPU, Fetch-Decode-Execute cycle (typically 3-5 stage),
                    microinstruction sequencing, implementation of control unit, Enhancing performance
                    with pipelining, Operating system overview, Scheduling, Memory Management, Pentium
                    Memory Management, RISC v/s CISC.
                    Unit 4. Parallel Processing and Multi-Core computer [8]
                    Multiple Processor Organizations, Symmetric Multiprocessors, Cache Coherence and the
                    MESI protocol, Multithreading and Chip Multiprocessors, Clusters, Non-Uniform
                    Memory Access, Vector Computation, Multi-Core Computers, Hardware and Software
                    Performance Issues, Multi-Core Organization, Intelx86 Multi-Core Organization
                    Unit 5. Semiconductor Memories [5]
                    Introduction, Memory organization and Operation, Classification and characteristics of
                    memories, Read-only memory, Read-Write memory, Content addressable memory,
                    Charged coupled device memory.

                </div>
            </div>
        </div>
    </div>
</body>

</html>