<div id="pf26c" class="pf w2 h11" data-page-no="26c"><div class="pc pc26c w2 h11"><img class="bi x0 y0 w1 h1" alt="" src="csapp/bg26c.png"/><div class="t m5 x195 h28 y9b ff6 fs1f fc2 sc0 ls0 ws0">Section<span class="_ _10"> </span>6.1<span class="_ _60"> </span>Storage<span class="_ _10"> </span>T<span class="_ _1"></span>echnologies<span class="_ _3e"> </span><span class="ffe fs1e">619</span></div><div class="t m5 x34 h2a y257 fff fs1c fc2 sc0 ls0 ws0">Aside<span class="_ _1b"> </span><span class="ff6 fs19">A<span class="_ _11"> </span>note<span class="_ _11"> </span>on<span class="_ _11"> </span>terminology</span></div><div class="t m5 x34 h2b y2d0 ff7 fs1e fc2 sc0 ls0 ws0">T<span class="_ _1"></span>he<span class="_ _10"> </span>storage<span class="_"> </span>community<span class="_ _10"> </span>has<span class="_ _10"> </span>never<span class="_ _10"> </span>settled<span class="_"> </span>on<span class="_ _10"> </span>a<span class="_ _10"> </span>standard<span class="_ _10"> </span>name<span class="_"> </span>for<span class="_ _10"> </span>a<span class="_ _10"> </span>DRAM<span class="_ _10"> </span>array<span class="_"> </span>element.<span class="_ _10"> </span>Computer</div><div class="t m5 x34 h2b y2d1 ff7 fs1e fc2 sc0 ls0 ws0">architects<span class="_ _16"> </span>tend<span class="_ _14"> </span>to<span class="_ _16"> </span>refer<span class="_ _16"> </span>to<span class="_ _14"> </span>it<span class="_ _16"> </span>as<span class="_ _14"> </span>a<span class="_ _16"> </span>“cell,<span class="_ _1"></span>”<span class="_ _14"> </span>overloading<span class="_ _14"> </span>the<span class="_ _16"> </span>term<span class="_ _14"> </span>with<span class="_ _16"> </span>the<span class="_ _14"> </span>DRAM<span class="_ _16"> </span>storage<span class="_ _16"> </span>cell.<span class="_ _14"> </span>Circuit</div><div class="t m5 x34 h2b y2d2 ff7 fs1e fc2 sc0 ls0 ws0">designers<span class="_"> </span>tend<span class="_"> </span>to<span class="_ _10"> </span>refer<span class="_ _10"> </span>to<span class="_ _10"> </span>it<span class="_ _10"> </span>as<span class="_ _10"> </span>a<span class="_ _10"> </span>“word,<span class="_ _0"></span>”<span class="_"> </span>overloading<span class="_"> </span>the<span class="_ _10"> </span>term<span class="_ _10"> </span>with<span class="_ _10"> </span>a<span class="_ _10"> </span>word<span class="_ _10"> </span>of<span class="_ _11"> </span>main<span class="_"> </span>memory<span class="_ _3"></span>.<span class="_"> </span>T<span class="_ _3"></span>o<span class="_"> </span>avoid</div><div class="t m5 x34 h2b y2d3 ff7 fs1e fc2 sc0 ls0 ws0">confusion,<span class="_"> </span>we<span class="_"> </span>have<span class="_"> </span>adopted<span class="_"> </span>the<span class="_"> </span>unambiguous<span class="_"> </span>term<span class="_"> </span>“supercell.<span class="_ _1"></span>”</div><div class="t m5 x17 h2f y5260 ffe fs16 fc6 sc0 ls0 ws0">Figure<span class="_"> </span>6.3</div><div class="t m5 x17 h2f y5261 ffe fs16 fc1 sc0 ls0 ws0">High-level<span class="_ _14"> </span>view<span class="_ _15"> </span>of<span class="_ _14"> </span>a</div><div class="t m5 x17 h35 y5262 ffe fs16 fc1 sc0 ls0 ws0">128-bit<span class="_ _16"> </span>16<span class="_ _14"> </span><span class="ff12">×<span class="_ _16"> </span></span>8<span class="_ _14"> </span>DRAM</div><div class="t m5 x17 h2f y5263 ffe fs16 fc1 sc0 ls0 ws0">chip.</div><div class="t m5 xdd h3f y5264 ff74 fs27 fc1 sc0 ls0 ws0">Memory</div><div class="t m5 x143 h3f y5265 ff74 fs27 fc1 sc0 ls0 ws0">controller</div><div class="t m5 x39 h40 y5266 ff73 fs28 fc1 sc0 ls0 ws0">2</div><div class="t m5 x99 h40 y5267 ff73 fs28 fc1 sc0 ls0 ws0">addr</div><div class="t m5 x39 h40 y5268 ff73 fs28 fc1 sc0 ls0 ws0">8</div><div class="t m5 x99 h40 y5269 ff73 fs28 fc1 sc0 ls0 ws0">data</div><div class="t m5 xf0 h3f y526a ff74 fs27 fc1 sc0 ls0 ws0">(to CPU)</div><div class="t m5 x1c9 h3f y526b ff74 fs27 fc1 sc0 ls0 ws0">DRAM chip</div><div class="t m5 x1fd h3f y526c ff74 fs27 fc1 sc0 ls0 ws0">Cols</div><div class="t m5 x1a1 h3f y526d ff74 fs27 fc1 sc0 ls0 ws0">0</div><div class="t m5 x60 h3f y526e ff74 fs27 fc1 sc0 ls0 ws0">0</div><div class="t m5 x60 h3f y526f ff74 fs27 fc1 sc0 ls0 ws0">1</div><div class="t m5 x60 h3f y5270 ff74 fs27 fc1 sc0 ls0 ws0">2</div><div class="t m5 x60 h3f y5271 ff74 fs27 fc1 sc0 ls0 ws0">3</div><div class="t m5 x8d h3f y5272 ff74 fs27 fc1 sc0 ls229 ws0">123</div><div class="t m5 x236 h3f y5273 ff74 fs27 fc1 sc0 ls0 ws0">Supercell</div><div class="t m5 x14f h3f y5274 ff74 fs27 fc1 sc0 ls0 ws0">(2,1)</div><div class="t m5 x84 h3f y5275 ff74 fs27 fc1 sc0 ls0 ws0">Internal row buffer</div><div class="t m5 xfb h3f y5276 ff74 fs27 fc1 sc0 ls0 ws0">Rows</div><div class="t m5 x17 h26 y3af5 ff7 fs19 fc1 sc0 ls0 ws0">in<span class="_ _6"> </span>or<span class="_ _13"> </span>out<span class="_ _6"> </span>of<span class="_ _6"> </span>the<span class="_ _13"> </span>chip<span class="_ _1"></span>,<span class="_ _13"> </span>and<span class="_ _6"> </span>two<span class="_ _13"> </span><span class="ffd">addr<span class="_ _a"> </span></span>pins<span class="_ _13"> </span>that<span class="_ _6"> </span>carry<span class="_ _6"> </span>two-bit<span class="_ _13"> </span>row<span class="_ _6"> </span>and<span class="_ _13"> </span>column<span class="_ _a"> </span>supercell</div><div class="t m5 x17 h26 y3af6 ff7 fs19 fc1 sc0 ls0 ws0">addresses<span class="_ _1"></span>.<span class="_"> </span>Other<span class="_"> </span>pins<span class="_"> </span>that<span class="_"> </span>carry<span class="_"> </span>control<span class="_"> </span>information<span class="_"> </span>are<span class="_"> </span>not<span class="_"> </span>shown.</div><div class="t m5 x26 h26 y3af7 ff7 fs19 fc1 sc0 ls0 ws0">Each<span class="_ _f"> </span>DRAM<span class="_ _f"> </span>chip<span class="_ _f"> </span>is<span class="_ _f"> </span>connected<span class="_ _f"> </span>to<span class="_ _f"> </span>some<span class="_ _f"> </span>circuitry<span class="_ _3"></span>,<span class="_ _e"> </span>known<span class="_ _21"> </span>as<span class="_ _f"> </span>the<span class="_ _f"> </span><span class="ffa">memory</span></div><div class="t m5 x17 h26 y3af8 ffa fs19 fc1 sc0 ls0 ws0">controller<span class="_ _2"></span><span class="ff7">,<span class="_ _13"> </span>that<span class="_ _13"> </span>can<span class="_ _6"> </span>transfer<span class="_ _13"> </span><span class="ff11">w<span class="_ _10"> </span></span>bits<span class="_ _6"> </span>at<span class="_ _13"> </span>a<span class="_ _13"> </span>time<span class="_ _13"> </span>to<span class="_ _6"> </span>and<span class="_ _13"> </span>from<span class="_ _13"> </span>each<span class="_ _13"> </span>DRAM<span class="_ _13"> </span>chip<span class="_ _3"></span>.<span class="_ _13"> </span>T<span class="_ _3"></span>o<span class="_ _13"> </span>read</span></div><div class="t m5 x17 h26 y3af9 ff7 fs19 fc1 sc0 ls0 ws0">the<span class="_"> </span>contents<span class="_"> </span>of<span class="_"> </span>supercell<span class="_"> </span><span class="ff11 ls24">(i,<span class="_ _10"> </span>j<span class="_ _be"></span>)</span>,<span class="_"> </span>the<span class="_"> </span>memory<span class="_"> </span>controller<span class="_"> </span>sends<span class="_"> </span>the<span class="_ _11"> </span>row<span class="_"> </span>address<span class="_"> </span><span class="ff11">i<span class="_"> </span></span>to</div><div class="t m5 x17 h26 y3afa ff7 fs19 fc1 sc0 ls0 ws0">the<span class="_"> </span>DRAM,<span class="_"> </span>followed<span class="_"> </span>by<span class="_ _13"> </span>the<span class="_"> </span>column<span class="_"> </span>address<span class="_"> </span><span class="ff11">j<span class="_ _be"></span></span>.<span class="_"> </span>T<span class="_ _1"></span>he<span class="_"> </span>DRAM<span class="_"> </span>responds<span class="_"> </span>by<span class="_"> </span>sending</div><div class="t m5 x17 h26 y3afb ff7 fs19 fc1 sc0 ls0 ws0">the<span class="_"> </span>contents<span class="_ _11"> </span>of<span class="_ _11"> </span>supercell<span class="_"> </span><span class="ff11 ls24">(i,<span class="_ _10"> </span>j<span class="_ _be"></span>)<span class="_ _11"> </span></span>back<span class="_"> </span>to<span class="_ _11"> </span>the<span class="_"> </span>controller.<span class="_"> </span>The<span class="_"> </span>row<span class="_"> </span>address<span class="_ _11"> </span><span class="ff11">i<span class="_"> </span></span>is<span class="_"> </span>called</div><div class="t m5 x17 h26 y3afc ff7 fs19 fc1 sc0 ls0 ws0">a<span class="_"> </span><span class="ffa">RAS<span class="_ _13"> </span>(row<span class="_ _13"> </span>access<span class="_"> </span>strobe)<span class="_ _13"> </span>request<span class="_ _2"></span></span>.<span class="_"> </span>T<span class="_ _1"></span>he<span class="_"> </span>column<span class="_ _13"> </span>address<span class="_"> </span><span class="ff11">j<span class="_"> </span></span>is<span class="_ _13"> </span>called<span class="_"> </span>a<span class="_ _13"> </span><span class="ffa">CAS<span class="_ _13"> </span>(column</span></div><div class="t m5 x17 h26 y3afd ffa fs19 fc1 sc0 ls0 ws0">access<span class="_ _14"> </span>strobe)<span class="_ _15"> </span>request<span class="_ _2"></span><span class="ff7">.<span class="_ _15"> </span>Notice<span class="_ _15"> </span>that<span class="_ _15"> </span>the<span class="_ _14"> </span>RAS<span class="_ _15"> </span>and<span class="_ _15"> </span>CAS<span class="_ _14"> </span>requests<span class="_ _15"> </span>share<span class="_ _14"> </span>the<span class="_ _15"> </span>same</span></div><div class="t m5 x17 h26 y3afe ff7 fs19 fc1 sc0 ls0 ws0">DRAM<span class="_"> </span>address<span class="_"> </span>pins<span class="_ _1"></span>.</div><div class="t m5 x26 h46 y3aff ff7 fs19 fc1 sc0 ls0 ws0">F<span class="_ _1"></span>or<span class="_ _13"> </span>example<span class="_ _1"></span>,<span class="_ _13"> </span>to<span class="_ _13"> </span>read<span class="_ _13"> </span>supercell<span class="_ _13"> </span><span class="ff11">(</span>2<span class="ff11">,<span class="_ _13"> </span></span>1<span class="_ _0"></span><span class="ff11">)<span class="_ _13"> </span><span class="ff7">from<span class="_ _13"> </span>the<span class="_ _13"> </span>16<span class="_ _13"> </span><span class="ff12">×<span class="_ _13"></span></span>8<span class="_ _13"> </span>DRAM<span class="_ _13"> </span>in<span class="_ _6"> </span>Figure<span class="_ _13"> </span>6.3,<span class="_ _13"> </span>the</span></span></div><div class="t m5 x17 h26 y3b00 ff7 fs19 fc1 sc0 ls0 ws0">memory<span class="_ _16"> </span>controller<span class="_ _11"> </span>sends<span class="_ _16"> </span>row<span class="_ _16"> </span>address<span class="_ _16"> </span>2,<span class="_ _16"> </span>as<span class="_ _11"> </span>shown<span class="_ _16"> </span>in<span class="_ _16"> </span>F<span class="_ _1"></span>igure<span class="_ _16"> </span>6.4(a).<span class="_ _16"> </span>T<span class="_ _1"></span>he<span class="_ _16"> </span>DRAM</div><div class="t m5 x17 h26 y3b01 ff7 fs19 fc1 sc0 ls0 ws0">responds<span class="_ _13"> </span>by<span class="_ _13"> </span>copying<span class="_ _13"> </span>the<span class="_ _6"> </span>entire<span class="_ _13"> </span>contents<span class="_ _13"> </span>of<span class="_ _13"> </span>row<span class="_ _13"> </span>2<span class="_ _13"> </span>into<span class="_ _13"> </span>an<span class="_ _6"> </span>internal<span class="_ _13"> </span>row<span class="_ _13"> </span>buffer.<span class="_ _13"> </span>Next,</div><div class="t m5 x17 h26 y3b02 ff7 fs19 fc1 sc0 ls0 ws0">the<span class="_ _16"> </span>memory<span class="_ _14"> </span>controller<span class="_ _14"> </span>sends<span class="_ _14"> </span>column<span class="_ _16"> </span>address<span class="_ _14"> </span>1,<span class="_ _15"> </span>as<span class="_ _16"> </span>shown<span class="_ _14"> </span>in<span class="_ _14"> </span>F<span class="_ _1"></span>igure<span class="_ _14"> </span>6.4(b).<span class="_ _14"> </span>T<span class="_ _1"></span>he</div><div class="t m5 x17 h26 y3b03 ff7 fs19 fc1 sc0 ls0 ws0">DRAM<span class="_"> </span>responds<span class="_ _13"> </span>by<span class="_"> </span>copying<span class="_ _13"> </span>the<span class="_"> </span>8<span class="_ _13"> </span>bits<span class="_"> </span>in<span class="_"> </span>supercell<span class="_ _13"> </span><span class="ff11">(</span>2<span class="ff11">,<span class="_ _10"> </span></span>1<span class="_ _1"></span><span class="ff11">)<span class="_ _10"> </span><span class="ff7">from<span class="_ _13"> </span>the<span class="_"> </span>row<span class="_ _13"> </span>buffer<span class="_"> </span>and</span></span></div><div class="t m5 x17 h26 y3b04 ff7 fs19 fc1 sc0 ls0 ws0">sending<span class="_"> </span>them<span class="_"> </span>to<span class="_"> </span>the<span class="_"> </span>memory<span class="_"> </span>controller.</div><div class="t m5 x26 h26 y3b05 ff7 fs19 fc1 sc0 ls0 ws0">One<span class="_ _15"> </span>reason<span class="_ _21"> </span>circuit<span class="_ _21"> </span>designers<span class="_ _21"> </span>organize<span class="_ _21"> </span>DRAMs<span class="_ _15"> </span>as<span class="_ _21"> </span>two-dimensional<span class="_ _21"> </span>arrays</div><div class="t m5 x17 h26 y3b06 ff7 fs19 fc1 sc0 ls0 ws0">instead<span class="_ _11"> </span>of<span class="_ _16"> </span>linear<span class="_ _11"> </span>arrays<span class="_ _11"> </span>is<span class="_ _16"> </span>to<span class="_ _11"> </span>reduce<span class="_ _11"> </span>the<span class="_ _16"> </span>number<span class="_ _11"> </span>of<span class="_ _11"> </span>address<span class="_ _16"> </span>pins<span class="_ _11"> </span>on<span class="_ _11"> </span>the<span class="_ _16"> </span>chip<span class="_ _1"></span>.<span class="_ _16"> </span>F<span class="_ _3"></span>or</div><div class="t m5 x17 h26 y3b07 ff7 fs19 fc1 sc0 ls0 ws0">example<span class="_ _1"></span>,<span class="_ _14"> </span>if<span class="_ _14"> </span>our<span class="_ _16"> </span>example<span class="_ _14"> </span>128-bit<span class="_ _16"> </span>DRAM<span class="_ _14"> </span>were<span class="_ _16"> </span>organized<span class="_ _14"> </span>as<span class="_ _16"> </span>a<span class="_ _14"> </span>linear<span class="_ _16"> </span>array<span class="_ _14"> </span>of<span class="_ _16"> </span>16</div><div class="t m5 x17 h26 y3b08 ff7 fs19 fc1 sc0 ls0 ws0">supercells<span class="_ _15"> </span>with<span class="_ _15"> </span>addresses<span class="_ _15"> </span>0<span class="_ _21"> </span>to<span class="_ _15"> </span>15,<span class="_ _21"> </span>then<span class="_ _21"> </span>the<span class="_ _15"> </span>chip<span class="_ _15"> </span>would<span class="_ _15"> </span>need<span class="_ _21"> </span>four<span class="_ _15"> </span>address<span class="_ _15"> </span>pins</div><div class="t m5 x17 h26 y3b09 ff7 fs19 fc1 sc0 ls0 ws0">instead<span class="_ _15"> </span>of<span class="_ _15"> </span>two<span class="_ _1"></span>.<span class="_ _15"> </span>T<span class="_ _0"></span>he<span class="_ _15"> </span>disadvantage<span class="_ _15"> </span>of<span class="_ _15"> </span>the<span class="_ _15"> </span>two-dimensional<span class="_ _15"> </span>array<span class="_ _14"> </span>organization<span class="_ _15"> </span>is</div><div class="t m5 x17 h26 y3b0a ff7 fs19 fc1 sc0 ls0 ws0">that<span class="_"> </span>addresses<span class="_"> </span>must<span class="_"> </span>be<span class="_"> </span>sent<span class="_"> </span>in<span class="_"> </span>two<span class="_"> </span>distinct<span class="_"> </span>steps<span class="_ _1"></span>,<span class="_"> </span>which<span class="_"> </span>increases<span class="_"> </span>the<span class="_"> </span>access<span class="_"> </span>time<span class="_ _1"></span>.</div></div><div class="pi" data-data='{"ctm":[2.000000,0.000000,0.000000,2.000000,0.000000,0.000000]}'></div></div>
