$date
	Sat Dec 31 22:54:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq_detector_tb $end
$var wire 1 ! match $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var parameter 3 * S5 $end
$var parameter 3 + S6 $end
$var reg 1 ! match $end
$var reg 3 , next_state [2:0] $end
$var reg 3 - state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 +
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 -
b1 ,
1$
1#
0"
0!
$end
#5
b1 ,
b1 -
0$
1"
#10
b100 ,
0"
0#
#15
b110 ,
b100 -
1"
#20
b11 ,
0"
1#
#25
b101 ,
b11 -
1"
#30
b100 ,
0"
0#
#35
b110 ,
b100 -
1"
#40
0"
#45
b10 ,
b110 -
1"
#50
1!
b0 ,
0"
1#
#55
b1 ,
0!
b0 -
1"
#60
b10 ,
0"
0#
#65
b10 ,
b10 -
1"
#70
b11 ,
0"
1#
#75
b101 ,
b11 -
1"
#80
0"
#85
b1 ,
b101 -
1"
#90
1!
b0 ,
0"
0#
#95
b10 ,
0!
b0 -
1"
#100
b1 ,
0"
1#
#105
b1 ,
b1 -
1"
#110
0"
#115
1"
#120
b100 ,
0"
0#
#125
b110 ,
b100 -
1"
#130
0"
#135
b10 ,
b110 -
1"
#140
1!
b0 ,
0"
1#
#145
b1 ,
0!
b0 -
1"
#150
0"
#155
b1 ,
b1 -
1"
#160
b100 ,
0"
0#
#165
b110 ,
b100 -
1"
#170
b11 ,
0"
1#
#175
b101 ,
b11 -
1"
#180
0"
#185
b1 ,
b101 -
1"
#190
0"
#195
b1 ,
b1 -
1"
#200
0"
