// Seed: 1082534535
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  id_6(
      .id_0(-1), .id_1(id_2), .id_2(1'b0), .id_3(1), .id_4(1 - 1), .id_5(1)
  );
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2
);
  module_0(
      id_0, id_2, id_1, id_0, id_1
  );
  assign id_2 = 1;
  assign id_2 = id_1;
  wire id_4;
endmodule
