m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/simulation
vclock_divider
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1612691886
!i10b 1
!s100 ckoag8JD=anG`@:dOA=R:0
!s11b _I]4KYIEeIzfg5ES9AjPY2
I`F@odT5d9TSNBAD?jjmTY0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1612691347
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v
L0 1
Z4 OW;L;2019.2;69
r1
!s85 0
31
Z5 !s108 1612691886.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/clock_divider.v|
!s101 -O0
!i113 1
Z6 o-sv -work presynth -O0
Z7 tCvgOpt 0
vconfig_sccb
R1
R2
!i10b 1
!s100 4URca5F9XoJUD0U5:zgF[1
!s11b 9]L]]XON59J5?7J;NCTR;3
IRL<B__oQR9JoEX?@M;@_o1
R3
S1
R0
w1612684815
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/config_sccb.v|
!s101 -O0
!i113 1
R6
R7
vCoreSCCB
R1
R2
!i10b 1
!s100 _MUWG0ICo:jOOlc8ZizGZ1
!s11b Eoh=I=EPSoZ3keLjn:1>_1
I>?HAkFdY35RYze`lFP:;f3
R3
S1
R0
w1612691865
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/hdl/CoreSCCB.v|
!s101 -O0
!i113 1
R6
R7
n@core@s@c@c@b
vFCCC_C0
R1
R2
!i10b 1
!s100 1U7ZF>TG2e^DW7Yi4oEhS0
!s11b f2j83^I44gT:YSXQahkj20
I6FD>NznnJn2jFRMHF@Cd?3
R3
S1
R0
Z8 w1612478256
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v
L0 9
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0.v|
!s101 -O0
!i113 1
R6
R7
n@f@c@c@c_@c0
vFCCC_C0_FCCC_C0_0_FCCC
R1
R2
!i10b 1
!s100 Lge<^7:EMS`5>35`5h;FW1
!s11b aY:G=jbY3dbOn4cQe6`2Y1
IU4]8lEJ9K6=QCoC]HTh821
R3
S1
R0
R8
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v|
!s101 -O0
!i113 1
R6
R7
n@f@c@c@c_@c0_@f@c@c@c_@c0_0_@f@c@c@c
vOSC_C0
R1
R2
!i10b 1
!s100 l2mPS9`Z:o9?OmWnPiX]a1
!s11b n]BCCZ[P8Ej8JQLSI401m2
I7X8[;iCIfJZ5ROiCZL@om1
R3
S1
R0
Z9 w1611827248
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v
L0 9
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0.v|
!s101 -O0
!i113 1
R6
R7
n@o@s@c_@c0
vOSC_C0_OSC_C0_0_OSC
R1
R2
!i10b 1
!s100 bzQ21`e4Jjl=^dzOmcOZX2
!s11b iTL;]@TbB_IXiXMEMem]a0
IX3D<518EL?T>S8OZikYJ<2
R3
S1
R0
R9
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.v|
!s101 -O0
!i113 1
R6
R7
n@o@s@c_@c0_@o@s@c_@c0_0_@o@s@c
vSCCB
R1
!s110 1612245539
!i10b 1
!s100 zDLz4X0`77Ham55Rk?`N<1
!s11b WkmjXi:`?fLMcI?CkDRMF0
IPom1QPU2GSXHUVIjh7[Qm3
R3
S1
R0
w1612236276
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v
L0 9
R4
r1
!s85 0
31
!s108 1612245539.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/SCCB/SCCB.v|
!s101 -O0
!i113 1
R6
R7
n@s@c@c@b
vsccb_design
R1
R2
!i10b 1
!s100 akBgEU]FQXN;JemkeSB@K1
!s11b clTg@WMiM`zCH@g:_`Yi:1
IDKZWg1D0IU;3hnK0H4Ozg2
R3
S1
R0
w1612684952
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v
L0 9
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/sccb_design/sccb_design.v|
!s101 -O0
!i113 1
R6
R7
vtb
R1
!s110 1612240706
!i10b 1
!s100 M>dm?`he0GIXR?O1]D=lz0
!s11b jC]0:h_d[kB;JNj7^LcQY1
I@EdlLUKVXkRmozmH2>]<>0
R3
S1
R0
w1612236281
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v
L0 9
R4
r1
!s85 0
31
!s108 1612240706.000000
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v|
!s90 -reportprogress|300|+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb/tb.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/component/work/tb -sv -work presynth -O0
R7
vtestbench
R1
R2
!i10b 1
!s100 2Q>5<=[1LkTiak=gfoZ<a3
!s11b ZlG[gRJOl2W9:4OWSJgg61
IG?ORV5U]NmGWkEIT9dPgW3
R3
S1
R0
w1612690106
8C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v
FC:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus|-sv|-work|presynth|C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus/testbench.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/SCCB_Testing/sccb_fpga_design/sccb_fpga_design/stimulus -sv -work presynth -O0
R7
