<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p978" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_978{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_978{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_978{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_978{left:95px;bottom:1088px;}
#t5_978{left:121px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_978{left:121px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t7_978{left:95px;bottom:1046px;}
#t8_978{left:121px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_978{left:95px;bottom:1022px;}
#ta_978{left:121px;bottom:1022px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tb_978{left:69px;bottom:996px;}
#tc_978{left:95px;bottom:999px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#td_978{left:95px;bottom:982px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#te_978{left:69px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_978{left:69px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tg_978{left:69px;bottom:882px;letter-spacing:0.13px;}
#th_978{left:151px;bottom:882px;letter-spacing:0.15px;word-spacing:0.01px;}
#ti_978{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tj_978{left:829px;bottom:865px;}
#tk_978{left:69px;bottom:842px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tl_978{left:69px;bottom:825px;letter-spacing:-0.18px;}
#tm_978{left:129px;bottom:832px;}
#tn_978{left:141px;bottom:825px;letter-spacing:-0.24px;word-spacing:-0.4px;}
#to_978{left:69px;bottom:766px;letter-spacing:0.13px;}
#tp_978{left:151px;bottom:766px;letter-spacing:0.15px;word-spacing:0.01px;}
#tq_978{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tr_978{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ts_978{left:764px;bottom:732px;}
#tt_978{left:69px;bottom:699px;}
#tu_978{left:95px;bottom:703px;letter-spacing:-0.15px;}
#tv_978{left:142px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tw_978{left:95px;bottom:686px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tx_978{left:69px;bottom:660px;}
#ty_978{left:95px;bottom:663px;letter-spacing:-0.17px;}
#tz_978{left:154px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t10_978{left:95px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_978{left:95px;bottom:622px;}
#t12_978{left:121px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_978{left:121px;bottom:605px;letter-spacing:-0.14px;}
#t14_978{left:95px;bottom:580px;}
#t15_978{left:121px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t16_978{left:69px;bottom:554px;}
#t17_978{left:95px;bottom:558px;letter-spacing:-0.17px;}
#t18_978{left:154px;bottom:558px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t19_978{left:95px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_978{left:95px;bottom:516px;}
#t1b_978{left:121px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_978{left:121px;bottom:499px;letter-spacing:-0.14px;}
#t1d_978{left:95px;bottom:475px;}
#t1e_978{left:121px;bottom:475px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1f_978{left:69px;bottom:449px;}
#t1g_978{left:95px;bottom:452px;letter-spacing:-0.2px;word-spacing:-0.47px;}
#t1h_978{left:257px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_978{left:95px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_978{left:95px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1k_978{left:69px;bottom:392px;}
#t1l_978{left:95px;bottom:396px;letter-spacing:-0.14px;}
#t1m_978{left:134px;bottom:396px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1n_978{left:69px;bottom:369px;}
#t1o_978{left:95px;bottom:373px;letter-spacing:-0.19px;word-spacing:-1.02px;}
#t1p_978{left:596px;bottom:373px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1q_978{left:95px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_978{left:95px;bottom:339px;letter-spacing:-0.13px;}
#t1s_978{left:95px;bottom:315px;}
#t1t_978{left:121px;bottom:315px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1u_978{left:69px;bottom:243px;letter-spacing:-0.16px;}
#t1v_978{left:91px;bottom:243px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#t1w_978{left:91px;bottom:226px;letter-spacing:-0.12px;}
#t1x_978{left:69px;bottom:204px;letter-spacing:-0.11px;}
#t1y_978{left:91px;bottom:204px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#t1z_978{left:91px;bottom:188px;letter-spacing:-0.12px;}
#t20_978{left:69px;bottom:166px;letter-spacing:-0.16px;}
#t21_978{left:91px;bottom:166px;letter-spacing:-0.12px;}
#t22_978{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t23_978{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t24_978{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_978{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_978{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_978{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_978{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_978{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_978{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_978{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_978{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts978" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg978Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg978" style="-webkit-user-select: none;"><object width="935" height="1210" data="978/978.svg" type="image/svg+xml" id="pdf978" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_978" class="t s1_978">26-2 </span><span id="t2_978" class="t s1_978">Vol. 3C </span>
<span id="t3_978" class="t s2_978">VMX NON-ROOT OPERATION </span>
<span id="t4_978" class="t s3_978">— </span><span id="t5_978" class="t s3_978">A general-protection fault due to the relevant segment (ES for INS; DS for OUTS unless overridden by an </span>
<span id="t6_978" class="t s3_978">instruction prefix) being unusable </span>
<span id="t7_978" class="t s3_978">— </span><span id="t8_978" class="t s3_978">A general-protection fault due to an offset beyond the limit of the relevant segment </span>
<span id="t9_978" class="t s3_978">— </span><span id="ta_978" class="t s3_978">An alignment-check exception </span>
<span id="tb_978" class="t s4_978">• </span><span id="tc_978" class="t s3_978">Fault-like VM exits have priority over exceptions other than those mentioned above. For example, RDMSR of a </span>
<span id="td_978" class="t s3_978">non-existent MSR with CPL = 0 generates a VM exit and not a general-protection exception. </span>
<span id="te_978" class="t s3_978">When Section 26.1.2 or Section 26.1.3 (below) identify an instruction execution that may lead to a VM exit, it is </span>
<span id="tf_978" class="t s3_978">assumed that the instruction does not incur a fault that takes priority over a VM exit. </span>
<span id="tg_978" class="t s5_978">26.1.2 </span><span id="th_978" class="t s5_978">Instructions That Cause VM Exits Unconditionally </span>
<span id="ti_978" class="t s3_978">The following instructions cause VM exits when they are executed in VMX non-root operation: CPUID, GETSEC, </span>
<span id="tj_978" class="t s6_978">1 </span>
<span id="tk_978" class="t s3_978">INVD, and XSETBV. This is also true of instructions introduced with VMX, which include: INVEPT, INVVPID, </span>
<span id="tl_978" class="t s3_978">VMCALL, </span>
<span id="tm_978" class="t s6_978">2 </span>
<span id="tn_978" class="t s3_978">VMCLEAR, VMLAUNCH, VMPTRLD, VMPTRST, VMRESUME, VMXOFF, and VMXON. </span>
<span id="to_978" class="t s5_978">26.1.3 </span><span id="tp_978" class="t s5_978">Instructions That Cause VM Exits Conditionally </span>
<span id="tq_978" class="t s3_978">Certain instructions cause VM exits in VMX non-root operation depending on the setting of the VM-execution </span>
<span id="tr_978" class="t s3_978">controls. The following instructions can cause “fault-like” VM exits based on the conditions described: </span>
<span id="ts_978" class="t s6_978">3 </span>
<span id="tt_978" class="t s4_978">• </span><span id="tu_978" class="t s7_978">CLTS. </span><span id="tv_978" class="t s3_978">The CLTS instruction causes a VM exit if the bits in position 3 (corresponding to CR0.TS) are set in both </span>
<span id="tw_978" class="t s3_978">the CR0 guest/host mask and the CR0 read shadow. </span>
<span id="tx_978" class="t s4_978">• </span><span id="ty_978" class="t s7_978">ENCLS. </span><span id="tz_978" class="t s3_978">The ENCLS instruction causes a VM exit if the “enable ENCLS exiting” VM-execution control is 1 and </span>
<span id="t10_978" class="t s3_978">one of the following is true: </span>
<span id="t11_978" class="t s3_978">— </span><span id="t12_978" class="t s3_978">The value of EAX is less than 63 and the corresponding bit in the ENCLS-exiting bitmap is 1 (see Section </span>
<span id="t13_978" class="t s3_978">25.6.16). </span>
<span id="t14_978" class="t s3_978">— </span><span id="t15_978" class="t s3_978">The value of EAX is greater than or equal to 63 and bit 63 in the ENCLS-exiting bitmap is 1. </span>
<span id="t16_978" class="t s4_978">• </span><span id="t17_978" class="t s7_978">ENCLV. </span><span id="t18_978" class="t s3_978">The ENCLV instruction causes a VM exit if the “enable ENCLV exiting” VM-execution control is 1 and </span>
<span id="t19_978" class="t s3_978">one of the following is true: </span>
<span id="t1a_978" class="t s3_978">— </span><span id="t1b_978" class="t s3_978">The value of EAX is less than 63 and the corresponding bit in the ENCLV-exiting bitmap is 1 (see Section </span>
<span id="t1c_978" class="t s3_978">25.6.17). </span>
<span id="t1d_978" class="t s3_978">— </span><span id="t1e_978" class="t s3_978">The value of EAX is greater than or equal to 63 and bit 63 in the ENCLV-exiting bitmap is 1. </span>
<span id="t1f_978" class="t s4_978">• </span><span id="t1g_978" class="t s7_978">ENQCMD, ENQCMDS. </span><span id="t1h_978" class="t s3_978">The behavior of each of these instructions is determined by the setting of the “PASID </span>
<span id="t1i_978" class="t s3_978">translation” VM-execution control. If that control is 0, the instruction executes normally. If the control is 1, </span>
<span id="t1j_978" class="t s3_978">instruction behavior is modified and may cause a VM exit. See Section 26.5.8. </span>
<span id="t1k_978" class="t s4_978">• </span><span id="t1l_978" class="t s7_978">HLT. </span><span id="t1m_978" class="t s3_978">The HLT instruction causes a VM exit if the “HLT exiting” VM-execution control is 1. </span>
<span id="t1n_978" class="t s4_978">• </span><span id="t1o_978" class="t s7_978">IN, INS/INSB/INSW/INSD, OUT, OUTS/OUTSB/OUTSW/OUTSD. </span><span id="t1p_978" class="t s3_978">The behavior of each of these instruc- </span>
<span id="t1q_978" class="t s3_978">tions is determined by the settings of the “unconditional I/O exiting” and “use I/O bitmaps” VM-execution </span>
<span id="t1r_978" class="t s3_978">controls: </span>
<span id="t1s_978" class="t s3_978">— </span><span id="t1t_978" class="t s3_978">If both controls are 0, the instruction executes normally. </span>
<span id="t1u_978" class="t s8_978">1. </span><span id="t1v_978" class="t s8_978">An execution of GETSEC in VMX non-root operation causes a VM exit if CR4.SMXE[Bit 14] = 1 regardless of the value of CPL or RAX. </span>
<span id="t1w_978" class="t s8_978">An execution of GETSEC causes an invalid-opcode exception (#UD) if CR4.SMXE[Bit 14] = 0. </span>
<span id="t1x_978" class="t s8_978">2. </span><span id="t1y_978" class="t s8_978">Under the dual-monitor treatment of SMIs and SMM, executions of VMCALL cause SMM VM exits in VMX root operation outside SMM. </span>
<span id="t1z_978" class="t s8_978">See Section 32.15.2. </span>
<span id="t20_978" class="t s8_978">3. </span><span id="t21_978" class="t s8_978">Items in this section may refer to secondary processor-based VM-execution controls and tertiary processor-based VM-execution </span>
<span id="t22_978" class="t s8_978">controls. If bit 31 of the primary processor-based VM-execution controls is 0, VMX non-root operation functions as if the secondary </span>
<span id="t23_978" class="t s8_978">processor-based VM-execution controls were all 0; similarly, if bit 17 of the primary processor-based VM-execution controls is 0, </span>
<span id="t24_978" class="t s8_978">VMX non-root operation functions as if the tertiary processor-based VM-execution controls were all 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
