This/DT article/NN proposes/VBZ the/DT use/NN of/IN Vector/NNP Symbolic/NNP Architectures/NNPS for/IN implementing/VBG Hierarchical/NNP Graph/NNP Neuron/NNP ,/, an/DT architecture/NN for/IN memorizing/VBG patterns/NNS of/IN generic/JJ sensor/NN stimuli/NNS ./.
The/DT adoption/NN of/IN a/DT Vector/NNP Symbolic/NNP representation/NN ensures/VBZ a/DT one/CD -/HYPH layered/VBN design/NN for/IN the/DT approach/NN ,/, while/IN maintaining/VBG the/DT previously/RB reported/VBN properties/NNS and/CC performance/NN characteristics/NNS of/IN Hierarchical/JJ Graph/NN Neuron/NNP ,/, and/CC also/RB improving/VBG the/DT noise/NN resistance/NN of/IN the/DT architecture/NN ./.
The/DT proposed/VBN architecture/NN enables/VBZ a/DT linear/JJ (/-LRB- with/IN respect/NN to/IN the/DT number/NN of/IN stored/VBN entries/NNS )/-RRB- time/NN search/NN for/IN an/DT arbitrary/JJ sub-pattern/NN ./.
