

================================================================
== Vitis HLS Report for 'uz_FOC_SpaceVector_Limitation_1'
================================================================
* Date:           Wed Jun 29 10:55:53 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FOC_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       69| 0.300 us | 0.690 us |   30|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 173
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 102 31 103 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 67 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 102 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 139 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 102 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 102 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%u_input_Volts_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %u_input_Volts_1" [foc/uz_space_vector_limitation.c:25]   --->   Operation 174 'read' 'u_input_Volts_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%u_input_Volts_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %u_input_Volts_0" [foc/uz_space_vector_limitation.c:25]   --->   Operation 175 'read' 'u_input_Volts_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [16/16] (3.31ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 176 'call' 'tmp' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 177 [16/16] (3.31ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 177 'call' 'tmp_1' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 178 [15/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 178 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 179 [15/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 179 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 180 [14/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 180 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 181 [14/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 181 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 182 [13/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 182 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 183 [13/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 183 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 184 [12/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 184 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 185 [12/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 185 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 186 [11/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 186 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 187 [11/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 187 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 188 [10/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 188 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 189 [10/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 189 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 190 [9/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 190 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [9/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 191 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 192 [8/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 192 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 193 [8/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 193 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 194 [7/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 194 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 195 [7/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 195 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 196 [6/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 196 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 197 [6/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 197 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 198 [5/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 198 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 199 [5/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 199 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 200 [4/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 200 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 201 [4/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 201 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 202 [3/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 202 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 203 [3/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 203 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 204 [2/16] (7.30ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 204 'call' 'tmp' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 205 [2/16] (7.30ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 205 'call' 'tmp_1' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.09>
ST_16 : Operation 206 [1/16] (4.09ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %u_input_Volts_0_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 206 'call' 'tmp' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 207 [1/16] (4.09ns)   --->   "%tmp_1 = call i32 @pow_generic<float>, i32 %u_input_Volts_1_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 207 'call' 'tmp_1' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 208 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [foc/uz_space_vector_limitation.c:26]   --->   Operation 208 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 209 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [foc/uz_space_vector_limitation.c:26]   --->   Operation 209 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 210 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [foc/uz_space_vector_limitation.c:26]   --->   Operation 210 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%V_dc_volts_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %V_dc_volts" [foc/uz_space_vector_limitation.c:25]   --->   Operation 211 'read' 'V_dc_volts_read' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [9/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 212 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %tmp_1" [foc/uz_space_vector_limitation.c:26]   --->   Operation 213 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 214 [8/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 214 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [8/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:26]   --->   Operation 215 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 216 [7/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 216 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [7/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:26]   --->   Operation 217 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 218 [6/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 218 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [6/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:26]   --->   Operation 219 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 220 [5/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 220 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 221 [5/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:26]   --->   Operation 221 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 222 [4/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 222 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [4/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:26]   --->   Operation 223 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 224 [3/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 224 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 225 [3/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:26]   --->   Operation 225 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.05>
ST_27 : Operation 226 [2/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 226 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 227 [2/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:26]   --->   Operation 227 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.05>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%i_actual_Ampere_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_actual_Ampere_1" [foc/uz_space_vector_limitation.c:25]   --->   Operation 228 'read' 'i_actual_Ampere_1_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%omega_el_rad_per_sec_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %omega_el_rad_per_sec" [foc/uz_space_vector_limitation.c:25]   --->   Operation 229 'read' 'omega_el_rad_per_sec_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 230 [1/9] (7.05ns)   --->   "%U_SV_max = fdiv i32 %V_dc_volts_read, i32" [foc/uz_space_vector_limitation.c:25]   --->   Operation 230 'fdiv' 'U_SV_max' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 231 [1/8] (6.57ns)   --->   "%U_SV_abs = fsqrt i32 @llvm.sqrt.f32, i32 %add" [foc/uz_space_vector_limitation.c:26]   --->   Operation 231 'fsqrt' 'U_SV_abs' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %omega_el_rad_per_sec_read" [foc/uz_signals.c:35]   --->   Operation 232 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 233 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [foc/uz_signals.c:35]   --->   Operation 234 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_33, i8" [foc/uz_signals.c:35]   --->   Operation 235 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 236 [1/1] (1.05ns)   --->   "%icmp_ln35_8 = icmp_eq  i23 %trunc_ln35, i23" [foc/uz_signals.c:35]   --->   Operation 236 'icmp' 'icmp_ln35_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 237 [1/1] (0.28ns)   --->   "%or_ln35 = or i1 %icmp_ln35_8, i1 %icmp_ln35" [foc/uz_signals.c:35]   --->   Operation 237 'or' 'or_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 238 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 238 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 239 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 239 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 240 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 240 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i32 %i_actual_Ampere_1_read" [foc/uz_signals.c:35]   --->   Operation 241 'bitcast' 'bitcast_ln35_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_4, i32, i32" [foc/uz_signals.c:35]   --->   Operation 242 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i32 %bitcast_ln35_4" [foc/uz_signals.c:35]   --->   Operation 243 'trunc' 'trunc_ln35_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 244 [1/1] (0.84ns)   --->   "%icmp_ln35_9 = icmp_ne  i8 %tmp_36, i8" [foc/uz_signals.c:35]   --->   Operation 244 'icmp' 'icmp_ln35_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 245 [1/1] (1.05ns)   --->   "%icmp_ln35_10 = icmp_eq  i23 %trunc_ln35_4, i23" [foc/uz_signals.c:35]   --->   Operation 245 'icmp' 'icmp_ln35_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 246 [1/1] (0.28ns)   --->   "%or_ln35_4 = or i1 %icmp_ln35_10, i1 %icmp_ln35_9" [foc/uz_signals.c:35]   --->   Operation 246 'or' 'or_ln35_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 247 [2/2] (2.78ns)   --->   "%tmp_37 = fcmp_olt  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 247 'fcmp' 'tmp_37' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 248 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 248 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 249 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.01>
ST_29 : Operation 250 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_olt  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 250 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_34" [foc/uz_signals.c:35]   --->   Operation 251 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%select_ln35 = select i1 %and_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 252 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 253 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 253 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 254 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %omega_el_rad_per_sec_read, i32" [foc/uz_signals.c:35]   --->   Operation 254 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 255 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 256 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 257 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35_8 = and i1 %or_ln35, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 258 'and' 'and_ln35_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign = select i1 %and_ln35_8, i32 %select_ln35, i32" [foc/uz_signals.c:35]   --->   Operation 259 'select' 'sign' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 260 [1/2] (2.78ns)   --->   "%tmp_37 = fcmp_olt  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 260 'fcmp' 'tmp_37' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%and_ln35_9 = and i1 %or_ln35_4, i1 %tmp_37" [foc/uz_signals.c:35]   --->   Operation 261 'and' 'and_ln35_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%select_ln35_2 = select i1 %and_ln35_9, i32, i32" [foc/uz_signals.c:35]   --->   Operation 262 'select' 'select_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 263 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 263 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 264 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %i_actual_Ampere_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 264 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 265 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 266 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 267 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node sign_4)   --->   "%and_ln35_10 = and i1 %or_ln35_4, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 268 'and' 'and_ln35_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_4 = select i1 %and_ln35_10, i32 %select_ln35_2, i32" [foc/uz_signals.c:35]   --->   Operation 269 'select' 'sign_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %sign" [foc/uz_space_vector_limitation.c:27]   --->   Operation 270 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32, i32" [foc/uz_space_vector_limitation.c:27]   --->   Operation 271 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [foc/uz_space_vector_limitation.c:27]   --->   Operation 272 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %sign_4" [foc/uz_space_vector_limitation.c:27]   --->   Operation 273 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_1, i32, i32" [foc/uz_space_vector_limitation.c:27]   --->   Operation 274 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i32 %bitcast_ln27_1" [foc/uz_space_vector_limitation.c:27]   --->   Operation 275 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 276 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_39, i8" [foc/uz_space_vector_limitation.c:27]   --->   Operation 276 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 277 [1/1] (1.05ns)   --->   "%icmp_ln27_1 = icmp_eq  i23 %trunc_ln27, i23" [foc/uz_space_vector_limitation.c:27]   --->   Operation 277 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 278 [1/1] (0.84ns)   --->   "%icmp_ln27_2 = icmp_ne  i8 %tmp_40, i8" [foc/uz_space_vector_limitation.c:27]   --->   Operation 278 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 279 [1/1] (1.05ns)   --->   "%icmp_ln27_3 = icmp_eq  i23 %trunc_ln27_1, i23" [foc/uz_space_vector_limitation.c:27]   --->   Operation 279 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 280 [2/2] (2.78ns)   --->   "%tmp_41 = fcmp_oeq  i32 %sign, i32 %sign_4" [foc/uz_space_vector_limitation.c:27]   --->   Operation 280 'fcmp' 'tmp_41' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %U_SV_abs" [foc/uz_space_vector_limitation.c:29]   --->   Operation 281 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29, i32, i32" [foc/uz_space_vector_limitation.c:29]   --->   Operation 282 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29" [foc/uz_space_vector_limitation.c:29]   --->   Operation 283 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 284 [1/1] (0.84ns)   --->   "%icmp_ln29 = icmp_ne  i8 %tmp_42, i8" [foc/uz_space_vector_limitation.c:29]   --->   Operation 284 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 285 [1/1] (1.05ns)   --->   "%icmp_ln29_1 = icmp_eq  i23 %trunc_ln29, i23" [foc/uz_space_vector_limitation.c:29]   --->   Operation 285 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 286 [2/2] (2.78ns)   --->   "%tmp_44 = fcmp_ogt  i32 %U_SV_abs, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:29]   --->   Operation 286 'fcmp' 'tmp_44' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%p_read_1 = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %p_read" [foc/uz_space_vector_limitation.c:25]   --->   Operation 287 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node if_omega_equal_q_current)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [foc/uz_space_vector_limitation.c:27]   --->   Operation 288 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node if_omega_equal_q_current)   --->   "%or_ln27_1 = or i1 %icmp_ln27_3, i1 %icmp_ln27_2" [foc/uz_space_vector_limitation.c:27]   --->   Operation 289 'or' 'or_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node if_omega_equal_q_current)   --->   "%and_ln27 = and i1 %or_ln27, i1 %or_ln27_1" [foc/uz_space_vector_limitation.c:27]   --->   Operation 290 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 291 [1/2] (2.78ns)   --->   "%tmp_41 = fcmp_oeq  i32 %sign, i32 %sign_4" [foc/uz_space_vector_limitation.c:27]   --->   Operation 291 'fcmp' 'tmp_41' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 292 [1/1] (0.28ns) (out node of the LUT)   --->   "%if_omega_equal_q_current = and i1 %and_ln27, i1 %tmp_41" [foc/uz_space_vector_limitation.c:27]   --->   Operation 292 'and' 'if_omega_equal_q_current' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %U_SV_max" [foc/uz_space_vector_limitation.c:29]   --->   Operation 293 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_1, i32, i32" [foc/uz_space_vector_limitation.c:29]   --->   Operation 294 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1" [foc/uz_space_vector_limitation.c:29]   --->   Operation 295 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, i1 %icmp_ln29" [foc/uz_space_vector_limitation.c:29]   --->   Operation 296 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 297 [1/1] (0.84ns)   --->   "%icmp_ln29_2 = icmp_ne  i8 %tmp_43, i8" [foc/uz_space_vector_limitation.c:29]   --->   Operation 297 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [1/1] (1.05ns)   --->   "%icmp_ln29_3 = icmp_eq  i23 %trunc_ln29_1, i23" [foc/uz_space_vector_limitation.c:29]   --->   Operation 298 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, i1 %icmp_ln29_2" [foc/uz_space_vector_limitation.c:29]   --->   Operation 299 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, i1 %or_ln29_1" [foc/uz_space_vector_limitation.c:29]   --->   Operation 300 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 301 [1/2] (2.78ns)   --->   "%tmp_44 = fcmp_ogt  i32 %U_SV_abs, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:29]   --->   Operation 301 'fcmp' 'tmp_44' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 302 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, i1 %tmp_44" [foc/uz_space_vector_limitation.c:29]   --->   Operation 302 'and' 'and_ln29_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i232 @_ssdm_op_PartSelect.i232.i256.i32.i32, i256 %p_read_1, i32, i32" [foc/uz_space_vector_limitation.c:31]   --->   Operation 303 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i256 %p_read_1" [foc/uz_space_vector_limitation.c:31]   --->   Operation 304 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 305 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i232.i8.i16, i232 %tmp_5, i8, i16 %trunc_ln31" [foc/uz_space_vector_limitation.c:31]   --->   Operation 305 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 306 [1/1] (0.69ns)   --->   "%br_ln29 = br i1 %and_ln29_1, void %uz_limit_dq_prio_d_axis.exit, void" [foc/uz_space_vector_limitation.c:29]   --->   Operation 306 'br' 'br_ln29' <Predicate = true> <Delay = 0.69>
ST_30 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln31 = or i256 %and_ln, i256" [foc/uz_space_vector_limitation.c:31]   --->   Operation 307 'or' 'or_ln31' <Predicate = (and_ln29_1)> <Delay = 0.00>
ST_30 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %if_omega_equal_q_current, void, void" [foc/uz_space_vector_limitation.c:32]   --->   Operation 308 'br' 'br_ln32' <Predicate = (and_ln29_1)> <Delay = 0.00>
ST_30 : Operation 309 [3/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:59]   --->   Operation 309 'fmul' 'mul_i1' <Predicate = (and_ln29_1 & !if_omega_equal_q_current)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 310 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:47]   --->   Operation 310 'fmul' 'mul_i' <Predicate = (and_ln29_1 & if_omega_equal_q_current)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 311 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:59]   --->   Operation 311 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 312 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:59]   --->   Operation 312 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.78>
ST_33 : Operation 313 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast i32 %u_input_Volts_1_read" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:311]   --->   Operation 313 'bitcast' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %p_Val2_1"   --->   Operation 314 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i31 %p_Result_1"   --->   Operation 315 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.00ns)   --->   "%bitcast_ln350_1 = bitcast i32 %zext_ln368_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350]   --->   Operation 316 'bitcast' 'bitcast_ln350_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_1, i32, i32" [foc/uz_space_vector_limitation.c:59]   --->   Operation 317 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %p_Val2_1" [foc/uz_space_vector_limitation.c:59]   --->   Operation 318 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %mul_i1" [foc/uz_space_vector_limitation.c:59]   --->   Operation 319 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59, i32, i32" [foc/uz_space_vector_limitation.c:59]   --->   Operation 320 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i32 %bitcast_ln59" [foc/uz_space_vector_limitation.c:59]   --->   Operation 321 'trunc' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 322 [1/1] (0.84ns)   --->   "%icmp_ln59 = icmp_ne  i8 %tmp_51, i8" [foc/uz_space_vector_limitation.c:59]   --->   Operation 322 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 323 [1/1] (1.05ns)   --->   "%icmp_ln59_1 = icmp_eq  i23 %trunc_ln59, i23" [foc/uz_space_vector_limitation.c:59]   --->   Operation 323 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 324 [1/1] (0.84ns)   --->   "%icmp_ln59_2 = icmp_ne  i8 %tmp_52, i8" [foc/uz_space_vector_limitation.c:59]   --->   Operation 324 'icmp' 'icmp_ln59_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 325 [1/1] (1.05ns)   --->   "%icmp_ln59_3 = icmp_eq  i23 %trunc_ln59_1, i23" [foc/uz_space_vector_limitation.c:59]   --->   Operation 325 'icmp' 'icmp_ln59_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 326 [2/2] (2.78ns)   --->   "%tmp_53 = fcmp_ogt  i32 %bitcast_ln350_1, i32 %mul_i1" [foc/uz_space_vector_limitation.c:59]   --->   Operation 326 'fcmp' 'tmp_53' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 327 [2/2] (2.78ns)   --->   "%tmp_55 = fcmp_olt  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 327 'fcmp' 'tmp_55' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 328 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 328 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 329 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 329 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.35>
ST_34 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_1)   --->   "%or_ln59 = or i1 %icmp_ln59_1, i1 %icmp_ln59" [foc/uz_space_vector_limitation.c:59]   --->   Operation 330 'or' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_1)   --->   "%or_ln59_1 = or i1 %icmp_ln59_3, i1 %icmp_ln59_2" [foc/uz_space_vector_limitation.c:59]   --->   Operation 331 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_1)   --->   "%and_ln59 = and i1 %or_ln59, i1 %or_ln59_1" [foc/uz_space_vector_limitation.c:59]   --->   Operation 332 'and' 'and_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 333 [1/2] (2.78ns)   --->   "%tmp_53 = fcmp_ogt  i32 %bitcast_ln350_1, i32 %mul_i1" [foc/uz_space_vector_limitation.c:59]   --->   Operation 333 'fcmp' 'tmp_53' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 334 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln59_1 = and i1 %and_ln59, i1 %tmp_53" [foc/uz_space_vector_limitation.c:59]   --->   Operation 334 'and' 'and_ln59_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln35_6 = bitcast i32 %u_input_Volts_0_read" [foc/uz_signals.c:35]   --->   Operation 335 'bitcast' 'bitcast_ln35_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_6, i32, i32" [foc/uz_signals.c:35]   --->   Operation 336 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i32 %bitcast_ln35_6" [foc/uz_signals.c:35]   --->   Operation 337 'trunc' 'trunc_ln35_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 338 [1/1] (0.84ns)   --->   "%icmp_ln35_13 = icmp_ne  i8 %tmp_54, i8" [foc/uz_signals.c:35]   --->   Operation 338 'icmp' 'icmp_ln35_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 339 [1/1] (1.05ns)   --->   "%icmp_ln35_14 = icmp_eq  i23 %trunc_ln35_6, i23" [foc/uz_signals.c:35]   --->   Operation 339 'icmp' 'icmp_ln35_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 340 [1/1] (0.28ns)   --->   "%or_ln35_6 = or i1 %icmp_ln35_14, i1 %icmp_ln35_13" [foc/uz_signals.c:35]   --->   Operation 340 'or' 'or_ln35_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 341 [1/2] (2.78ns)   --->   "%tmp_55 = fcmp_olt  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 341 'fcmp' 'tmp_55' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node sign_6)   --->   "%and_ln35_13 = and i1 %or_ln35_6, i1 %tmp_55" [foc/uz_signals.c:35]   --->   Operation 342 'and' 'and_ln35_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node sign_6)   --->   "%select_ln35_6 = select i1 %and_ln35_13, i32, i32" [foc/uz_signals.c:35]   --->   Operation 343 'select' 'select_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 344 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 344 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 345 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 345 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node sign_6)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 346 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node sign_6)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 347 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node sign_6)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 348 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node sign_6)   --->   "%and_ln35_14 = and i1 %or_ln35_6, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 349 'and' 'and_ln35_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 350 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_6 = select i1 %and_ln35_14, i32 %select_ln35_6, i32" [foc/uz_signals.c:35]   --->   Operation 350 'select' 'sign_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %and_ln59_1, void, void" [foc/uz_space_vector_limitation.c:59]   --->   Operation 351 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 352 [2/2] (2.78ns)   --->   "%tmp_59 = fcmp_olt  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 352 'fcmp' 'tmp_59' <Predicate = (and_ln59_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 353 [2/2] (2.78ns)   --->   "%fcmp_ln60 = fcmp_uno  i32 %u_input_Volts_1_read, i32" [foc/uz_space_vector_limitation.c:60]   --->   Operation 353 'fcmp' 'fcmp_ln60' <Predicate = (and_ln59_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 354 [2/2] (2.78ns)   --->   "%fcmp_ln60 = fcmp_oeq  i32 %u_input_Volts_1_read, i32" [foc/uz_space_vector_limitation.c:60]   --->   Operation 354 'fcmp' 'fcmp_ln60' <Predicate = (and_ln59_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.31>
ST_35 : Operation 355 [16/16] (3.31ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 355 'call' 'tmp_10' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 356 [15/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 356 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 357 [14/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 357 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 358 [13/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 358 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 359 [12/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 359 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 360 [11/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 360 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 361 [10/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 361 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 362 [9/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 362 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 363 [8/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 363 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 364 [7/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 364 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 365 [6/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 365 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 366 [5/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 366 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 367 [4/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 367 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 368 [3/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 368 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 369 [2/16] (7.30ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 369 'call' 'tmp_10' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 4.09>
ST_50 : Operation 370 [1/16] (4.09ns)   --->   "%tmp_10 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 370 'call' 'tmp_10' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 371 [4/4] (6.43ns)   --->   "%sub14_i1 = fsub i32 %tmp_10, i32 %tmp_1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 371 'fsub' 'sub14_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 372 [3/4] (6.43ns)   --->   "%sub14_i1 = fsub i32 %tmp_10, i32 %tmp_1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 372 'fsub' 'sub14_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 373 [2/4] (6.43ns)   --->   "%sub14_i1 = fsub i32 %tmp_10, i32 %tmp_1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 373 'fsub' 'sub14_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 374 [1/4] (6.43ns)   --->   "%sub14_i1 = fsub i32 %tmp_10, i32 %tmp_1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 374 'fsub' 'sub14_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.57>
ST_55 : Operation 375 [8/8] (6.57ns)   --->   "%tmp_12 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 375 'fsqrt' 'tmp_12' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.57>
ST_56 : Operation 376 [7/8] (6.57ns)   --->   "%tmp_12 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 376 'fsqrt' 'tmp_12' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.57>
ST_57 : Operation 377 [6/8] (6.57ns)   --->   "%tmp_12 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 377 'fsqrt' 'tmp_12' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.57>
ST_58 : Operation 378 [5/8] (6.57ns)   --->   "%tmp_12 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 378 'fsqrt' 'tmp_12' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.57>
ST_59 : Operation 379 [4/8] (6.57ns)   --->   "%tmp_12 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 379 'fsqrt' 'tmp_12' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.57>
ST_60 : Operation 380 [3/8] (6.57ns)   --->   "%tmp_12 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 380 'fsqrt' 'tmp_12' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.57>
ST_61 : Operation 381 [2/8] (6.57ns)   --->   "%tmp_12 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 381 'fsqrt' 'tmp_12' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.57>
ST_62 : Operation 382 [1/8] (6.57ns)   --->   "%tmp_12 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i1" [foc/uz_space_vector_limitation.c:64]   --->   Operation 382 'fsqrt' 'tmp_12' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : Operation 383 [3/3] (7.01ns)   --->   "%u_output_Volts_5 = fmul i32 %sign_6, i32 %tmp_12" [foc/uz_space_vector_limitation.c:64]   --->   Operation 383 'fmul' 'u_output_Volts_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 384 [2/3] (7.01ns)   --->   "%u_output_Volts_5 = fmul i32 %sign_6, i32 %tmp_12" [foc/uz_space_vector_limitation.c:64]   --->   Operation 384 'fmul' 'u_output_Volts_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 385 [1/3] (7.01ns)   --->   "%u_output_Volts_5 = fmul i32 %sign_6, i32 %tmp_12" [foc/uz_space_vector_limitation.c:64]   --->   Operation 385 'fmul' 'u_output_Volts_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 0.69>
ST_66 : Operation 386 [1/1] (0.69ns)   --->   "%br_ln0 = br void %uz_limit_dq_prio_d_axis.exit"   --->   Operation 386 'br' 'br_ln0' <Predicate = true> <Delay = 0.69>

State 67 <SV = 34> <Delay = 3.23>
ST_67 : Operation 387 [1/2] (2.78ns)   --->   "%tmp_59 = fcmp_olt  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 387 'fcmp' 'tmp_59' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_1)   --->   "%select_ln60 = select i1 %tmp_59, i32, i32" [foc/uz_space_vector_limitation.c:60]   --->   Operation 388 'select' 'select_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 389 [1/2] (2.78ns)   --->   "%fcmp_ln60 = fcmp_uno  i32 %u_input_Volts_1_read, i32" [foc/uz_space_vector_limitation.c:60]   --->   Operation 389 'fcmp' 'fcmp_ln60' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 390 [1/2] (2.78ns)   --->   "%fcmp_ln60 = fcmp_oeq  i32 %u_input_Volts_1_read, i32" [foc/uz_space_vector_limitation.c:60]   --->   Operation 390 'fcmp' 'fcmp_ln60' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_1)   --->   "%xor_ln60 = xor i1 %fcmp_ln60, i1" [foc/uz_space_vector_limitation.c:60]   --->   Operation 391 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_1)   --->   "%xor_ln60 = xor i1 %fcmp_ln60, i1" [foc/uz_space_vector_limitation.c:60]   --->   Operation 392 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln60_1)   --->   "%and_ln60 = and i1 %xor_ln60, i1 %xor_ln60" [foc/uz_space_vector_limitation.c:60]   --->   Operation 393 'and' 'and_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 394 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln60_1 = select i1 %and_ln60, i32 %select_ln60, i32" [foc/uz_space_vector_limitation.c:60]   --->   Operation 394 'select' 'select_ln60_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 35> <Delay = 7.01>
ST_68 : Operation 395 [3/3] (7.01ns)   --->   "%u_output_Volts_3 = fmul i32 %select_ln60_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:60]   --->   Operation 395 'fmul' 'u_output_Volts_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 36> <Delay = 7.01>
ST_69 : Operation 396 [2/3] (7.01ns)   --->   "%u_output_Volts_3 = fmul i32 %select_ln60_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:60]   --->   Operation 396 'fmul' 'u_output_Volts_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 37> <Delay = 7.01>
ST_70 : Operation 397 [1/3] (7.01ns)   --->   "%u_output_Volts_3 = fmul i32 %select_ln60_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:60]   --->   Operation 397 'fmul' 'u_output_Volts_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 38> <Delay = 3.31>
ST_71 : Operation 398 [16/16] (3.31ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 398 'call' 'tmp_7' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 399 [16/16] (3.31ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 399 'call' 'tmp_8' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 39> <Delay = 7.30>
ST_72 : Operation 400 [15/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 400 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 401 [15/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 401 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 40> <Delay = 7.30>
ST_73 : Operation 402 [14/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 402 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 403 [14/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 403 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 41> <Delay = 7.30>
ST_74 : Operation 404 [13/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 404 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 405 [13/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 405 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 42> <Delay = 7.30>
ST_75 : Operation 406 [12/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 406 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 407 [12/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 407 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 43> <Delay = 7.30>
ST_76 : Operation 408 [11/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 408 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 409 [11/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 409 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 44> <Delay = 7.30>
ST_77 : Operation 410 [10/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 410 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 411 [10/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 411 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 45> <Delay = 7.30>
ST_78 : Operation 412 [9/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 412 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 413 [9/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 413 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 46> <Delay = 7.30>
ST_79 : Operation 414 [8/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 414 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 415 [8/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 415 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 47> <Delay = 7.30>
ST_80 : Operation 416 [7/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 416 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 417 [7/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 417 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 48> <Delay = 7.30>
ST_81 : Operation 418 [6/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 418 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 419 [6/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 419 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 49> <Delay = 7.30>
ST_82 : Operation 420 [5/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 420 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 421 [5/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 421 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 50> <Delay = 7.30>
ST_83 : Operation 422 [4/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 422 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 423 [4/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 423 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 51> <Delay = 7.30>
ST_84 : Operation 424 [3/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 424 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 425 [3/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 425 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 52> <Delay = 7.30>
ST_85 : Operation 426 [2/16] (7.30ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 426 'call' 'tmp_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 427 [2/16] (7.30ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 427 'call' 'tmp_8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 53> <Delay = 4.09>
ST_86 : Operation 428 [1/16] (4.09ns)   --->   "%tmp_7 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 428 'call' 'tmp_7' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 429 [1/16] (4.09ns)   --->   "%tmp_8 = call i32 @pow_generic<float>, i32 %u_output_Volts_3, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 429 'call' 'tmp_8' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 54> <Delay = 6.43>
ST_87 : Operation 430 [4/4] (6.43ns)   --->   "%sub_i1 = fsub i32 %tmp_7, i32 %tmp_8" [foc/uz_space_vector_limitation.c:61]   --->   Operation 430 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 55> <Delay = 6.43>
ST_88 : Operation 431 [3/4] (6.43ns)   --->   "%sub_i1 = fsub i32 %tmp_7, i32 %tmp_8" [foc/uz_space_vector_limitation.c:61]   --->   Operation 431 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 56> <Delay = 6.43>
ST_89 : Operation 432 [2/4] (6.43ns)   --->   "%sub_i1 = fsub i32 %tmp_7, i32 %tmp_8" [foc/uz_space_vector_limitation.c:61]   --->   Operation 432 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 57> <Delay = 6.43>
ST_90 : Operation 433 [1/4] (6.43ns)   --->   "%sub_i1 = fsub i32 %tmp_7, i32 %tmp_8" [foc/uz_space_vector_limitation.c:61]   --->   Operation 433 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 58> <Delay = 6.57>
ST_91 : Operation 434 [8/8] (6.57ns)   --->   "%tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i1" [foc/uz_space_vector_limitation.c:61]   --->   Operation 434 'fsqrt' 'tmp_9' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 59> <Delay = 6.57>
ST_92 : Operation 435 [7/8] (6.57ns)   --->   "%tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i1" [foc/uz_space_vector_limitation.c:61]   --->   Operation 435 'fsqrt' 'tmp_9' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 60> <Delay = 6.57>
ST_93 : Operation 436 [6/8] (6.57ns)   --->   "%tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i1" [foc/uz_space_vector_limitation.c:61]   --->   Operation 436 'fsqrt' 'tmp_9' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 61> <Delay = 6.57>
ST_94 : Operation 437 [5/8] (6.57ns)   --->   "%tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i1" [foc/uz_space_vector_limitation.c:61]   --->   Operation 437 'fsqrt' 'tmp_9' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 62> <Delay = 6.57>
ST_95 : Operation 438 [4/8] (6.57ns)   --->   "%tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i1" [foc/uz_space_vector_limitation.c:61]   --->   Operation 438 'fsqrt' 'tmp_9' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 63> <Delay = 6.57>
ST_96 : Operation 439 [3/8] (6.57ns)   --->   "%tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i1" [foc/uz_space_vector_limitation.c:61]   --->   Operation 439 'fsqrt' 'tmp_9' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 64> <Delay = 6.57>
ST_97 : Operation 440 [2/8] (6.57ns)   --->   "%tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i1" [foc/uz_space_vector_limitation.c:61]   --->   Operation 440 'fsqrt' 'tmp_9' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 65> <Delay = 6.57>
ST_98 : Operation 441 [1/8] (6.57ns)   --->   "%tmp_9 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i1" [foc/uz_space_vector_limitation.c:61]   --->   Operation 441 'fsqrt' 'tmp_9' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 66> <Delay = 7.01>
ST_99 : Operation 442 [3/3] (7.01ns)   --->   "%u_output_Volts_4 = fmul i32 %sign_6, i32 %tmp_9" [foc/uz_space_vector_limitation.c:61]   --->   Operation 442 'fmul' 'u_output_Volts_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 67> <Delay = 7.01>
ST_100 : Operation 443 [2/3] (7.01ns)   --->   "%u_output_Volts_4 = fmul i32 %sign_6, i32 %tmp_9" [foc/uz_space_vector_limitation.c:61]   --->   Operation 443 'fmul' 'u_output_Volts_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 68> <Delay = 7.01>
ST_101 : Operation 444 [1/3] (7.01ns)   --->   "%u_output_Volts_4 = fmul i32 %sign_6, i32 %tmp_9" [foc/uz_space_vector_limitation.c:61]   --->   Operation 444 'fmul' 'u_output_Volts_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 69> <Delay = 0.69>
ST_102 : Operation 445 [1/1] (0.69ns)   --->   "%br_ln62 = br void %uz_limit_dq_prio_d_axis.exit" [foc/uz_space_vector_limitation.c:62]   --->   Operation 445 'br' 'br_ln62' <Predicate = (and_ln29_1 & !if_omega_equal_q_current & and_ln59_1)> <Delay = 0.69>
ST_102 : Operation 446 [1/1] (0.69ns)   --->   "%br_ln50 = br void %uz_limit_dq_prio_d_axis.exit" [foc/uz_space_vector_limitation.c:50]   --->   Operation 446 'br' 'br_ln50' <Predicate = (and_ln29_1 & if_omega_equal_q_current & and_ln47_1)> <Delay = 0.69>
ST_102 : Operation 447 [1/1] (0.00ns)   --->   "%self_0 = phi i256 %or_ln31, void, i256 %or_ln31, void, i256 %or_ln31, void, i256 %or_ln31, void, i256 %and_ln, void %bb" [foc/uz_space_vector_limitation.c:31]   --->   Operation 447 'phi' 'self_0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 448 [1/1] (0.00ns)   --->   "%u_output_Volts_7 = phi i32 %u_output_Volts_1, void, i32 %u_output_Volts_2, void, i32 %u_output_Volts_3, void, i32 %u_input_Volts_1_read, void, i32 %u_input_Volts_1_read, void %bb"   --->   Operation 448 'phi' 'u_output_Volts_7' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 449 [1/1] (0.00ns)   --->   "%u_output_Volts_6 = phi i32 %u_output_Volts, void, i32 %u_input_Volts_0_read, void, i32 %u_output_Volts_4, void, i32 %u_output_Volts_5, void, i32 %u_input_Volts_0_read, void %bb"   --->   Operation 449 'phi' 'u_output_Volts_6' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 450 [1/1] (0.00ns)   --->   "%newret = insertvalue i320, i256 %self_0" [foc/uz_space_vector_limitation.c:31]   --->   Operation 450 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 451 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i320 %newret, i32 %u_output_Volts_6" [foc/uz_space_vector_limitation.c:31]   --->   Operation 451 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 452 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i320 %newret2, i32 %u_output_Volts_7" [foc/uz_space_vector_limitation.c:31]   --->   Operation 452 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 453 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i320 %newret4" [foc/uz_space_vector_limitation.c:31]   --->   Operation 453 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>

State 103 <SV = 30> <Delay = 7.01>
ST_103 : Operation 454 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:47]   --->   Operation 454 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 31> <Delay = 7.01>
ST_104 : Operation 455 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %U_SV_max, i32" [foc/uz_space_vector_limitation.c:47]   --->   Operation 455 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 32> <Delay = 2.78>
ST_105 : Operation 456 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i32 %u_input_Volts_0_read" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:311]   --->   Operation 456 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %p_Val2_s"   --->   Operation 457 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_s"   --->   Operation 458 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln350 = bitcast i32 %zext_ln368" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350]   --->   Operation 459 'bitcast' 'bitcast_ln350' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32, i32" [foc/uz_space_vector_limitation.c:47]   --->   Operation 460 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %p_Val2_s" [foc/uz_space_vector_limitation.c:47]   --->   Operation 461 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %mul_i" [foc/uz_space_vector_limitation.c:47]   --->   Operation 462 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32, i32" [foc/uz_space_vector_limitation.c:47]   --->   Operation 463 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i32 %bitcast_ln47" [foc/uz_space_vector_limitation.c:47]   --->   Operation 464 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 465 [1/1] (0.84ns)   --->   "%icmp_ln47 = icmp_ne  i8 %tmp_45, i8" [foc/uz_space_vector_limitation.c:47]   --->   Operation 465 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 466 [1/1] (1.05ns)   --->   "%icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23" [foc/uz_space_vector_limitation.c:47]   --->   Operation 466 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 467 [1/1] (0.84ns)   --->   "%icmp_ln47_2 = icmp_ne  i8 %tmp_46, i8" [foc/uz_space_vector_limitation.c:47]   --->   Operation 467 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 468 [1/1] (1.05ns)   --->   "%icmp_ln47_3 = icmp_eq  i23 %trunc_ln47_1, i23" [foc/uz_space_vector_limitation.c:47]   --->   Operation 468 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 469 [2/2] (2.78ns)   --->   "%tmp_47 = fcmp_ogt  i32 %bitcast_ln350, i32 %mul_i" [foc/uz_space_vector_limitation.c:47]   --->   Operation 469 'fcmp' 'tmp_47' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 470 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_olt  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 470 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 471 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 471 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 472 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 472 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 33> <Delay = 3.35>
ST_106 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_1)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47" [foc/uz_space_vector_limitation.c:47]   --->   Operation 473 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_1)   --->   "%or_ln47_1 = or i1 %icmp_ln47_3, i1 %icmp_ln47_2" [foc/uz_space_vector_limitation.c:47]   --->   Operation 474 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln47_1)   --->   "%and_ln47 = and i1 %or_ln47, i1 %or_ln47_1" [foc/uz_space_vector_limitation.c:47]   --->   Operation 475 'and' 'and_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 476 [1/2] (2.78ns)   --->   "%tmp_47 = fcmp_ogt  i32 %bitcast_ln350, i32 %mul_i" [foc/uz_space_vector_limitation.c:47]   --->   Operation 476 'fcmp' 'tmp_47' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 477 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln47_1 = and i1 %and_ln47, i1 %tmp_47" [foc/uz_space_vector_limitation.c:47]   --->   Operation 477 'and' 'and_ln47_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i32 %u_input_Volts_1_read" [foc/uz_signals.c:35]   --->   Operation 478 'bitcast' 'bitcast_ln35_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_5, i32, i32" [foc/uz_signals.c:35]   --->   Operation 479 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i32 %bitcast_ln35_5" [foc/uz_signals.c:35]   --->   Operation 480 'trunc' 'trunc_ln35_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 481 [1/1] (0.84ns)   --->   "%icmp_ln35_11 = icmp_ne  i8 %tmp_48, i8" [foc/uz_signals.c:35]   --->   Operation 481 'icmp' 'icmp_ln35_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 482 [1/1] (1.05ns)   --->   "%icmp_ln35_12 = icmp_eq  i23 %trunc_ln35_5, i23" [foc/uz_signals.c:35]   --->   Operation 482 'icmp' 'icmp_ln35_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 483 [1/1] (0.28ns)   --->   "%or_ln35_5 = or i1 %icmp_ln35_12, i1 %icmp_ln35_11" [foc/uz_signals.c:35]   --->   Operation 483 'or' 'or_ln35_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 484 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_olt  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 484 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%and_ln35_11 = and i1 %or_ln35_5, i1 %tmp_49" [foc/uz_signals.c:35]   --->   Operation 485 'and' 'and_ln35_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%select_ln35_4 = select i1 %and_ln35_11, i32, i32" [foc/uz_signals.c:35]   --->   Operation 486 'select' 'select_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 487 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 487 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 488 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %u_input_Volts_1_read, i32" [foc/uz_signals.c:35]   --->   Operation 488 'fcmp' 'fcmp_ln35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 489 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 490 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 491 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node sign_5)   --->   "%and_ln35_12 = and i1 %or_ln35_5, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 492 'and' 'and_ln35_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 493 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_5 = select i1 %and_ln35_12, i32 %select_ln35_4, i32" [foc/uz_signals.c:35]   --->   Operation 493 'select' 'sign_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %and_ln47_1, void, void" [foc/uz_space_vector_limitation.c:47]   --->   Operation 494 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 495 [2/2] (2.78ns)   --->   "%tmp_57 = fcmp_olt  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 495 'fcmp' 'tmp_57' <Predicate = (and_ln47_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 496 [2/2] (2.78ns)   --->   "%fcmp_ln48 = fcmp_uno  i32 %u_input_Volts_0_read, i32" [foc/uz_space_vector_limitation.c:48]   --->   Operation 496 'fcmp' 'fcmp_ln48' <Predicate = (and_ln47_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 497 [2/2] (2.78ns)   --->   "%fcmp_ln48 = fcmp_oeq  i32 %u_input_Volts_0_read, i32" [foc/uz_space_vector_limitation.c:48]   --->   Operation 497 'fcmp' 'fcmp_ln48' <Predicate = (and_ln47_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 34> <Delay = 3.31>
ST_107 : Operation 498 [16/16] (3.31ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 498 'call' 'tmp_4' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 35> <Delay = 7.30>
ST_108 : Operation 499 [15/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 499 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 36> <Delay = 7.30>
ST_109 : Operation 500 [14/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 500 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 37> <Delay = 7.30>
ST_110 : Operation 501 [13/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 501 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 38> <Delay = 7.30>
ST_111 : Operation 502 [12/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 502 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 39> <Delay = 7.30>
ST_112 : Operation 503 [11/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 503 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 40> <Delay = 7.30>
ST_113 : Operation 504 [10/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 504 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 41> <Delay = 7.30>
ST_114 : Operation 505 [9/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 505 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 42> <Delay = 7.30>
ST_115 : Operation 506 [8/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 506 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 43> <Delay = 7.30>
ST_116 : Operation 507 [7/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 507 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 44> <Delay = 7.30>
ST_117 : Operation 508 [6/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 508 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 45> <Delay = 7.30>
ST_118 : Operation 509 [5/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 509 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 46> <Delay = 7.30>
ST_119 : Operation 510 [4/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 510 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 47> <Delay = 7.30>
ST_120 : Operation 511 [3/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 511 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 48> <Delay = 7.30>
ST_121 : Operation 512 [2/16] (7.30ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 512 'call' 'tmp_4' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 49> <Delay = 4.09>
ST_122 : Operation 513 [1/16] (4.09ns)   --->   "%tmp_4 = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 513 'call' 'tmp_4' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 50> <Delay = 6.43>
ST_123 : Operation 514 [4/4] (6.43ns)   --->   "%sub14_i = fsub i32 %tmp_4, i32 %tmp" [foc/uz_space_vector_limitation.c:52]   --->   Operation 514 'fsub' 'sub14_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 51> <Delay = 6.43>
ST_124 : Operation 515 [3/4] (6.43ns)   --->   "%sub14_i = fsub i32 %tmp_4, i32 %tmp" [foc/uz_space_vector_limitation.c:52]   --->   Operation 515 'fsub' 'sub14_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 52> <Delay = 6.43>
ST_125 : Operation 516 [2/4] (6.43ns)   --->   "%sub14_i = fsub i32 %tmp_4, i32 %tmp" [foc/uz_space_vector_limitation.c:52]   --->   Operation 516 'fsub' 'sub14_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 53> <Delay = 6.43>
ST_126 : Operation 517 [1/4] (6.43ns)   --->   "%sub14_i = fsub i32 %tmp_4, i32 %tmp" [foc/uz_space_vector_limitation.c:52]   --->   Operation 517 'fsub' 'sub14_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 54> <Delay = 6.57>
ST_127 : Operation 518 [8/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:52]   --->   Operation 518 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 128 <SV = 55> <Delay = 6.57>
ST_128 : Operation 519 [7/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:52]   --->   Operation 519 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 56> <Delay = 6.57>
ST_129 : Operation 520 [6/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:52]   --->   Operation 520 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 130 <SV = 57> <Delay = 6.57>
ST_130 : Operation 521 [5/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:52]   --->   Operation 521 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 58> <Delay = 6.57>
ST_131 : Operation 522 [4/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:52]   --->   Operation 522 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 59> <Delay = 6.57>
ST_132 : Operation 523 [3/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:52]   --->   Operation 523 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 60> <Delay = 6.57>
ST_133 : Operation 524 [2/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:52]   --->   Operation 524 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 61> <Delay = 6.57>
ST_134 : Operation 525 [1/8] (6.57ns)   --->   "%tmp_6 = fsqrt i32 @llvm.sqrt.f32, i32 %sub14_i" [foc/uz_space_vector_limitation.c:52]   --->   Operation 525 'fsqrt' 'tmp_6' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 135 <SV = 62> <Delay = 7.01>
ST_135 : Operation 526 [3/3] (7.01ns)   --->   "%u_output_Volts_2 = fmul i32 %sign_5, i32 %tmp_6" [foc/uz_space_vector_limitation.c:52]   --->   Operation 526 'fmul' 'u_output_Volts_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 63> <Delay = 7.01>
ST_136 : Operation 527 [2/3] (7.01ns)   --->   "%u_output_Volts_2 = fmul i32 %sign_5, i32 %tmp_6" [foc/uz_space_vector_limitation.c:52]   --->   Operation 527 'fmul' 'u_output_Volts_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 64> <Delay = 7.01>
ST_137 : Operation 528 [1/3] (7.01ns)   --->   "%u_output_Volts_2 = fmul i32 %sign_5, i32 %tmp_6" [foc/uz_space_vector_limitation.c:52]   --->   Operation 528 'fmul' 'u_output_Volts_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 65> <Delay = 0.69>
ST_138 : Operation 529 [1/1] (0.69ns)   --->   "%br_ln0 = br void %uz_limit_dq_prio_d_axis.exit"   --->   Operation 529 'br' 'br_ln0' <Predicate = true> <Delay = 0.69>

State 139 <SV = 34> <Delay = 3.23>
ST_139 : Operation 530 [1/2] (2.78ns)   --->   "%tmp_57 = fcmp_olt  i32 %u_input_Volts_0_read, i32" [foc/uz_signals.c:35]   --->   Operation 530 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%select_ln48 = select i1 %tmp_57, i32, i32" [foc/uz_space_vector_limitation.c:48]   --->   Operation 531 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 532 [1/2] (2.78ns)   --->   "%fcmp_ln48 = fcmp_uno  i32 %u_input_Volts_0_read, i32" [foc/uz_space_vector_limitation.c:48]   --->   Operation 532 'fcmp' 'fcmp_ln48' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 533 [1/2] (2.78ns)   --->   "%fcmp_ln48 = fcmp_oeq  i32 %u_input_Volts_0_read, i32" [foc/uz_space_vector_limitation.c:48]   --->   Operation 533 'fcmp' 'fcmp_ln48' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%xor_ln48 = xor i1 %fcmp_ln48, i1" [foc/uz_space_vector_limitation.c:48]   --->   Operation 534 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%xor_ln48 = xor i1 %fcmp_ln48, i1" [foc/uz_space_vector_limitation.c:48]   --->   Operation 535 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln48_1)   --->   "%and_ln48 = and i1 %xor_ln48, i1 %xor_ln48" [foc/uz_space_vector_limitation.c:48]   --->   Operation 536 'and' 'and_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 537 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln48_1 = select i1 %and_ln48, i32 %select_ln48, i32" [foc/uz_space_vector_limitation.c:48]   --->   Operation 537 'select' 'select_ln48_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 140 <SV = 35> <Delay = 7.01>
ST_140 : Operation 538 [3/3] (7.01ns)   --->   "%u_output_Volts = fmul i32 %select_ln48_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:48]   --->   Operation 538 'fmul' 'u_output_Volts' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 36> <Delay = 7.01>
ST_141 : Operation 539 [2/3] (7.01ns)   --->   "%u_output_Volts = fmul i32 %select_ln48_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:48]   --->   Operation 539 'fmul' 'u_output_Volts' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 37> <Delay = 7.01>
ST_142 : Operation 540 [1/3] (7.01ns)   --->   "%u_output_Volts = fmul i32 %select_ln48_1, i32 %U_SV_max" [foc/uz_space_vector_limitation.c:48]   --->   Operation 540 'fmul' 'u_output_Volts' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 38> <Delay = 3.31>
ST_143 : Operation 541 [16/16] (3.31ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 541 'call' 'tmp_s' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_143 : Operation 542 [16/16] (3.31ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 542 'call' 'tmp_2' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 39> <Delay = 7.30>
ST_144 : Operation 543 [15/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 543 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_144 : Operation 544 [15/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 544 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 40> <Delay = 7.30>
ST_145 : Operation 545 [14/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 545 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_145 : Operation 546 [14/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 546 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 41> <Delay = 7.30>
ST_146 : Operation 547 [13/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 547 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_146 : Operation 548 [13/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 548 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 42> <Delay = 7.30>
ST_147 : Operation 549 [12/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 549 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 550 [12/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 550 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 43> <Delay = 7.30>
ST_148 : Operation 551 [11/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 551 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 552 [11/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 552 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 149 <SV = 44> <Delay = 7.30>
ST_149 : Operation 553 [10/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 553 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_149 : Operation 554 [10/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 554 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 45> <Delay = 7.30>
ST_150 : Operation 555 [9/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 555 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 556 [9/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 556 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 151 <SV = 46> <Delay = 7.30>
ST_151 : Operation 557 [8/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 557 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 558 [8/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 558 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 47> <Delay = 7.30>
ST_152 : Operation 559 [7/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 559 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 560 [7/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 560 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 48> <Delay = 7.30>
ST_153 : Operation 561 [6/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 561 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_153 : Operation 562 [6/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 562 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 49> <Delay = 7.30>
ST_154 : Operation 563 [5/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 563 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 564 [5/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 564 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 50> <Delay = 7.30>
ST_155 : Operation 565 [4/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 565 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_155 : Operation 566 [4/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 566 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 51> <Delay = 7.30>
ST_156 : Operation 567 [3/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 567 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 568 [3/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 568 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 52> <Delay = 7.30>
ST_157 : Operation 569 [2/16] (7.30ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 569 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_157 : Operation 570 [2/16] (7.30ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 570 'call' 'tmp_2' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 53> <Delay = 4.09>
ST_158 : Operation 571 [1/16] (4.09ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %U_SV_max, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 571 'call' 'tmp_s' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 572 [1/16] (4.09ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %u_output_Volts, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8]   --->   Operation 572 'call' 'tmp_2' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 54> <Delay = 6.43>
ST_159 : Operation 573 [4/4] (6.43ns)   --->   "%sub_i = fsub i32 %tmp_s, i32 %tmp_2" [foc/uz_space_vector_limitation.c:49]   --->   Operation 573 'fsub' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 55> <Delay = 6.43>
ST_160 : Operation 574 [3/4] (6.43ns)   --->   "%sub_i = fsub i32 %tmp_s, i32 %tmp_2" [foc/uz_space_vector_limitation.c:49]   --->   Operation 574 'fsub' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 56> <Delay = 6.43>
ST_161 : Operation 575 [2/4] (6.43ns)   --->   "%sub_i = fsub i32 %tmp_s, i32 %tmp_2" [foc/uz_space_vector_limitation.c:49]   --->   Operation 575 'fsub' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 57> <Delay = 6.43>
ST_162 : Operation 576 [1/4] (6.43ns)   --->   "%sub_i = fsub i32 %tmp_s, i32 %tmp_2" [foc/uz_space_vector_limitation.c:49]   --->   Operation 576 'fsub' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 58> <Delay = 6.57>
ST_163 : Operation 577 [8/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:49]   --->   Operation 577 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 59> <Delay = 6.57>
ST_164 : Operation 578 [7/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:49]   --->   Operation 578 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 60> <Delay = 6.57>
ST_165 : Operation 579 [6/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:49]   --->   Operation 579 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 61> <Delay = 6.57>
ST_166 : Operation 580 [5/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:49]   --->   Operation 580 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 62> <Delay = 6.57>
ST_167 : Operation 581 [4/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:49]   --->   Operation 581 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 63> <Delay = 6.57>
ST_168 : Operation 582 [3/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:49]   --->   Operation 582 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 64> <Delay = 6.57>
ST_169 : Operation 583 [2/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:49]   --->   Operation 583 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 65> <Delay = 6.57>
ST_170 : Operation 584 [1/8] (6.57ns)   --->   "%tmp_3 = fsqrt i32 @llvm.sqrt.f32, i32 %sub_i" [foc/uz_space_vector_limitation.c:49]   --->   Operation 584 'fsqrt' 'tmp_3' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 91 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 66> <Delay = 7.01>
ST_171 : Operation 585 [3/3] (7.01ns)   --->   "%u_output_Volts_1 = fmul i32 %sign_5, i32 %tmp_3" [foc/uz_space_vector_limitation.c:49]   --->   Operation 585 'fmul' 'u_output_Volts_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 67> <Delay = 7.01>
ST_172 : Operation 586 [2/3] (7.01ns)   --->   "%u_output_Volts_1 = fmul i32 %sign_5, i32 %tmp_3" [foc/uz_space_vector_limitation.c:49]   --->   Operation 586 'fmul' 'u_output_Volts_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 68> <Delay = 7.01>
ST_173 : Operation 587 [1/3] (7.01ns)   --->   "%u_output_Volts_1 = fmul i32 %sign_5, i32 %tmp_3" [foc/uz_space_vector_limitation.c:49]   --->   Operation 587 'fmul' 'u_output_Volts_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	wire read on port 'u_input_Volts_0' (foc/uz_space_vector_limitation.c:25) [25]  (0 ns)
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (3.32 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (7.3 ns)

 <State 16>: 4.09ns
The critical path consists of the following:
	'call' operation ('tmp', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [28]  (4.09 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc/uz_space_vector_limitation.c:26) [30]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc/uz_space_vector_limitation.c:26) [30]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc/uz_space_vector_limitation.c:26) [30]  (6.44 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	wire read on port 'V_dc_volts' (foc/uz_space_vector_limitation.c:25) [23]  (0 ns)
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 23>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 25>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 26>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 27>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 28>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('U_SV_max', foc/uz_space_vector_limitation.c:25) [27]  (7.06 ns)

 <State 29>: 6.01ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', foc/uz_signals.c:35) [38]  (2.78 ns)
	'and' operation ('and_ln35', foc/uz_signals.c:35) [39]  (0 ns)
	'select' operation ('select_ln35', foc/uz_signals.c:35) [40]  (0 ns)
	'select' operation ('sign', foc/uz_signals.c:35) [47]  (0.449 ns)
	'fcmp' operation ('tmp_41', foc/uz_space_vector_limitation.c:27) [77]  (2.78 ns)

 <State 30>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', foc/uz_space_vector_limitation.c:59) [106]  (7.02 ns)

 <State 31>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', foc/uz_space_vector_limitation.c:59) [106]  (7.02 ns)

 <State 32>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', foc/uz_space_vector_limitation.c:59) [106]  (7.02 ns)

 <State 33>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_53', foc/uz_space_vector_limitation.c:59) [119]  (2.78 ns)

 <State 34>: 3.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', foc/uz_signals.c:35) [127]  (2.78 ns)
	'and' operation ('and_ln35_13', foc/uz_signals.c:35) [128]  (0 ns)
	'select' operation ('select_ln35_6', foc/uz_signals.c:35) [129]  (0 ns)
	'select' operation ('sign', foc/uz_signals.c:35) [136]  (0.449 ns)
	blocking operation 0.125 ns on control path)

 <State 35>: 3.32ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (3.32 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (7.3 ns)

 <State 50>: 4.09ns
The critical path consists of the following:
	'call' operation ('tmp_10', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [139]  (4.09 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i1', foc/uz_space_vector_limitation.c:64) [140]  (6.44 ns)

 <State 52>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i1', foc/uz_space_vector_limitation.c:64) [140]  (6.44 ns)

 <State 53>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i1', foc/uz_space_vector_limitation.c:64) [140]  (6.44 ns)

 <State 54>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i1', foc/uz_space_vector_limitation.c:64) [140]  (6.44 ns)

 <State 55>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_12', foc/uz_space_vector_limitation.c:64) [141]  (6.58 ns)

 <State 56>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_12', foc/uz_space_vector_limitation.c:64) [141]  (6.58 ns)

 <State 57>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_12', foc/uz_space_vector_limitation.c:64) [141]  (6.58 ns)

 <State 58>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_12', foc/uz_space_vector_limitation.c:64) [141]  (6.58 ns)

 <State 59>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_12', foc/uz_space_vector_limitation.c:64) [141]  (6.58 ns)

 <State 60>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_12', foc/uz_space_vector_limitation.c:64) [141]  (6.58 ns)

 <State 61>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_12', foc/uz_space_vector_limitation.c:64) [141]  (6.58 ns)

 <State 62>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_12', foc/uz_space_vector_limitation.c:64) [141]  (6.58 ns)

 <State 63>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:64) [142]  (7.02 ns)

 <State 64>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:64) [142]  (7.02 ns)

 <State 65>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:64) [142]  (7.02 ns)

 <State 66>: 0.694ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('self_0', foc/uz_space_vector_limitation.c:31) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:31) ('or_ln31', foc/uz_space_vector_limitation.c:31) [220]  (0.694 ns)

 <State 67>: 3.23ns
The critical path consists of the following:
	'fcmp' operation ('tmp_59', foc/uz_signals.c:35) [145]  (2.78 ns)
	'select' operation ('select_ln60', foc/uz_space_vector_limitation.c:60) [146]  (0 ns)
	'select' operation ('select_ln60_1', foc/uz_space_vector_limitation.c:60) [152]  (0.449 ns)

 <State 68>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:60) [153]  (7.02 ns)

 <State 69>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:60) [153]  (7.02 ns)

 <State 70>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:60) [153]  (7.02 ns)

 <State 71>: 3.32ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (3.32 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 77>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (7.3 ns)

 <State 86>: 4.09ns
The critical path consists of the following:
	'call' operation ('tmp_7', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [154]  (4.09 ns)

 <State 87>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', foc/uz_space_vector_limitation.c:61) [156]  (6.44 ns)

 <State 88>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', foc/uz_space_vector_limitation.c:61) [156]  (6.44 ns)

 <State 89>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', foc/uz_space_vector_limitation.c:61) [156]  (6.44 ns)

 <State 90>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', foc/uz_space_vector_limitation.c:61) [156]  (6.44 ns)

 <State 91>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_9', foc/uz_space_vector_limitation.c:61) [157]  (6.58 ns)

 <State 92>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_9', foc/uz_space_vector_limitation.c:61) [157]  (6.58 ns)

 <State 93>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_9', foc/uz_space_vector_limitation.c:61) [157]  (6.58 ns)

 <State 94>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_9', foc/uz_space_vector_limitation.c:61) [157]  (6.58 ns)

 <State 95>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_9', foc/uz_space_vector_limitation.c:61) [157]  (6.58 ns)

 <State 96>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_9', foc/uz_space_vector_limitation.c:61) [157]  (6.58 ns)

 <State 97>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_9', foc/uz_space_vector_limitation.c:61) [157]  (6.58 ns)

 <State 98>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_9', foc/uz_space_vector_limitation.c:61) [157]  (6.58 ns)

 <State 99>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:61) [158]  (7.02 ns)

 <State 100>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:61) [158]  (7.02 ns)

 <State 101>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:61) [158]  (7.02 ns)

 <State 102>: 0.694ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('self_0', foc/uz_space_vector_limitation.c:31) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:31) ('or_ln31', foc/uz_space_vector_limitation.c:31) [220]  (0.694 ns)
	'phi' operation ('self_0', foc/uz_space_vector_limitation.c:31) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:31) ('or_ln31', foc/uz_space_vector_limitation.c:31) [220]  (0 ns)

 <State 103>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc/uz_space_vector_limitation.c:47) [165]  (7.02 ns)

 <State 104>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc/uz_space_vector_limitation.c:47) [165]  (7.02 ns)

 <State 105>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_47', foc/uz_space_vector_limitation.c:47) [178]  (2.78 ns)

 <State 106>: 3.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', foc/uz_signals.c:35) [186]  (2.78 ns)
	'and' operation ('and_ln35_11', foc/uz_signals.c:35) [187]  (0 ns)
	'select' operation ('select_ln35_4', foc/uz_signals.c:35) [188]  (0 ns)
	'select' operation ('sign', foc/uz_signals.c:35) [195]  (0.449 ns)
	blocking operation 0.125 ns on control path)

 <State 107>: 3.32ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (3.32 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 113>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 114>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (7.3 ns)

 <State 122>: 4.09ns
The critical path consists of the following:
	'call' operation ('tmp_4', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [198]  (4.09 ns)

 <State 123>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i', foc/uz_space_vector_limitation.c:52) [199]  (6.44 ns)

 <State 124>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i', foc/uz_space_vector_limitation.c:52) [199]  (6.44 ns)

 <State 125>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i', foc/uz_space_vector_limitation.c:52) [199]  (6.44 ns)

 <State 126>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub14_i', foc/uz_space_vector_limitation.c:52) [199]  (6.44 ns)

 <State 127>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:52) [200]  (6.58 ns)

 <State 128>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:52) [200]  (6.58 ns)

 <State 129>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:52) [200]  (6.58 ns)

 <State 130>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:52) [200]  (6.58 ns)

 <State 131>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:52) [200]  (6.58 ns)

 <State 132>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:52) [200]  (6.58 ns)

 <State 133>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:52) [200]  (6.58 ns)

 <State 134>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_6', foc/uz_space_vector_limitation.c:52) [200]  (6.58 ns)

 <State 135>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:52) [201]  (7.02 ns)

 <State 136>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:52) [201]  (7.02 ns)

 <State 137>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:52) [201]  (7.02 ns)

 <State 138>: 0.694ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('self_0', foc/uz_space_vector_limitation.c:31) with incoming values : ('and_ln', foc/uz_space_vector_limitation.c:31) ('or_ln31', foc/uz_space_vector_limitation.c:31) [220]  (0.694 ns)

 <State 139>: 3.23ns
The critical path consists of the following:
	'fcmp' operation ('tmp_57', foc/uz_signals.c:35) [204]  (2.78 ns)
	'select' operation ('select_ln48', foc/uz_space_vector_limitation.c:48) [205]  (0 ns)
	'select' operation ('select_ln48_1', foc/uz_space_vector_limitation.c:48) [211]  (0.449 ns)

 <State 140>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:48) [212]  (7.02 ns)

 <State 141>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:48) [212]  (7.02 ns)

 <State 142>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:48) [212]  (7.02 ns)

 <State 143>: 3.32ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (3.32 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 145>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 147>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 148>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 150>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 151>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 152>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 153>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 154>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 155>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 156>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 157>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (7.3 ns)

 <State 158>: 4.09ns
The critical path consists of the following:
	'call' operation ('tmp_s', r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8) to 'pow_generic<float>' [213]  (4.09 ns)

 <State 159>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i', foc/uz_space_vector_limitation.c:49) [215]  (6.44 ns)

 <State 160>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i', foc/uz_space_vector_limitation.c:49) [215]  (6.44 ns)

 <State 161>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i', foc/uz_space_vector_limitation.c:49) [215]  (6.44 ns)

 <State 162>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub_i', foc/uz_space_vector_limitation.c:49) [215]  (6.44 ns)

 <State 163>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:49) [216]  (6.58 ns)

 <State 164>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:49) [216]  (6.58 ns)

 <State 165>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:49) [216]  (6.58 ns)

 <State 166>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:49) [216]  (6.58 ns)

 <State 167>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:49) [216]  (6.58 ns)

 <State 168>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:49) [216]  (6.58 ns)

 <State 169>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:49) [216]  (6.58 ns)

 <State 170>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_3', foc/uz_space_vector_limitation.c:49) [216]  (6.58 ns)

 <State 171>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:49) [217]  (7.02 ns)

 <State 172>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:49) [217]  (7.02 ns)

 <State 173>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('u_output_Volts', foc/uz_space_vector_limitation.c:49) [217]  (7.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
