digraph "CFG for '_Z3EFDiPfS_fffff' function" {
	label="CFG for '_Z3EFDiPfS_fffff' function";

	Node0x4842fe0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !5, !invariant.load !6\l  %14 = zext i16 %13 to i32\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %16 = mul i32 %15, %14\l  %17 = add i32 %16, %9\l  %18 = icmp slt i32 %17, %0\l  br i1 %18, label %19, label %87\l|{<s0>T|<s1>F}}"];
	Node0x4842fe0:s0 -> Node0x4844ee0;
	Node0x4842fe0:s1 -> Node0x4844f70;
	Node0x4844ee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%19:\l19:                                               \l  %20 = add nsw i32 %17, 1\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %24 = fmul contract float %23, %3\l  %25 = sext i32 %17 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %1, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %28 = fmul contract float %27, %4\l  %29 = fadd contract float %24, %28\l  %30 = add nsw i32 %17, -1\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %1, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %34 = fmul contract float %33, %5\l  %35 = fadd contract float %29, %34\l  %36 = getelementptr inbounds float, float addrspace(1)* %2, i64 %25\l  store float %35, float addrspace(1)* %36, align 4, !tbaa !7\l  %37 = icmp eq i32 %17, 0\l  br i1 %37, label %38, label %41\l|{<s0>T|<s1>F}}"];
	Node0x4844ee0:s0 -> Node0x4846ac0;
	Node0x4844ee0:s1 -> Node0x4846b50;
	Node0x4846ac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%38:\l38:                                               \l  %39 = getelementptr inbounds float, float addrspace(1)* %2, i64 1\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7\l  br label %85\l}"];
	Node0x4846ac0 -> Node0x4846dd0;
	Node0x4846b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%41:\l41:                                               \l  %42 = add nsw i32 %0, -1\l  %43 = icmp eq i32 %17, %42\l  br i1 %43, label %44, label %87\l|{<s0>T|<s1>F}}"];
	Node0x4846b50:s0 -> Node0x4846fb0;
	Node0x4846b50:s1 -> Node0x4844f70;
	Node0x4846fb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%44:\l44:                                               \l  %45 = getelementptr inbounds float, float addrspace(1)* %2, i64 %31\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %47 = sdiv i32 %17, 2\l  %48 = sitofp i32 %47 to float\l  %49 = fmul contract float %48, %7\l  %50 = fadd contract float %49, %6\l  %51 = fmul float %50, 0x3FF7154760000000\l  %52 = tail call float @llvm.rint.f32(float %51)\l  %53 = fcmp ogt float %50, 0x40562E4300000000\l  %54 = fcmp olt float %50, 0xC059D1DA00000000\l  %55 = fneg float %51\l  %56 = tail call float @llvm.fma.f32(float %50, float 0x3FF7154760000000,\l... float %55)\l  %57 = tail call float @llvm.fma.f32(float %50, float 0x3E54AE0BE0000000,\l... float %56)\l  %58 = fsub float %51, %52\l  %59 = fadd float %57, %58\l  %60 = tail call float @llvm.exp2.f32(float %59)\l  %61 = fptosi float %52 to i32\l  %62 = tail call float @llvm.amdgcn.ldexp.f32(float %60, i32 %61)\l  %63 = select i1 %54, float 0.000000e+00, float %62\l  %64 = select i1 %53, float 0x7FF0000000000000, float %63\l  %65 = fadd contract float %64, %46\l  %66 = add nsw i32 %47, -1\l  %67 = sitofp i32 %66 to float\l  %68 = fmul contract float %67, %7\l  %69 = fadd contract float %68, %6\l  %70 = fmul float %69, 0x3FF7154760000000\l  %71 = tail call float @llvm.rint.f32(float %70)\l  %72 = fcmp ogt float %69, 0x40562E4300000000\l  %73 = fcmp olt float %69, 0xC059D1DA00000000\l  %74 = fneg float %70\l  %75 = tail call float @llvm.fma.f32(float %69, float 0x3FF7154760000000,\l... float %74)\l  %76 = tail call float @llvm.fma.f32(float %69, float 0x3E54AE0BE0000000,\l... float %75)\l  %77 = fsub float %70, %71\l  %78 = fadd float %76, %77\l  %79 = tail call float @llvm.exp2.f32(float %78)\l  %80 = fptosi float %71 to i32\l  %81 = tail call float @llvm.amdgcn.ldexp.f32(float %79, i32 %80)\l  %82 = select i1 %73, float 0.000000e+00, float %81\l  %83 = select i1 %72, float 0x7FF0000000000000, float %82\l  %84 = fsub contract float %65, %83\l  br label %85\l}"];
	Node0x4846fb0 -> Node0x4846dd0;
	Node0x4846dd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%85:\l85:                                               \l  %86 = phi float [ %40, %38 ], [ %84, %44 ]\l  store float %86, float addrspace(1)* %36, align 4, !tbaa !7\l  br label %87\l}"];
	Node0x4846dd0 -> Node0x4844f70;
	Node0x4844f70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%87:\l87:                                               \l  ret void\l}"];
}
