$date
	Wed Jun 26 12:16:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 5 ! od [4:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var integer 32 $ fd [31:0] $end
$var reg 32 % result [31:0] $end
$scope function crc32 $end
$var reg 1 & bit0 $end
$var reg 1 ' bit1 $end
$var reg 1 ( bit10 $end
$var reg 1 ) bit11 $end
$var reg 1 * bit12 $end
$var reg 1 + bit16 $end
$var reg 1 , bit2 $end
$var reg 1 - bit22 $end
$var reg 1 . bit23 $end
$var reg 1 / bit26 $end
$var reg 1 0 bit4 $end
$var reg 1 1 bit5 $end
$var reg 1 2 bit7 $end
$var reg 1 3 bit8 $end
$var reg 8313 4 bit_stream [8312:0] $end
$var reg 32 5 bitmapped_crc [31:0] $end
$var reg 32 6 crc [31:0] $end
$var reg 1 7 enable $end
$var reg 32 8 i_crc [31:0] $end
$var integer 32 9 ix [31:0] $end
$var integer 32 : number_of_56bitswords [31:0] $end
$var integer 32 ; number_of_bits [31:0] $end
$upscope $end
$scope module crc32_sim $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 5 < ocnt [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx <
b100011000000 ;
b101000 :
b100000 9
b11110010100010100001001100100011 8
17
b1101011101011110110011011100 6
b11000100110010000101000101001111 5
b10011010111010011111111011010011110110010100111111000101111101101000011110001110110001010100100001111011110101101000100011101011100100001001000001011000010010111001101111101101101011010011000001111100110110011001001011111010101101111110000110111000101000010001000111001100100100110000111010111010101101011101110101100011110000010110101111010101000010111111100011111001111111111010101101100110010100011110011111101001010110100100111111000001001011010100010111010100101001011011001010011100001100100101000001001111111101010000011011110001010101001100111100000110000010110110011110110000000000101100010111101100101001011000101101110001001110000010000111000111110010111100000111100101010001100101101110110100111110010010110010010110010111110000001110110010010110111101001111101000011101111001101101001110101100011010001000011100100100011010111010110110111001010001101010110010111110000101001000110001010101110110000010001110100010100111010110001101100000111001001100000001101110001010101110100010011000000001001111111001111000000110001000011101000111110100000111011010010101001011110000011101001111100001101111111000100000011110010110011111010111010111010001101011010001110100000110101000011000100100111011000100000100111000010010101001110100011111000100000001100100001010000101010100110000000001111011100100000000011010010110100100110011100101001001111101001010101000101110100101111011111101001110111000111101000011101110111010001011000010000100000010000001000100111111010111000011011000101010101101101000110100011100000100000001111011111000000010110001001110111110111111100000111111111110110001110101100110111001100111111011100010011100110100011011010110111001010110000100100101100010010011011111001011111011100110000001100011001111011010101110011001111101111110001011100100101000000110100000101010111011000011010110011101011000110110111011001111001100110000110110011010010111010100111100111000001110101100101001100000010100010111011000011100010100101111100000110111111101011011111101100111111001001101101010000110011010101100011000101011110011100111100100011000111101101101011110010111111101000111101111111101101110110110111110001101001000000111000000001010100101000011010111101011110000110001000101111000100010111011001001101101111011011001 4
03
12
01
10
1/
0.
1-
1,
1+
0*
1)
1(
0'
0&
b1101011101011110110011011100 %
b10000000000000000000000000000011 $
x#
x"
bx !
$end
