#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021824e29d90 .scope module, "ALU_tb" "ALU_tb" 2 7;
 .timescale -9 -12;
v0000021824f9aca0_0 .var "iDataA", 31 0;
v0000021824f9ade0_0 .var "iDataB", 31 0;
v0000021824f99da0_0 .var "iFunct3", 2 0;
v0000021824f98fe0_0 .var "iFunct7", 6 0;
v0000021824f98b80_0 .net "oData", 31 0, v0000021824f99760_0;  1 drivers
v0000021824f99e40_0 .net "oZero", 0 0, v0000021824f9a480_0;  1 drivers
S_0000021824e26800 .scope task, "check_result" "check_result" 2 29, 2 29 0, S_0000021824e29d90;
 .timescale -9 -12;
v0000021824df5630_0 .var "expected", 31 0;
v0000021824df76b0_0 .var "op_name", 160 1;
TD_ALU_tb.check_result ;
    %delay 10000, 0;
    %load/vec4 v0000021824f98b80_0;
    %load/vec4 v0000021824df5630_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 35 "$display", "[PASS] %s | A:%h B:%h | Result:%h", v0000021824df76b0_0, v0000021824f9aca0_0, v0000021824f9ade0_0, v0000021824f98b80_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 37 "$display", "[FAIL] %s | A:%h B:%h | Result:%h (Exp:%h)", v0000021824df76b0_0, v0000021824f9aca0_0, v0000021824f9ade0_0, v0000021824f98b80_0, v0000021824df5630_0 {0 0 0};
T_0.1 ;
    %end;
S_0000021824e286a0 .scope module, "uut" "ALU" 2 19, 3 13 0, S_0000021824e29d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /INPUT 3 "iFunct3";
    .port_info 3 /INPUT 7 "iFunct7";
    .port_info 4 /OUTPUT 32 "oData";
    .port_info 5 /OUTPUT 1 "oZero";
L_00000218250400d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000021824e20840 .functor XNOR 1, L_0000021824f9ab60, L_00000218250400d0, C4<0>, C4<0>;
L_0000021824e20d10 .functor AND 1, L_0000021824f99ee0, L_0000021824e20840, C4<1>, C4<1>;
L_0000021824e21330 .functor NOT 32, v0000021824f9ade0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000218250401a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000021824e23320 .functor XNOR 1, L_0000021824fa0380, L_00000218250401a8, C4<0>, C4<0>;
L_0000021824e21e20 .functor AND 1, L_0000021824fa2180, L_0000021824e23320, C4<1>, C4<1>;
L_0000021825040088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021824f9ad40_0 .net/2u *"_ivl_0", 2 0, L_0000021825040088;  1 drivers
v0000021824f9a7a0_0 .net *"_ivl_12", 31 0, L_0000021824e21330;  1 drivers
v0000021824f98d60_0 .net *"_ivl_17", 26 0, L_0000021824fa2680;  1 drivers
v0000021824f994e0_0 .net *"_ivl_2", 0 0, L_0000021824f99ee0;  1 drivers
L_0000021825040118 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0000021824f99120_0 .net/2u *"_ivl_20", 31 0, L_0000021825040118;  1 drivers
L_0000021825040160 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000021824f99800_0 .net/2u *"_ivl_24", 2 0, L_0000021825040160;  1 drivers
v0000021824f9ae80_0 .net *"_ivl_26", 0 0, L_0000021824fa2180;  1 drivers
v0000021824f9af20_0 .net *"_ivl_29", 0 0, L_0000021824fa0380;  1 drivers
v0000021824f98ae0_0 .net/2u *"_ivl_30", 0 0, L_00000218250401a8;  1 drivers
v0000021824f99d00_0 .net *"_ivl_32", 0 0, L_0000021824e23320;  1 drivers
v0000021824f99580_0 .net *"_ivl_5", 0 0, L_0000021824f9ab60;  1 drivers
v0000021824f9afc0_0 .net/2u *"_ivl_6", 0 0, L_00000218250400d0;  1 drivers
v0000021824f99080_0 .net *"_ivl_8", 0 0, L_0000021824e20840;  1 drivers
v0000021824f9a3e0_0 .net "adder_b", 31 0, L_0000021824f98900;  1 drivers
v0000021824f99260_0 .net "iDataA", 31 0, v0000021824f9aca0_0;  1 drivers
v0000021824f99bc0_0 .net "iDataB", 31 0, v0000021824f9ade0_0;  1 drivers
v0000021824f98a40_0 .net "iFunct3", 2 0, v0000021824f99da0_0;  1 drivers
v0000021824f9a980_0 .net "iFunct7", 6 0, v0000021824f98fe0_0;  1 drivers
v0000021824f989a0_0 .net "is_sra", 0 0, L_0000021824e21e20;  1 drivers
v0000021824f99620_0 .net "is_sub", 0 0, L_0000021824e20d10;  1 drivers
v0000021824f99760_0 .var "oData", 31 0;
v0000021824f9a480_0 .var "oZero", 0 0;
v0000021824f9aac0_0 .net "overflow", 0 0, L_0000021824fa0420;  1 drivers
v0000021824f99f80_0 .net "shamt", 31 0, L_0000021824fa13c0;  1 drivers
v0000021824f99a80_0 .net "shiftedRes", 31 0, L_000002182509ff30;  1 drivers
v0000021824f9b060_0 .net "slt_res", 31 0, L_000002182508bf30;  1 drivers
v0000021824f9a340_0 .net "sltu_res", 31 0, L_000002182508bd50;  1 drivers
v0000021824f99940_0 .net "wAdderZero", 0 0, L_0000021824f9f7a0;  1 drivers
v0000021824f9a160_0 .net "wAnd", 31 0, L_00000218250c6ef0;  1 drivers
v0000021824f99b20_0 .net "wCout", 0 0, L_0000021824f9ffc0;  1 drivers
v0000021824f9a2a0_0 .net "wOr", 31 0, L_00000218250c5c90;  1 drivers
v0000021824f99c60_0 .net "wSum", 31 0, L_0000021824e21db0;  1 drivers
v0000021824f9aa20_0 .net "wXor", 31 0, L_00000218250c61d0;  1 drivers
E_0000021824de1fa0/0 .event anyedge, v0000021824eaec90_0, v0000021824f999e0_0, v0000021824eaff50_0, v0000021824e87ad0_0;
E_0000021824de1fa0/1 .event anyedge, v0000021824df6e90_0, v0000021824f998a0_0, v0000021824f991c0_0, v0000021824f996c0_0;
E_0000021824de1fa0/2 .event anyedge, v0000021824f99760_0;
E_0000021824de1fa0 .event/or E_0000021824de1fa0/0, E_0000021824de1fa0/1, E_0000021824de1fa0/2;
L_0000021824f99ee0 .cmp/eq 3, v0000021824f99da0_0, L_0000021825040088;
L_0000021824f9ab60 .part v0000021824f98fe0_0, 5, 1;
L_0000021824f98900 .functor MUXZ 32, v0000021824f9ade0_0, L_0000021824e21330, L_0000021824e20d10, C4<>;
L_0000021824fa2680 .part v0000021824f9ade0_0, 5, 27;
L_0000021824fa0420 .reduce/or L_0000021824fa2680;
L_0000021824fa13c0 .functor MUXZ 32, v0000021824f9ade0_0, L_0000021825040118, L_0000021824fa0420, C4<>;
L_0000021824fa2180 .cmp/eq 3, v0000021824f99da0_0, L_0000021825040160;
L_0000021824fa0380 .part v0000021824f98fe0_0, 5, 1;
S_0000021824e296b0 .scope module, "SLTUmod" "setLessThanUnsigned" 3 106, 4 8 0, S_0000021824e286a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /OUTPUT 32 "oData";
v0000021824df6b70_0 .net *"_ivl_1", 0 0, L_000002182508bc10;  1 drivers
L_00000218250410d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021824df5f90_0 .net/2u *"_ivl_10", 31 0, L_00000218250410d8;  1 drivers
L_0000021825041120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021824df6cb0_0 .net/2u *"_ivl_12", 31 0, L_0000021825041120;  1 drivers
v0000021824df5770_0 .net *"_ivl_2", 31 0, L_000002182508aef0;  1 drivers
L_0000021825041048 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021824df5450_0 .net *"_ivl_5", 30 0, L_0000021825041048;  1 drivers
L_0000021825041090 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021824df7890_0 .net/2u *"_ivl_6", 31 0, L_0000021825041090;  1 drivers
v0000021824df6850_0 .net *"_ivl_8", 0 0, L_0000021825089d70;  1 drivers
v0000021824df5db0_0 .net "iDataA", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824df7930_0 .net "iDataB", 31 0, v0000021824f9ade0_0;  alias, 1 drivers
v0000021824df6030_0 .net "iSet", 2 0, L_000002182508bb70;  1 drivers
v0000021824df6e90_0 .net "oData", 31 0, L_000002182508bd50;  alias, 1 drivers
L_000002182508bc10 .part L_000002182508bb70, 2, 1;
L_000002182508aef0 .concat [ 1 31 0 0], L_000002182508bc10, L_0000021825041048;
L_0000021825089d70 .cmp/eq 32, L_000002182508aef0, L_0000021825041090;
L_000002182508bd50 .functor MUXZ 32, L_0000021825041120, L_00000218250410d8, L_0000021825089d70, C4<>;
S_0000021824e29840 .scope module, "SLTUcomp" "Comparator" 4 15, 5 7 0, S_0000021824e296b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /OUTPUT 3 "oData";
v0000021824df6a30_0 .net *"_ivl_12", 0 0, L_000002182508b5d0;  1 drivers
L_0000021825040f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021824df6490_0 .net/2u *"_ivl_14", 0 0, L_0000021825040f28;  1 drivers
L_0000021825040f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824df71b0_0 .net/2u *"_ivl_16", 0 0, L_0000021825040f70;  1 drivers
v0000021824df6670_0 .net *"_ivl_18", 0 0, L_000002182508a630;  1 drivers
v0000021824df6df0_0 .net *"_ivl_2", 0 0, L_000002182508b3f0;  1 drivers
v0000021824df7390_0 .net *"_ivl_23", 0 0, L_000002182508ac70;  1 drivers
L_0000021825040fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021824df5b30_0 .net/2u *"_ivl_25", 0 0, L_0000021825040fb8;  1 drivers
L_0000021825041000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824df59f0_0 .net/2u *"_ivl_27", 0 0, L_0000021825041000;  1 drivers
v0000021824df6ad0_0 .net *"_ivl_29", 0 0, L_0000021825089b90;  1 drivers
L_0000021825040e98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021824df7430_0 .net/2u *"_ivl_4", 0 0, L_0000021825040e98;  1 drivers
L_0000021825040ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824df68f0_0 .net/2u *"_ivl_6", 0 0, L_0000021825040ee0;  1 drivers
v0000021824df67b0_0 .net *"_ivl_8", 0 0, L_000002182508b350;  1 drivers
v0000021824df6170_0 .net "iDataA", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824df7570_0 .net "iDataB", 31 0, v0000021824f9ade0_0;  alias, 1 drivers
v0000021824df5d10_0 .net "oData", 2 0, L_000002182508bb70;  alias, 1 drivers
L_000002182508b3f0 .cmp/gt 32, v0000021824f9aca0_0, v0000021824f9ade0_0;
L_000002182508b350 .functor MUXZ 1, L_0000021825040ee0, L_0000021825040e98, L_000002182508b3f0, C4<>;
L_000002182508b5d0 .cmp/eq 32, v0000021824f9aca0_0, v0000021824f9ade0_0;
L_000002182508a630 .functor MUXZ 1, L_0000021825040f70, L_0000021825040f28, L_000002182508b5d0, C4<>;
L_000002182508bb70 .concat8 [ 1 1 1 0], L_000002182508b350, L_000002182508a630, L_0000021825089b90;
L_000002182508ac70 .cmp/gt 32, v0000021824f9ade0_0, v0000021824f9aca0_0;
L_0000021825089b90 .functor MUXZ 1, L_0000021825041000, L_0000021825040fb8, L_000002182508ac70, C4<>;
S_000002182499f770 .scope module, "SLTmod" "setLessThan" 3 98, 6 8 0, S_0000021824e286a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /OUTPUT 32 "oData";
L_00000218250d0ce0 .functor NOT 32, v0000021824f9aca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000218250d2f00 .functor NOT 32, v0000021824f9ade0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021824e87170_0 .net *"_ivl_13", 0 0, L_000002182508c1b0;  1 drivers
v0000021824e889d0_0 .net *"_ivl_14", 31 0, L_0000021825089eb0;  1 drivers
L_0000021825040d78 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021824e86f90_0 .net *"_ivl_17", 30 0, L_0000021825040d78;  1 drivers
L_0000021825040dc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021824e87530_0 .net/2u *"_ivl_18", 31 0, L_0000021825040dc0;  1 drivers
v0000021824e873f0_0 .net *"_ivl_20", 0 0, L_000002182508b170;  1 drivers
L_0000021825040e08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021824e869f0_0 .net/2u *"_ivl_22", 31 0, L_0000021825040e08;  1 drivers
L_0000021825040e50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021824e87350_0 .net/2u *"_ivl_24", 31 0, L_0000021825040e50;  1 drivers
v0000021824e875d0_0 .net "dataAtwo", 31 0, L_00000218250d2d40;  1 drivers
v0000021824e88c50_0 .net "dataBtwo", 31 0, L_00000218250c65c0;  1 drivers
v0000021824e87490_0 .net "iDataA", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824e87a30_0 .net "iDataB", 31 0, v0000021824f9ade0_0;  alias, 1 drivers
v0000021824e86bd0_0 .net "iSet", 2 0, L_000002182508b210;  1 drivers
v0000021824e88b10_0 .net "invertA", 31 0, L_00000218250d0ce0;  1 drivers
v0000021824e86db0_0 .net "invertB", 31 0, L_00000218250d2f00;  1 drivers
v0000021824e86e50_0 .net "oCout", 0 0, L_00000218250a45d0;  1 drivers
v0000021824e86ef0_0 .net "oCoutB", 0 0, L_000002182508a450;  1 drivers
v0000021824e87ad0_0 .net "oData", 31 0, L_000002182508bf30;  alias, 1 drivers
v0000021824e87670_0 .net "oZero", 0 0, L_00000218250a4850;  1 drivers
v0000021824e87d50_0 .net "oZeroB", 0 0, L_000002182508af90;  1 drivers
L_000002182508c1b0 .part L_000002182508b210, 2, 1;
L_0000021825089eb0 .concat [ 1 31 0 0], L_000002182508c1b0, L_0000021825040d78;
L_000002182508b170 .cmp/eq 32, L_0000021825089eb0, L_0000021825040dc0;
L_000002182508bf30 .functor MUXZ 32, L_0000021825040e50, L_0000021825040e08, L_000002182508b170, C4<>;
S_000002182499f900 .scope module, "SLTcomp" "Comparator" 6 48, 5 7 0, S_000002182499f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /OUTPUT 3 "oData";
v0000021824df6f30_0 .net *"_ivl_12", 0 0, L_000002182508b0d0;  1 drivers
L_0000021825040c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021824df79d0_0 .net/2u *"_ivl_14", 0 0, L_0000021825040c58;  1 drivers
L_0000021825040ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824df7250_0 .net/2u *"_ivl_16", 0 0, L_0000021825040ca0;  1 drivers
v0000021824df6fd0_0 .net *"_ivl_18", 0 0, L_000002182508a6d0;  1 drivers
v0000021824df7b10_0 .net *"_ivl_2", 0 0, L_000002182508b030;  1 drivers
v0000021824df72f0_0 .net *"_ivl_23", 0 0, L_000002182508a4f0;  1 drivers
L_0000021825040ce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021824df54f0_0 .net/2u *"_ivl_25", 0 0, L_0000021825040ce8;  1 drivers
L_0000021825040d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824df5ef0_0 .net/2u *"_ivl_27", 0 0, L_0000021825040d30;  1 drivers
v0000021824df6210_0 .net *"_ivl_29", 0 0, L_000002182508b2b0;  1 drivers
L_0000021825040bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021824df7070_0 .net/2u *"_ivl_4", 0 0, L_0000021825040bc8;  1 drivers
L_0000021825040c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824df7110_0 .net/2u *"_ivl_6", 0 0, L_0000021825040c10;  1 drivers
v0000021824df53b0_0 .net *"_ivl_8", 0 0, L_000002182508a3b0;  1 drivers
v0000021824df5590_0 .net "iDataA", 31 0, L_00000218250d2d40;  alias, 1 drivers
v0000021824df5810_0 .net "iDataB", 31 0, L_00000218250c65c0;  alias, 1 drivers
v0000021824df58b0_0 .net "oData", 2 0, L_000002182508b210;  alias, 1 drivers
L_000002182508b030 .cmp/gt 32, L_00000218250d2d40, L_00000218250c65c0;
L_000002182508a3b0 .functor MUXZ 1, L_0000021825040c10, L_0000021825040bc8, L_000002182508b030, C4<>;
L_000002182508b0d0 .cmp/eq 32, L_00000218250d2d40, L_00000218250c65c0;
L_000002182508a6d0 .functor MUXZ 1, L_0000021825040ca0, L_0000021825040c58, L_000002182508b0d0, C4<>;
L_000002182508b210 .concat8 [ 1 1 1 0], L_000002182508a3b0, L_000002182508a6d0, L_000002182508b2b0;
L_000002182508a4f0 .cmp/gt 32, L_00000218250c65c0, L_00000218250d2d40;
L_000002182508b2b0 .functor MUXZ 1, L_0000021825040d30, L_0000021825040ce8, L_000002182508a4f0, C4<>;
S_00000218249ac970 .scope module, "adderA" "LCA" 6 20, 7 2 0, S_000002182499f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /INPUT 1 "iCin";
    .port_info 3 /OUTPUT 32 "oData";
    .port_info 4 /OUTPUT 1 "oCout";
    .port_info 5 /OUTPUT 1 "oZero";
L_00000218250d2d40 .functor BUFZ 32, L_00000218250a4170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021824e7c8b0_0 .net "c12", 0 0, L_00000218250a13d0;  1 drivers
v0000021824e7e930_0 .net "c16", 0 0, L_00000218250a1ab0;  1 drivers
v0000021824e7ed90_0 .net "c20", 0 0, L_00000218250a0c50;  1 drivers
v0000021824e7dad0_0 .net "c24", 0 0, L_00000218250a52f0;  1 drivers
v0000021824e7c950_0 .net "c28", 0 0, L_00000218250a3ef0;  1 drivers
v0000021824e7e7f0_0 .net "c4", 0 0, L_000002182509fa30;  1 drivers
v0000021824e7e070_0 .net "c8", 0 0, L_00000218250a2730;  1 drivers
L_0000021825040af0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824e7df30_0 .net "iCin", 0 0, L_0000021825040af0;  1 drivers
v0000021824e7cd10_0 .net "iDataA", 31 0, L_00000218250d0ce0;  alias, 1 drivers
L_0000021825040aa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021824e7ef70_0 .net "iDataB", 31 0, L_0000021825040aa8;  1 drivers
v0000021824e7dfd0_0 .net "oCout", 0 0, L_00000218250a45d0;  alias, 1 drivers
v0000021824e7eb10_0 .net "oData", 31 0, L_00000218250d2d40;  alias, 1 drivers
v0000021824e7cdb0_0 .net "oZero", 0 0, L_00000218250a4850;  alias, 1 drivers
v0000021824e7d990_0 .net "sum", 31 0, L_00000218250a4170;  1 drivers
L_000002182509ffd0 .part L_00000218250d0ce0, 0, 4;
L_000002182509e8b0 .part L_0000021825040aa8, 0, 4;
L_00000218250a2370 .part L_00000218250d0ce0, 4, 4;
L_00000218250a1dd0 .part L_0000021825040aa8, 4, 4;
L_00000218250a0b10 .part L_00000218250d0ce0, 8, 4;
L_00000218250a1e70 .part L_0000021825040aa8, 8, 4;
L_00000218250a07f0 .part L_00000218250d0ce0, 12, 4;
L_00000218250a1b50 .part L_0000021825040aa8, 12, 4;
L_00000218250a22d0 .part L_00000218250d0ce0, 16, 4;
L_00000218250a0430 .part L_0000021825040aa8, 16, 4;
L_00000218250a2b90 .part L_00000218250d0ce0, 20, 4;
L_00000218250a2ff0 .part L_0000021825040aa8, 20, 4;
L_00000218250a2c30 .part L_00000218250d0ce0, 24, 4;
L_00000218250a38b0 .part L_0000021825040aa8, 24, 4;
L_00000218250a31d0 .part L_00000218250d0ce0, 28, 4;
L_00000218250a4670 .part L_0000021825040aa8, 28, 4;
LS_00000218250a4170_0_0 .concat8 [ 4 4 4 4], L_00000218250d1d10, L_00000218250d0e30, L_00000218250d14c0, L_00000218250d0c00;
LS_00000218250a4170_0_4 .concat8 [ 4 4 4 4], L_00000218250d2090, L_00000218250d3130, L_00000218250d28e0, L_00000218250d39f0;
L_00000218250a4170 .concat8 [ 16 16 0 0], LS_00000218250a4170_0_0, LS_00000218250a4170_0_4;
L_00000218250a4850 .reduce/nor L_00000218250a4170;
S_00000218249acb00 .scope module, "bit0_3" "LCA4" 7 17, 7 34 0, S_00000218249ac970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d06c0 .functor AND 4, L_000002182509ffd0, L_000002182509e8b0, C4<1111>, C4<1111>;
L_00000218250d1f40 .functor XOR 4, L_000002182509ffd0, L_000002182509e8b0, C4<0000>, C4<0000>;
L_00000218250d0960 .functor BUFZ 1, L_0000021825040af0, C4<0>, C4<0>, C4<0>;
L_00000218250d1ca0 .functor AND 1, L_000002182509e310, L_000002182509eef0, C4<1>, C4<1>;
L_00000218250d0ab0 .functor OR 1, L_000002182509ef90, L_00000218250d1ca0, C4<0>, C4<0>;
L_00000218250d1ae0 .functor AND 1, L_000002182509fe90, L_000002182509f350, C4<1>, C4<1>;
L_00000218250d15a0 .functor OR 1, L_000002182509f030, L_00000218250d1ae0, C4<0>, C4<0>;
L_00000218250d0420 .functor AND 1, L_000002182509e6d0, L_000002182509fc10, C4<1>, C4<1>;
L_00000218250d1920 .functor OR 1, L_000002182509e630, L_00000218250d0420, C4<0>, C4<0>;
L_00000218250d1760 .functor AND 1, L_000002182509e950, L_000002182509f990, C4<1>, C4<1>;
L_00000218250d1a00 .functor OR 1, L_000002182509e130, L_00000218250d1760, C4<0>, C4<0>;
L_00000218250d1d10 .functor XOR 4, L_00000218250d1f40, L_000002182509e810, C4<0000>, C4<0000>;
v0000021824df5950_0 .net *"_ivl_11", 0 0, L_000002182509ef90;  1 drivers
v0000021824df5a90_0 .net *"_ivl_13", 0 0, L_000002182509e310;  1 drivers
v0000021824df5bd0_0 .net *"_ivl_15", 0 0, L_000002182509eef0;  1 drivers
v0000021824df5e50_0 .net *"_ivl_16", 0 0, L_00000218250d1ca0;  1 drivers
v0000021824df8470_0 .net *"_ivl_18", 0 0, L_00000218250d0ab0;  1 drivers
v0000021824df7f70_0 .net *"_ivl_23", 0 0, L_000002182509f030;  1 drivers
v0000021824df7cf0_0 .net *"_ivl_25", 0 0, L_000002182509fe90;  1 drivers
v0000021824df83d0_0 .net *"_ivl_27", 0 0, L_000002182509f350;  1 drivers
v0000021824df7ed0_0 .net *"_ivl_28", 0 0, L_00000218250d1ae0;  1 drivers
v0000021824df81f0_0 .net *"_ivl_30", 0 0, L_00000218250d15a0;  1 drivers
v0000021824df8150_0 .net *"_ivl_35", 0 0, L_000002182509e630;  1 drivers
v0000021824df8510_0 .net *"_ivl_37", 0 0, L_000002182509e6d0;  1 drivers
v0000021824df8290_0 .net *"_ivl_39", 0 0, L_000002182509fc10;  1 drivers
v0000021824df7bb0_0 .net *"_ivl_40", 0 0, L_00000218250d0420;  1 drivers
v0000021824df8330_0 .net *"_ivl_42", 0 0, L_00000218250d1920;  1 drivers
v0000021824df7c50_0 .net *"_ivl_48", 0 0, L_000002182509e130;  1 drivers
v0000021824df7d90_0 .net *"_ivl_50", 0 0, L_000002182509e950;  1 drivers
v0000021824df8010_0 .net *"_ivl_52", 0 0, L_000002182509f990;  1 drivers
v0000021824df7e30_0 .net *"_ivl_53", 0 0, L_00000218250d1760;  1 drivers
v0000021824df80b0_0 .net *"_ivl_55", 0 0, L_00000218250d1a00;  1 drivers
v0000021824df88d0_0 .net *"_ivl_58", 3 0, L_000002182509e810;  1 drivers
v0000021824df85b0_0 .net *"_ivl_7", 0 0, L_00000218250d0960;  1 drivers
v0000021824df8a10_0 .net "a", 3 0, L_000002182509ffd0;  1 drivers
v0000021824df8790_0 .net "b", 3 0, L_000002182509e8b0;  1 drivers
v0000021824df8650_0 .net "c", 4 0, L_000002182509f8f0;  1 drivers
v0000021824df86f0_0 .net "cin", 0 0, L_0000021825040af0;  alias, 1 drivers
v0000021824df8830_0 .net "cout", 0 0, L_000002182509fa30;  alias, 1 drivers
v0000021824df8970_0 .net "g", 3 0, L_00000218250d06c0;  1 drivers
v0000021824de9bf0_0 .net "p", 3 0, L_00000218250d1f40;  1 drivers
v0000021824dea550_0 .net "s", 3 0, L_00000218250d1d10;  1 drivers
L_000002182509ef90 .part L_00000218250d06c0, 0, 1;
L_000002182509e310 .part L_00000218250d1f40, 0, 1;
L_000002182509eef0 .part L_000002182509f8f0, 0, 1;
L_000002182509f030 .part L_00000218250d06c0, 1, 1;
L_000002182509fe90 .part L_00000218250d1f40, 1, 1;
L_000002182509f350 .part L_000002182509f8f0, 1, 1;
L_000002182509e630 .part L_00000218250d06c0, 2, 1;
L_000002182509e6d0 .part L_00000218250d1f40, 2, 1;
L_000002182509fc10 .part L_000002182509f8f0, 2, 1;
LS_000002182509f8f0_0_0 .concat8 [ 1 1 1 1], L_00000218250d0960, L_00000218250d0ab0, L_00000218250d15a0, L_00000218250d1920;
LS_000002182509f8f0_0_4 .concat8 [ 1 0 0 0], L_00000218250d1a00;
L_000002182509f8f0 .concat8 [ 4 1 0 0], LS_000002182509f8f0_0_0, LS_000002182509f8f0_0_4;
L_000002182509e130 .part L_00000218250d06c0, 3, 1;
L_000002182509e950 .part L_00000218250d1f40, 3, 1;
L_000002182509f990 .part L_000002182509f8f0, 3, 1;
L_000002182509e810 .part L_000002182509f8f0, 0, 4;
L_000002182509fa30 .part L_000002182509f8f0, 4, 1;
S_00000218249a9c00 .scope module, "bit12_15" "LCA4" 7 20, 7 34 0, S_00000218249ac970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d10d0 .functor AND 4, L_00000218250a07f0, L_00000218250a1b50, C4<1111>, C4<1111>;
L_00000218250d1c30 .functor XOR 4, L_00000218250a07f0, L_00000218250a1b50, C4<0000>, C4<0000>;
L_00000218250d11b0 .functor BUFZ 1, L_00000218250a13d0, C4<0>, C4<0>, C4<0>;
L_00000218250d1840 .functor AND 1, L_00000218250a1a10, L_00000218250a1510, C4<1>, C4<1>;
L_00000218250d18b0 .functor OR 1, L_00000218250a1f10, L_00000218250d1840, C4<0>, C4<0>;
L_00000218250d1220 .functor AND 1, L_00000218250a0bb0, L_00000218250a2190, C4<1>, C4<1>;
L_00000218250d1290 .functor OR 1, L_00000218250a25f0, L_00000218250d1220, C4<0>, C4<0>;
L_00000218250d1300 .functor AND 1, L_00000218250a2550, L_00000218250a27d0, C4<1>, C4<1>;
L_00000218250d08f0 .functor OR 1, L_00000218250a24b0, L_00000218250d1300, C4<0>, C4<0>;
L_00000218250d0b90 .functor AND 1, L_00000218250a15b0, L_00000218250a2870, C4<1>, C4<1>;
L_00000218250d32f0 .functor OR 1, L_00000218250a29b0, L_00000218250d0b90, C4<0>, C4<0>;
L_00000218250d0c00 .functor XOR 4, L_00000218250d1c30, L_00000218250a2910, C4<0000>, C4<0000>;
v0000021824deaaf0_0 .net *"_ivl_11", 0 0, L_00000218250a1f10;  1 drivers
v0000021824de9e70_0 .net *"_ivl_13", 0 0, L_00000218250a1a10;  1 drivers
v0000021824dea9b0_0 .net *"_ivl_15", 0 0, L_00000218250a1510;  1 drivers
v0000021824deae10_0 .net *"_ivl_16", 0 0, L_00000218250d1840;  1 drivers
v0000021824de9010_0 .net *"_ivl_18", 0 0, L_00000218250d18b0;  1 drivers
v0000021824dea190_0 .net *"_ivl_23", 0 0, L_00000218250a25f0;  1 drivers
v0000021824de9d30_0 .net *"_ivl_25", 0 0, L_00000218250a0bb0;  1 drivers
v0000021824de95b0_0 .net *"_ivl_27", 0 0, L_00000218250a2190;  1 drivers
v0000021824dead70_0 .net *"_ivl_28", 0 0, L_00000218250d1220;  1 drivers
v0000021824de9290_0 .net *"_ivl_30", 0 0, L_00000218250d1290;  1 drivers
v0000021824deacd0_0 .net *"_ivl_35", 0 0, L_00000218250a24b0;  1 drivers
v0000021824de9470_0 .net *"_ivl_37", 0 0, L_00000218250a2550;  1 drivers
v0000021824deaeb0_0 .net *"_ivl_39", 0 0, L_00000218250a27d0;  1 drivers
v0000021824dea2d0_0 .net *"_ivl_40", 0 0, L_00000218250d1300;  1 drivers
v0000021824deb1d0_0 .net *"_ivl_42", 0 0, L_00000218250d08f0;  1 drivers
v0000021824de9fb0_0 .net *"_ivl_48", 0 0, L_00000218250a29b0;  1 drivers
v0000021824deaa50_0 .net *"_ivl_50", 0 0, L_00000218250a15b0;  1 drivers
v0000021824de9c90_0 .net *"_ivl_52", 0 0, L_00000218250a2870;  1 drivers
v0000021824dea5f0_0 .net *"_ivl_53", 0 0, L_00000218250d0b90;  1 drivers
v0000021824deab90_0 .net *"_ivl_55", 0 0, L_00000218250d32f0;  1 drivers
v0000021824dea230_0 .net *"_ivl_58", 3 0, L_00000218250a2910;  1 drivers
v0000021824deb130_0 .net *"_ivl_7", 0 0, L_00000218250d11b0;  1 drivers
v0000021824de8bb0_0 .net "a", 3 0, L_00000218250a07f0;  1 drivers
v0000021824deac30_0 .net "b", 3 0, L_00000218250a1b50;  1 drivers
v0000021824dea0f0_0 .net "c", 4 0, L_00000218250a0a70;  1 drivers
v0000021824de9dd0_0 .net "cin", 0 0, L_00000218250a13d0;  alias, 1 drivers
v0000021824deb270_0 .net "cout", 0 0, L_00000218250a1ab0;  alias, 1 drivers
v0000021824dea370_0 .net "g", 3 0, L_00000218250d10d0;  1 drivers
v0000021824deaf50_0 .net "p", 3 0, L_00000218250d1c30;  1 drivers
v0000021824deaff0_0 .net "s", 3 0, L_00000218250d0c00;  1 drivers
L_00000218250a1f10 .part L_00000218250d10d0, 0, 1;
L_00000218250a1a10 .part L_00000218250d1c30, 0, 1;
L_00000218250a1510 .part L_00000218250a0a70, 0, 1;
L_00000218250a25f0 .part L_00000218250d10d0, 1, 1;
L_00000218250a0bb0 .part L_00000218250d1c30, 1, 1;
L_00000218250a2190 .part L_00000218250a0a70, 1, 1;
L_00000218250a24b0 .part L_00000218250d10d0, 2, 1;
L_00000218250a2550 .part L_00000218250d1c30, 2, 1;
L_00000218250a27d0 .part L_00000218250a0a70, 2, 1;
LS_00000218250a0a70_0_0 .concat8 [ 1 1 1 1], L_00000218250d11b0, L_00000218250d18b0, L_00000218250d1290, L_00000218250d08f0;
LS_00000218250a0a70_0_4 .concat8 [ 1 0 0 0], L_00000218250d32f0;
L_00000218250a0a70 .concat8 [ 4 1 0 0], LS_00000218250a0a70_0_0, LS_00000218250a0a70_0_4;
L_00000218250a29b0 .part L_00000218250d10d0, 3, 1;
L_00000218250a15b0 .part L_00000218250d1c30, 3, 1;
L_00000218250a2870 .part L_00000218250a0a70, 3, 1;
L_00000218250a2910 .part L_00000218250a0a70, 0, 4;
L_00000218250a1ab0 .part L_00000218250a0a70, 4, 1;
S_00000218249a9d90 .scope module, "bit16_19" "LCA4" 7 21, 7 34 0, S_00000218249ac970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d26b0 .functor AND 4, L_00000218250a22d0, L_00000218250a0430, C4<1111>, C4<1111>;
L_00000218250d2100 .functor XOR 4, L_00000218250a22d0, L_00000218250a0430, C4<0000>, C4<0000>;
L_00000218250d21e0 .functor BUFZ 1, L_00000218250a1ab0, C4<0>, C4<0>, C4<0>;
L_00000218250d2b10 .functor AND 1, L_00000218250a18d0, L_00000218250a0890, C4<1>, C4<1>;
L_00000218250d3360 .functor OR 1, L_00000218250a0750, L_00000218250d2b10, C4<0>, C4<0>;
L_00000218250d25d0 .functor AND 1, L_00000218250a1c90, L_00000218250a1650, C4<1>, C4<1>;
L_00000218250d2950 .functor OR 1, L_00000218250a1830, L_00000218250d25d0, C4<0>, C4<0>;
L_00000218250d3590 .functor AND 1, L_00000218250a1fb0, L_00000218250a0d90, C4<1>, C4<1>;
L_00000218250d2a30 .functor OR 1, L_00000218250a0ed0, L_00000218250d3590, C4<0>, C4<0>;
L_00000218250d3670 .functor AND 1, L_00000218250a20f0, L_00000218250a2230, C4<1>, C4<1>;
L_00000218250d3600 .functor OR 1, L_00000218250a2a50, L_00000218250d3670, C4<0>, C4<0>;
L_00000218250d2090 .functor XOR 4, L_00000218250d2100, L_00000218250a2af0, C4<0000>, C4<0000>;
v0000021824dea050_0 .net *"_ivl_11", 0 0, L_00000218250a0750;  1 drivers
v0000021824de8d90_0 .net *"_ivl_13", 0 0, L_00000218250a18d0;  1 drivers
v0000021824de8c50_0 .net *"_ivl_15", 0 0, L_00000218250a0890;  1 drivers
v0000021824deb090_0 .net *"_ivl_16", 0 0, L_00000218250d2b10;  1 drivers
v0000021824de9f10_0 .net *"_ivl_18", 0 0, L_00000218250d3360;  1 drivers
v0000021824dea410_0 .net *"_ivl_23", 0 0, L_00000218250a1830;  1 drivers
v0000021824de98d0_0 .net *"_ivl_25", 0 0, L_00000218250a1c90;  1 drivers
v0000021824de90b0_0 .net *"_ivl_27", 0 0, L_00000218250a1650;  1 drivers
v0000021824deb310_0 .net *"_ivl_28", 0 0, L_00000218250d25d0;  1 drivers
v0000021824de8cf0_0 .net *"_ivl_30", 0 0, L_00000218250d2950;  1 drivers
v0000021824dea4b0_0 .net *"_ivl_35", 0 0, L_00000218250a0ed0;  1 drivers
v0000021824dea690_0 .net *"_ivl_37", 0 0, L_00000218250a1fb0;  1 drivers
v0000021824de8e30_0 .net *"_ivl_39", 0 0, L_00000218250a0d90;  1 drivers
v0000021824de8ed0_0 .net *"_ivl_40", 0 0, L_00000218250d3590;  1 drivers
v0000021824de8f70_0 .net *"_ivl_42", 0 0, L_00000218250d2a30;  1 drivers
v0000021824dea730_0 .net *"_ivl_48", 0 0, L_00000218250a2a50;  1 drivers
v0000021824dea7d0_0 .net *"_ivl_50", 0 0, L_00000218250a20f0;  1 drivers
v0000021824de9150_0 .net *"_ivl_52", 0 0, L_00000218250a2230;  1 drivers
v0000021824de9a10_0 .net *"_ivl_53", 0 0, L_00000218250d3670;  1 drivers
v0000021824de91f0_0 .net *"_ivl_55", 0 0, L_00000218250d3600;  1 drivers
v0000021824de9330_0 .net *"_ivl_58", 3 0, L_00000218250a2af0;  1 drivers
v0000021824de93d0_0 .net *"_ivl_7", 0 0, L_00000218250d21e0;  1 drivers
v0000021824de9510_0 .net "a", 3 0, L_00000218250a22d0;  1 drivers
v0000021824de9650_0 .net "b", 3 0, L_00000218250a0430;  1 drivers
v0000021824de96f0_0 .net "c", 4 0, L_00000218250a2050;  1 drivers
v0000021824de9790_0 .net "cin", 0 0, L_00000218250a1ab0;  alias, 1 drivers
v0000021824de9830_0 .net "cout", 0 0, L_00000218250a0c50;  alias, 1 drivers
v0000021824dea870_0 .net "g", 3 0, L_00000218250d26b0;  1 drivers
v0000021824dea910_0 .net "p", 3 0, L_00000218250d2100;  1 drivers
v0000021824de9970_0 .net "s", 3 0, L_00000218250d2090;  1 drivers
L_00000218250a0750 .part L_00000218250d26b0, 0, 1;
L_00000218250a18d0 .part L_00000218250d2100, 0, 1;
L_00000218250a0890 .part L_00000218250a2050, 0, 1;
L_00000218250a1830 .part L_00000218250d26b0, 1, 1;
L_00000218250a1c90 .part L_00000218250d2100, 1, 1;
L_00000218250a1650 .part L_00000218250a2050, 1, 1;
L_00000218250a0ed0 .part L_00000218250d26b0, 2, 1;
L_00000218250a1fb0 .part L_00000218250d2100, 2, 1;
L_00000218250a0d90 .part L_00000218250a2050, 2, 1;
LS_00000218250a2050_0_0 .concat8 [ 1 1 1 1], L_00000218250d21e0, L_00000218250d3360, L_00000218250d2950, L_00000218250d2a30;
LS_00000218250a2050_0_4 .concat8 [ 1 0 0 0], L_00000218250d3600;
L_00000218250a2050 .concat8 [ 4 1 0 0], LS_00000218250a2050_0_0, LS_00000218250a2050_0_4;
L_00000218250a2a50 .part L_00000218250d26b0, 3, 1;
L_00000218250a20f0 .part L_00000218250d2100, 3, 1;
L_00000218250a2230 .part L_00000218250a2050, 3, 1;
L_00000218250a2af0 .part L_00000218250a2050, 0, 4;
L_00000218250a0c50 .part L_00000218250a2050, 4, 1;
S_000002182499c010 .scope module, "bit20_23" "LCA4" 7 22, 7 34 0, S_00000218249ac970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d3b40 .functor AND 4, L_00000218250a2b90, L_00000218250a2ff0, C4<1111>, C4<1111>;
L_00000218250d2560 .functor XOR 4, L_00000218250a2b90, L_00000218250a2ff0, C4<0000>, C4<0000>;
L_00000218250d2170 .functor BUFZ 1, L_00000218250a0c50, C4<0>, C4<0>, C4<0>;
L_00000218250d2f70 .functor AND 1, L_00000218250a04d0, L_00000218250a0570, C4<1>, C4<1>;
L_00000218250d2b80 .functor OR 1, L_00000218250a0cf0, L_00000218250d2f70, C4<0>, C4<0>;
L_00000218250d2640 .functor AND 1, L_00000218250a09d0, L_00000218250a0e30, C4<1>, C4<1>;
L_00000218250d2790 .functor OR 1, L_00000218250a0930, L_00000218250d2640, C4<0>, C4<0>;
L_00000218250d3750 .functor AND 1, L_00000218250a43f0, L_00000218250a51b0, C4<1>, C4<1>;
L_00000218250d29c0 .functor OR 1, L_00000218250a4f30, L_00000218250d3750, C4<0>, C4<0>;
L_00000218250d36e0 .functor AND 1, L_00000218250a42b0, L_00000218250a5250, C4<1>, C4<1>;
L_00000218250d2250 .functor OR 1, L_00000218250a4c10, L_00000218250d36e0, C4<0>, C4<0>;
L_00000218250d3130 .functor XOR 4, L_00000218250d2560, L_00000218250a4990, C4<0000>, C4<0000>;
v0000021824de9ab0_0 .net *"_ivl_11", 0 0, L_00000218250a0cf0;  1 drivers
v0000021824de9b50_0 .net *"_ivl_13", 0 0, L_00000218250a04d0;  1 drivers
v0000021824decdf0_0 .net *"_ivl_15", 0 0, L_00000218250a0570;  1 drivers
v0000021824deb810_0 .net *"_ivl_16", 0 0, L_00000218250d2f70;  1 drivers
v0000021824ded610_0 .net *"_ivl_18", 0 0, L_00000218250d2b80;  1 drivers
v0000021824decd50_0 .net *"_ivl_23", 0 0, L_00000218250a0930;  1 drivers
v0000021824deb8b0_0 .net *"_ivl_25", 0 0, L_00000218250a09d0;  1 drivers
v0000021824ded570_0 .net *"_ivl_27", 0 0, L_00000218250a0e30;  1 drivers
v0000021824dec710_0 .net *"_ivl_28", 0 0, L_00000218250d2640;  1 drivers
v0000021824dec7b0_0 .net *"_ivl_30", 0 0, L_00000218250d2790;  1 drivers
v0000021824dec0d0_0 .net *"_ivl_35", 0 0, L_00000218250a4f30;  1 drivers
v0000021824deb950_0 .net *"_ivl_37", 0 0, L_00000218250a43f0;  1 drivers
v0000021824ded750_0 .net *"_ivl_39", 0 0, L_00000218250a51b0;  1 drivers
v0000021824debbd0_0 .net *"_ivl_40", 0 0, L_00000218250d3750;  1 drivers
v0000021824deb630_0 .net *"_ivl_42", 0 0, L_00000218250d29c0;  1 drivers
v0000021824dec170_0 .net *"_ivl_48", 0 0, L_00000218250a4c10;  1 drivers
v0000021824deca30_0 .net *"_ivl_50", 0 0, L_00000218250a42b0;  1 drivers
v0000021824ded1b0_0 .net *"_ivl_52", 0 0, L_00000218250a5250;  1 drivers
v0000021824ded430_0 .net *"_ivl_53", 0 0, L_00000218250d36e0;  1 drivers
v0000021824dec490_0 .net *"_ivl_55", 0 0, L_00000218250d2250;  1 drivers
v0000021824dece90_0 .net *"_ivl_58", 3 0, L_00000218250a4990;  1 drivers
v0000021824ded6b0_0 .net *"_ivl_7", 0 0, L_00000218250d2170;  1 drivers
v0000021824ded2f0_0 .net "a", 3 0, L_00000218250a2b90;  1 drivers
v0000021824dec670_0 .net "b", 3 0, L_00000218250a2ff0;  1 drivers
v0000021824deb4f0_0 .net "c", 4 0, L_00000218250a4710;  1 drivers
v0000021824deb6d0_0 .net "cin", 0 0, L_00000218250a0c50;  alias, 1 drivers
v0000021824ded7f0_0 .net "cout", 0 0, L_00000218250a52f0;  alias, 1 drivers
v0000021824deb590_0 .net "g", 3 0, L_00000218250d3b40;  1 drivers
v0000021824ded250_0 .net "p", 3 0, L_00000218250d2560;  1 drivers
v0000021824debef0_0 .net "s", 3 0, L_00000218250d3130;  1 drivers
L_00000218250a0cf0 .part L_00000218250d3b40, 0, 1;
L_00000218250a04d0 .part L_00000218250d2560, 0, 1;
L_00000218250a0570 .part L_00000218250a4710, 0, 1;
L_00000218250a0930 .part L_00000218250d3b40, 1, 1;
L_00000218250a09d0 .part L_00000218250d2560, 1, 1;
L_00000218250a0e30 .part L_00000218250a4710, 1, 1;
L_00000218250a4f30 .part L_00000218250d3b40, 2, 1;
L_00000218250a43f0 .part L_00000218250d2560, 2, 1;
L_00000218250a51b0 .part L_00000218250a4710, 2, 1;
LS_00000218250a4710_0_0 .concat8 [ 1 1 1 1], L_00000218250d2170, L_00000218250d2b80, L_00000218250d2790, L_00000218250d29c0;
LS_00000218250a4710_0_4 .concat8 [ 1 0 0 0], L_00000218250d2250;
L_00000218250a4710 .concat8 [ 4 1 0 0], LS_00000218250a4710_0_0, LS_00000218250a4710_0_4;
L_00000218250a4c10 .part L_00000218250d3b40, 3, 1;
L_00000218250a42b0 .part L_00000218250d2560, 3, 1;
L_00000218250a5250 .part L_00000218250a4710, 3, 1;
L_00000218250a4990 .part L_00000218250a4710, 0, 4;
L_00000218250a52f0 .part L_00000218250a4710, 4, 1;
S_000002182499c1a0 .scope module, "bit24_27" "LCA4" 7 23, 7 34 0, S_00000218249ac970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d3050 .functor AND 4, L_00000218250a2c30, L_00000218250a38b0, C4<1111>, C4<1111>;
L_00000218250d31a0 .functor XOR 4, L_00000218250a2c30, L_00000218250a38b0, C4<0000>, C4<0000>;
L_00000218250d3280 .functor BUFZ 1, L_00000218250a52f0, C4<0>, C4<0>, C4<0>;
L_00000218250d2020 .functor AND 1, L_00000218250a3590, L_00000218250a3450, C4<1>, C4<1>;
L_00000218250d33d0 .functor OR 1, L_00000218250a4ad0, L_00000218250d2020, C4<0>, C4<0>;
L_00000218250d2e20 .functor AND 1, L_00000218250a3950, L_00000218250a47b0, C4<1>, C4<1>;
L_00000218250d2db0 .functor OR 1, L_00000218250a4490, L_00000218250d2e20, C4<0>, C4<0>;
L_00000218250d3440 .functor AND 1, L_00000218250a4210, L_00000218250a4b70, C4<1>, C4<1>;
L_00000218250d22c0 .functor OR 1, L_00000218250a34f0, L_00000218250d3440, C4<0>, C4<0>;
L_00000218250d2330 .functor AND 1, L_00000218250a3b30, L_00000218250a3770, C4<1>, C4<1>;
L_00000218250d3210 .functor OR 1, L_00000218250a3630, L_00000218250d2330, C4<0>, C4<0>;
L_00000218250d28e0 .functor XOR 4, L_00000218250d31a0, L_00000218250a2d70, C4<0000>, C4<0000>;
v0000021824deb770_0 .net *"_ivl_11", 0 0, L_00000218250a4ad0;  1 drivers
v0000021824deb9f0_0 .net *"_ivl_13", 0 0, L_00000218250a3590;  1 drivers
v0000021824dec850_0 .net *"_ivl_15", 0 0, L_00000218250a3450;  1 drivers
v0000021824ded110_0 .net *"_ivl_16", 0 0, L_00000218250d2020;  1 drivers
v0000021824debd10_0 .net *"_ivl_18", 0 0, L_00000218250d33d0;  1 drivers
v0000021824deba90_0 .net *"_ivl_23", 0 0, L_00000218250a4490;  1 drivers
v0000021824ded390_0 .net *"_ivl_25", 0 0, L_00000218250a3950;  1 drivers
v0000021824decb70_0 .net *"_ivl_27", 0 0, L_00000218250a47b0;  1 drivers
v0000021824debb30_0 .net *"_ivl_28", 0 0, L_00000218250d2e20;  1 drivers
v0000021824debc70_0 .net *"_ivl_30", 0 0, L_00000218250d2db0;  1 drivers
v0000021824decad0_0 .net *"_ivl_35", 0 0, L_00000218250a34f0;  1 drivers
v0000021824debdb0_0 .net *"_ivl_37", 0 0, L_00000218250a4210;  1 drivers
v0000021824debe50_0 .net *"_ivl_39", 0 0, L_00000218250a4b70;  1 drivers
v0000021824ded890_0 .net *"_ivl_40", 0 0, L_00000218250d3440;  1 drivers
v0000021824decc10_0 .net *"_ivl_42", 0 0, L_00000218250d22c0;  1 drivers
v0000021824dec530_0 .net *"_ivl_48", 0 0, L_00000218250a3630;  1 drivers
v0000021824dec8f0_0 .net *"_ivl_50", 0 0, L_00000218250a3b30;  1 drivers
v0000021824dec210_0 .net *"_ivl_52", 0 0, L_00000218250a3770;  1 drivers
v0000021824deb3b0_0 .net *"_ivl_53", 0 0, L_00000218250d2330;  1 drivers
v0000021824deb450_0 .net *"_ivl_55", 0 0, L_00000218250d3210;  1 drivers
v0000021824ded4d0_0 .net *"_ivl_58", 3 0, L_00000218250a2d70;  1 drivers
v0000021824ded930_0 .net *"_ivl_7", 0 0, L_00000218250d3280;  1 drivers
v0000021824ded9d0_0 .net "a", 3 0, L_00000218250a2c30;  1 drivers
v0000021824debf90_0 .net "b", 3 0, L_00000218250a38b0;  1 drivers
v0000021824dec990_0 .net "c", 4 0, L_00000218250a4cb0;  1 drivers
v0000021824deda70_0 .net "cin", 0 0, L_00000218250a52f0;  alias, 1 drivers
v0000021824dec5d0_0 .net "cout", 0 0, L_00000218250a3ef0;  alias, 1 drivers
v0000021824dedb10_0 .net "g", 3 0, L_00000218250d3050;  1 drivers
v0000021824dec030_0 .net "p", 3 0, L_00000218250d31a0;  1 drivers
v0000021824dec2b0_0 .net "s", 3 0, L_00000218250d28e0;  1 drivers
L_00000218250a4ad0 .part L_00000218250d3050, 0, 1;
L_00000218250a3590 .part L_00000218250d31a0, 0, 1;
L_00000218250a3450 .part L_00000218250a4cb0, 0, 1;
L_00000218250a4490 .part L_00000218250d3050, 1, 1;
L_00000218250a3950 .part L_00000218250d31a0, 1, 1;
L_00000218250a47b0 .part L_00000218250a4cb0, 1, 1;
L_00000218250a34f0 .part L_00000218250d3050, 2, 1;
L_00000218250a4210 .part L_00000218250d31a0, 2, 1;
L_00000218250a4b70 .part L_00000218250a4cb0, 2, 1;
LS_00000218250a4cb0_0_0 .concat8 [ 1 1 1 1], L_00000218250d3280, L_00000218250d33d0, L_00000218250d2db0, L_00000218250d22c0;
LS_00000218250a4cb0_0_4 .concat8 [ 1 0 0 0], L_00000218250d3210;
L_00000218250a4cb0 .concat8 [ 4 1 0 0], LS_00000218250a4cb0_0_0, LS_00000218250a4cb0_0_4;
L_00000218250a3630 .part L_00000218250d3050, 3, 1;
L_00000218250a3b30 .part L_00000218250d31a0, 3, 1;
L_00000218250a3770 .part L_00000218250a4cb0, 3, 1;
L_00000218250a2d70 .part L_00000218250a4cb0, 0, 4;
L_00000218250a3ef0 .part L_00000218250a4cb0, 4, 1;
S_00000218249a42f0 .scope module, "bit28_31" "LCA4" 7 24, 7 34 0, S_00000218249ac970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d2410 .functor AND 4, L_00000218250a31d0, L_00000218250a4670, C4<1111>, C4<1111>;
L_00000218250d2e90 .functor XOR 4, L_00000218250a31d0, L_00000218250a4670, C4<0000>, C4<0000>;
L_00000218250d2870 .functor BUFZ 1, L_00000218250a3ef0, C4<0>, C4<0>, C4<0>;
L_00000218250d2480 .functor AND 1, L_00000218250a3e50, L_00000218250a3bd0, C4<1>, C4<1>;
L_00000218250d34b0 .functor OR 1, L_00000218250a3310, L_00000218250d2480, C4<0>, C4<0>;
L_00000218250d2bf0 .functor AND 1, L_00000218250a4d50, L_00000218250a4530, C4<1>, C4<1>;
L_00000218250d2c60 .functor OR 1, L_00000218250a4df0, L_00000218250d2bf0, C4<0>, C4<0>;
L_00000218250d3910 .functor AND 1, L_00000218250a2e10, L_00000218250a3090, C4<1>, C4<1>;
L_00000218250d2cd0 .functor OR 1, L_00000218250a2cd0, L_00000218250d3910, C4<0>, C4<0>;
L_00000218250d24f0 .functor AND 1, L_00000218250a5070, L_00000218250a3130, C4<1>, C4<1>;
L_00000218250d2720 .functor OR 1, L_00000218250a2f50, L_00000218250d24f0, C4<0>, C4<0>;
L_00000218250d39f0 .functor XOR 4, L_00000218250d2e90, L_00000218250a3c70, C4<0000>, C4<0000>;
v0000021824dec350_0 .net *"_ivl_11", 0 0, L_00000218250a3310;  1 drivers
v0000021824deccb0_0 .net *"_ivl_13", 0 0, L_00000218250a3e50;  1 drivers
v0000021824decf30_0 .net *"_ivl_15", 0 0, L_00000218250a3bd0;  1 drivers
v0000021824dec3f0_0 .net *"_ivl_16", 0 0, L_00000218250d2480;  1 drivers
v0000021824decfd0_0 .net *"_ivl_18", 0 0, L_00000218250d34b0;  1 drivers
v0000021824ded070_0 .net *"_ivl_23", 0 0, L_00000218250a4df0;  1 drivers
v0000021824dee8d0_0 .net *"_ivl_25", 0 0, L_00000218250a4d50;  1 drivers
v0000021824dedcf0_0 .net *"_ivl_27", 0 0, L_00000218250a4530;  1 drivers
v0000021824df0310_0 .net *"_ivl_28", 0 0, L_00000218250d2bf0;  1 drivers
v0000021824defd70_0 .net *"_ivl_30", 0 0, L_00000218250d2c60;  1 drivers
v0000021824dee290_0 .net *"_ivl_35", 0 0, L_00000218250a2cd0;  1 drivers
v0000021824df0090_0 .net *"_ivl_37", 0 0, L_00000218250a2e10;  1 drivers
v0000021824df01d0_0 .net *"_ivl_39", 0 0, L_00000218250a3090;  1 drivers
v0000021824def050_0 .net *"_ivl_40", 0 0, L_00000218250d3910;  1 drivers
v0000021824dee0b0_0 .net *"_ivl_42", 0 0, L_00000218250d2cd0;  1 drivers
v0000021824deded0_0 .net *"_ivl_48", 0 0, L_00000218250a2f50;  1 drivers
v0000021824df0270_0 .net *"_ivl_50", 0 0, L_00000218250a5070;  1 drivers
v0000021824def9b0_0 .net *"_ivl_52", 0 0, L_00000218250a3130;  1 drivers
v0000021824defa50_0 .net *"_ivl_53", 0 0, L_00000218250d24f0;  1 drivers
v0000021824dedbb0_0 .net *"_ivl_55", 0 0, L_00000218250d2720;  1 drivers
v0000021824def0f0_0 .net *"_ivl_58", 3 0, L_00000218250a3c70;  1 drivers
v0000021824defcd0_0 .net *"_ivl_7", 0 0, L_00000218250d2870;  1 drivers
v0000021824dedf70_0 .net "a", 3 0, L_00000218250a31d0;  1 drivers
v0000021824dee010_0 .net "b", 3 0, L_00000218250a4670;  1 drivers
v0000021824dee790_0 .net "c", 4 0, L_00000218250a2eb0;  1 drivers
v0000021824dee330_0 .net "cin", 0 0, L_00000218250a3ef0;  alias, 1 drivers
v0000021824defaf0_0 .net "cout", 0 0, L_00000218250a45d0;  alias, 1 drivers
v0000021824dee650_0 .net "g", 3 0, L_00000218250d2410;  1 drivers
v0000021824dedc50_0 .net "p", 3 0, L_00000218250d2e90;  1 drivers
v0000021824deeab0_0 .net "s", 3 0, L_00000218250d39f0;  1 drivers
L_00000218250a3310 .part L_00000218250d2410, 0, 1;
L_00000218250a3e50 .part L_00000218250d2e90, 0, 1;
L_00000218250a3bd0 .part L_00000218250a2eb0, 0, 1;
L_00000218250a4df0 .part L_00000218250d2410, 1, 1;
L_00000218250a4d50 .part L_00000218250d2e90, 1, 1;
L_00000218250a4530 .part L_00000218250a2eb0, 1, 1;
L_00000218250a2cd0 .part L_00000218250d2410, 2, 1;
L_00000218250a2e10 .part L_00000218250d2e90, 2, 1;
L_00000218250a3090 .part L_00000218250a2eb0, 2, 1;
LS_00000218250a2eb0_0_0 .concat8 [ 1 1 1 1], L_00000218250d2870, L_00000218250d34b0, L_00000218250d2c60, L_00000218250d2cd0;
LS_00000218250a2eb0_0_4 .concat8 [ 1 0 0 0], L_00000218250d2720;
L_00000218250a2eb0 .concat8 [ 4 1 0 0], LS_00000218250a2eb0_0_0, LS_00000218250a2eb0_0_4;
L_00000218250a2f50 .part L_00000218250d2410, 3, 1;
L_00000218250a5070 .part L_00000218250d2e90, 3, 1;
L_00000218250a3130 .part L_00000218250a2eb0, 3, 1;
L_00000218250a3c70 .part L_00000218250a2eb0, 0, 4;
L_00000218250a45d0 .part L_00000218250a2eb0, 4, 1;
S_00000218249a4480 .scope module, "bit4_7" "LCA4" 7 18, 7 34 0, S_00000218249ac970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d05e0 .functor AND 4, L_00000218250a2370, L_00000218250a1dd0, C4<1111>, C4<1111>;
L_00000218250d0dc0 .functor XOR 4, L_00000218250a2370, L_00000218250a1dd0, C4<0000>, C4<0000>;
L_00000218250d1df0 .functor BUFZ 1, L_000002182509fa30, C4<0>, C4<0>, C4<0>;
L_00000218250d1b50 .functor AND 1, L_000002182509f3f0, L_000002182509f490, C4<1>, C4<1>;
L_00000218250d0570 .functor OR 1, L_000002182509f0d0, L_00000218250d1b50, C4<0>, C4<0>;
L_00000218250d0ea0 .functor AND 1, L_000002182509f530, L_000002182509dc30, C4<1>, C4<1>;
L_00000218250d07a0 .functor OR 1, L_000002182509f670, L_00000218250d0ea0, C4<0>, C4<0>;
L_00000218250d0650 .functor AND 1, L_000002182509fad0, L_00000218250a0070, C4<1>, C4<1>;
L_00000218250d0a40 .functor OR 1, L_000002182509f5d0, L_00000218250d0650, C4<0>, C4<0>;
L_00000218250d0b20 .functor AND 1, L_00000218250a16f0, L_00000218250a2690, C4<1>, C4<1>;
L_00000218250d1fb0 .functor OR 1, L_00000218250a06b0, L_00000218250d0b20, C4<0>, C4<0>;
L_00000218250d0e30 .functor XOR 4, L_00000218250d0dc0, L_00000218250a0610, C4<0000>, C4<0000>;
v0000021824deeb50_0 .net *"_ivl_11", 0 0, L_000002182509f0d0;  1 drivers
v0000021824df0130_0 .net *"_ivl_13", 0 0, L_000002182509f3f0;  1 drivers
v0000021824def5f0_0 .net *"_ivl_15", 0 0, L_000002182509f490;  1 drivers
v0000021824def190_0 .net *"_ivl_16", 0 0, L_00000218250d1b50;  1 drivers
v0000021824dedd90_0 .net *"_ivl_18", 0 0, L_00000218250d0570;  1 drivers
v0000021824deebf0_0 .net *"_ivl_23", 0 0, L_000002182509f670;  1 drivers
v0000021824dede30_0 .net *"_ivl_25", 0 0, L_000002182509f530;  1 drivers
v0000021824defb90_0 .net *"_ivl_27", 0 0, L_000002182509dc30;  1 drivers
v0000021824deec90_0 .net *"_ivl_28", 0 0, L_00000218250d0ea0;  1 drivers
v0000021824def230_0 .net *"_ivl_30", 0 0, L_00000218250d07a0;  1 drivers
v0000021824dee150_0 .net *"_ivl_35", 0 0, L_000002182509f5d0;  1 drivers
v0000021824dee1f0_0 .net *"_ivl_37", 0 0, L_000002182509fad0;  1 drivers
v0000021824dee3d0_0 .net *"_ivl_39", 0 0, L_00000218250a0070;  1 drivers
v0000021824deea10_0 .net *"_ivl_40", 0 0, L_00000218250d0650;  1 drivers
v0000021824dee830_0 .net *"_ivl_42", 0 0, L_00000218250d0a40;  1 drivers
v0000021824def2d0_0 .net *"_ivl_48", 0 0, L_00000218250a06b0;  1 drivers
v0000021824dee470_0 .net *"_ivl_50", 0 0, L_00000218250a16f0;  1 drivers
v0000021824defeb0_0 .net *"_ivl_52", 0 0, L_00000218250a2690;  1 drivers
v0000021824dee5b0_0 .net *"_ivl_53", 0 0, L_00000218250d0b20;  1 drivers
v0000021824def4b0_0 .net *"_ivl_55", 0 0, L_00000218250d1fb0;  1 drivers
v0000021824defc30_0 .net *"_ivl_58", 3 0, L_00000218250a0610;  1 drivers
v0000021824deef10_0 .net *"_ivl_7", 0 0, L_00000218250d1df0;  1 drivers
v0000021824dee970_0 .net "a", 3 0, L_00000218250a2370;  1 drivers
v0000021824dee510_0 .net "b", 3 0, L_00000218250a1dd0;  1 drivers
v0000021824deff50_0 .net "c", 4 0, L_000002182509dd70;  1 drivers
v0000021824dee6f0_0 .net "cin", 0 0, L_000002182509fa30;  alias, 1 drivers
v0000021824deed30_0 .net "cout", 0 0, L_00000218250a2730;  alias, 1 drivers
v0000021824def410_0 .net "g", 3 0, L_00000218250d05e0;  1 drivers
v0000021824def370_0 .net "p", 3 0, L_00000218250d0dc0;  1 drivers
v0000021824deedd0_0 .net "s", 3 0, L_00000218250d0e30;  1 drivers
L_000002182509f0d0 .part L_00000218250d05e0, 0, 1;
L_000002182509f3f0 .part L_00000218250d0dc0, 0, 1;
L_000002182509f490 .part L_000002182509dd70, 0, 1;
L_000002182509f670 .part L_00000218250d05e0, 1, 1;
L_000002182509f530 .part L_00000218250d0dc0, 1, 1;
L_000002182509dc30 .part L_000002182509dd70, 1, 1;
L_000002182509f5d0 .part L_00000218250d05e0, 2, 1;
L_000002182509fad0 .part L_00000218250d0dc0, 2, 1;
L_00000218250a0070 .part L_000002182509dd70, 2, 1;
LS_000002182509dd70_0_0 .concat8 [ 1 1 1 1], L_00000218250d1df0, L_00000218250d0570, L_00000218250d07a0, L_00000218250d0a40;
LS_000002182509dd70_0_4 .concat8 [ 1 0 0 0], L_00000218250d1fb0;
L_000002182509dd70 .concat8 [ 4 1 0 0], LS_000002182509dd70_0_0, LS_000002182509dd70_0_4;
L_00000218250a06b0 .part L_00000218250d05e0, 3, 1;
L_00000218250a16f0 .part L_00000218250d0dc0, 3, 1;
L_00000218250a2690 .part L_000002182509dd70, 3, 1;
L_00000218250a0610 .part L_000002182509dd70, 0, 4;
L_00000218250a2730 .part L_000002182509dd70, 4, 1;
S_00000218249b9790 .scope module, "bit8_11" "LCA4" 7 19, 7 34 0, S_00000218249ac970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d0c70 .functor AND 4, L_00000218250a0b10, L_00000218250a1e70, C4<1111>, C4<1111>;
L_00000218250d1680 .functor XOR 4, L_00000218250a0b10, L_00000218250a1e70, C4<0000>, C4<0000>;
L_00000218250d1140 .functor BUFZ 1, L_00000218250a2730, C4<0>, C4<0>, C4<0>;
L_00000218250d0810 .functor AND 1, L_00000218250a0390, L_00000218250a1010, C4<1>, C4<1>;
L_00000218250d0f80 .functor OR 1, L_00000218250a1d30, L_00000218250d0810, C4<0>, C4<0>;
L_00000218250d09d0 .functor AND 1, L_00000218250a1970, L_00000218250a1790, C4<1>, C4<1>;
L_00000218250d1450 .functor OR 1, L_00000218250a1290, L_00000218250d09d0, C4<0>, C4<0>;
L_00000218250d1bc0 .functor AND 1, L_00000218250a0f70, L_00000218250a11f0, C4<1>, C4<1>;
L_00000218250d0ff0 .functor OR 1, L_00000218250a2410, L_00000218250d1bc0, C4<0>, C4<0>;
L_00000218250d0880 .functor AND 1, L_00000218250a1470, L_00000218250a1150, C4<1>, C4<1>;
L_00000218250d1060 .functor OR 1, L_00000218250a1bf0, L_00000218250d0880, C4<0>, C4<0>;
L_00000218250d14c0 .functor XOR 4, L_00000218250d1680, L_00000218250a1330, C4<0000>, C4<0000>;
v0000021824def690_0 .net *"_ivl_11", 0 0, L_00000218250a1d30;  1 drivers
v0000021824deee70_0 .net *"_ivl_13", 0 0, L_00000218250a0390;  1 drivers
v0000021824deefb0_0 .net *"_ivl_15", 0 0, L_00000218250a1010;  1 drivers
v0000021824def550_0 .net *"_ivl_16", 0 0, L_00000218250d0810;  1 drivers
v0000021824def730_0 .net *"_ivl_18", 0 0, L_00000218250d0f80;  1 drivers
v0000021824def7d0_0 .net *"_ivl_23", 0 0, L_00000218250a1290;  1 drivers
v0000021824defe10_0 .net *"_ivl_25", 0 0, L_00000218250a1970;  1 drivers
v0000021824def870_0 .net *"_ivl_27", 0 0, L_00000218250a1790;  1 drivers
v0000021824def910_0 .net *"_ivl_28", 0 0, L_00000218250d09d0;  1 drivers
v0000021824defff0_0 .net *"_ivl_30", 0 0, L_00000218250d1450;  1 drivers
v0000021824df1e90_0 .net *"_ivl_35", 0 0, L_00000218250a2410;  1 drivers
v0000021824df1490_0 .net *"_ivl_37", 0 0, L_00000218250a0f70;  1 drivers
v0000021824df1530_0 .net *"_ivl_39", 0 0, L_00000218250a11f0;  1 drivers
v0000021824df17b0_0 .net *"_ivl_40", 0 0, L_00000218250d1bc0;  1 drivers
v0000021824df18f0_0 .net *"_ivl_42", 0 0, L_00000218250d0ff0;  1 drivers
v0000021824df2f70_0 .net *"_ivl_48", 0 0, L_00000218250a1bf0;  1 drivers
v0000021824dae360_0 .net *"_ivl_50", 0 0, L_00000218250a1470;  1 drivers
v0000021824da0580_0 .net *"_ivl_52", 0 0, L_00000218250a1150;  1 drivers
v0000021824da1660_0 .net *"_ivl_53", 0 0, L_00000218250d0880;  1 drivers
v0000021824da0760_0 .net *"_ivl_55", 0 0, L_00000218250d1060;  1 drivers
v0000021824d67f90_0 .net *"_ivl_58", 3 0, L_00000218250a1330;  1 drivers
v0000021824d6a790_0 .net *"_ivl_7", 0 0, L_00000218250d1140;  1 drivers
v0000021824e7de90_0 .net "a", 3 0, L_00000218250a0b10;  1 drivers
v0000021824e7d8f0_0 .net "b", 3 0, L_00000218250a1e70;  1 drivers
v0000021824e7cc70_0 .net "c", 4 0, L_00000218250a10b0;  1 drivers
v0000021824e7ec50_0 .net "cin", 0 0, L_00000218250a2730;  alias, 1 drivers
v0000021824e7ea70_0 .net "cout", 0 0, L_00000218250a13d0;  alias, 1 drivers
v0000021824e7e1b0_0 .net "g", 3 0, L_00000218250d0c70;  1 drivers
v0000021824e7db70_0 .net "p", 3 0, L_00000218250d1680;  1 drivers
v0000021824e7c810_0 .net "s", 3 0, L_00000218250d14c0;  1 drivers
L_00000218250a1d30 .part L_00000218250d0c70, 0, 1;
L_00000218250a0390 .part L_00000218250d1680, 0, 1;
L_00000218250a1010 .part L_00000218250a10b0, 0, 1;
L_00000218250a1290 .part L_00000218250d0c70, 1, 1;
L_00000218250a1970 .part L_00000218250d1680, 1, 1;
L_00000218250a1790 .part L_00000218250a10b0, 1, 1;
L_00000218250a2410 .part L_00000218250d0c70, 2, 1;
L_00000218250a0f70 .part L_00000218250d1680, 2, 1;
L_00000218250a11f0 .part L_00000218250a10b0, 2, 1;
LS_00000218250a10b0_0_0 .concat8 [ 1 1 1 1], L_00000218250d1140, L_00000218250d0f80, L_00000218250d1450, L_00000218250d0ff0;
LS_00000218250a10b0_0_4 .concat8 [ 1 0 0 0], L_00000218250d1060;
L_00000218250a10b0 .concat8 [ 4 1 0 0], LS_00000218250a10b0_0_0, LS_00000218250a10b0_0_4;
L_00000218250a1bf0 .part L_00000218250d0c70, 3, 1;
L_00000218250a1470 .part L_00000218250d1680, 3, 1;
L_00000218250a1150 .part L_00000218250a10b0, 3, 1;
L_00000218250a1330 .part L_00000218250a10b0, 0, 4;
L_00000218250a13d0 .part L_00000218250a10b0, 4, 1;
S_00000218249b9920 .scope module, "adderB" "LCA" 6 36, 7 2 0, S_000002182499f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /INPUT 1 "iCin";
    .port_info 3 /OUTPUT 32 "oData";
    .port_info 4 /OUTPUT 1 "oCout";
    .port_info 5 /OUTPUT 1 "oZero";
L_00000218250c65c0 .functor BUFZ 32, L_000002182508a090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021824e86c70_0 .net "c12", 0 0, L_00000218250a68d0;  1 drivers
v0000021824e88a70_0 .net "c16", 0 0, L_00000218250a60b0;  1 drivers
v0000021824e86a90_0 .net "c20", 0 0, L_00000218250a8ef0;  1 drivers
v0000021824e868b0_0 .net "c24", 0 0, L_00000218250a92b0;  1 drivers
v0000021824e87210_0 .net "c28", 0 0, L_00000218250a8130;  1 drivers
v0000021824e88110_0 .net "c4", 0 0, L_00000218250a40d0;  1 drivers
v0000021824e87c10_0 .net "c8", 0 0, L_00000218250a6970;  1 drivers
L_0000021825040b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824e870d0_0 .net "iCin", 0 0, L_0000021825040b80;  1 drivers
v0000021824e87cb0_0 .net "iDataA", 31 0, L_00000218250d2f00;  alias, 1 drivers
L_0000021825040b38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021824e86d10_0 .net "iDataB", 31 0, L_0000021825040b38;  1 drivers
v0000021824e86b30_0 .net "oCout", 0 0, L_000002182508a450;  alias, 1 drivers
v0000021824e88bb0_0 .net "oData", 31 0, L_00000218250c65c0;  alias, 1 drivers
v0000021824e87030_0 .net "oZero", 0 0, L_000002182508af90;  alias, 1 drivers
v0000021824e86950_0 .net "sum", 31 0, L_000002182508a090;  1 drivers
L_00000218250a4350 .part L_00000218250d2f00, 0, 4;
L_00000218250a7550 .part L_0000021825040b38, 0, 4;
L_00000218250a6330 .part L_00000218250d2f00, 4, 4;
L_00000218250a7910 .part L_0000021825040b38, 4, 4;
L_00000218250a5750 .part L_00000218250d2f00, 8, 4;
L_00000218250a5390 .part L_0000021825040b38, 8, 4;
L_00000218250a5c50 .part L_00000218250d2f00, 12, 4;
L_00000218250a5d90 .part L_0000021825040b38, 12, 4;
L_00000218250a84f0 .part L_00000218250d2f00, 16, 4;
L_00000218250a98f0 .part L_0000021825040b38, 16, 4;
L_00000218250a7b90 .part L_00000218250d2f00, 20, 4;
L_00000218250a95d0 .part L_0000021825040b38, 20, 4;
L_00000218250a9490 .part L_00000218250d2f00, 24, 4;
L_00000218250a8310 .part L_0000021825040b38, 24, 4;
L_000002182508ab30 .part L_00000218250d2f00, 28, 4;
L_000002182508c250 .part L_0000021825040b38, 28, 4;
LS_000002182508a090_0_0 .concat8 [ 4 4 4 4], L_00000218250d3c90, L_00000218250d4b70, L_00000218250d45c0, L_00000218250d4400;
LS_000002182508a090_0_4 .concat8 [ 4 4 4 4], L_00000218250d40f0, L_00000218250d5820, L_00000218250c6630, L_00000218250c76d0;
L_000002182508a090 .concat8 [ 16 16 0 0], LS_000002182508a090_0_0, LS_000002182508a090_0_4;
L_000002182508af90 .reduce/nor L_000002182508a090;
S_0000021824e8a630 .scope module, "bit0_3" "LCA4" 7 17, 7 34 0, S_00000218249b9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d3520 .functor AND 4, L_00000218250a4350, L_00000218250a7550, C4<1111>, C4<1111>;
L_00000218250d2fe0 .functor XOR 4, L_00000218250a4350, L_00000218250a7550, C4<0000>, C4<0000>;
L_00000218250d30c0 .functor BUFZ 1, L_0000021825040b80, C4<0>, C4<0>, C4<0>;
L_00000218250d37c0 .functor AND 1, L_00000218250a48f0, L_00000218250a5110, C4<1>, C4<1>;
L_00000218250d3830 .functor OR 1, L_00000218250a3270, L_00000218250d37c0, C4<0>, C4<0>;
L_00000218250d38a0 .functor AND 1, L_00000218250a3810, L_00000218250a4e90, C4<1>, C4<1>;
L_00000218250d3980 .functor OR 1, L_00000218250a33b0, L_00000218250d38a0, C4<0>, C4<0>;
L_00000218250d3bb0 .functor AND 1, L_00000218250a4a30, L_00000218250a4fd0, C4<1>, C4<1>;
L_00000218250d3e50 .functor OR 1, L_00000218250a39f0, L_00000218250d3bb0, C4<0>, C4<0>;
L_00000218250d5270 .functor AND 1, L_00000218250a3db0, L_00000218250a3f90, C4<1>, C4<1>;
L_00000218250d5200 .functor OR 1, L_00000218250a3d10, L_00000218250d5270, C4<0>, C4<0>;
L_00000218250d3c90 .functor XOR 4, L_00000218250d2fe0, L_00000218250a4030, C4<0000>, C4<0000>;
v0000021824e7ca90_0 .net *"_ivl_11", 0 0, L_00000218250a3270;  1 drivers
v0000021824e7e9d0_0 .net *"_ivl_13", 0 0, L_00000218250a48f0;  1 drivers
v0000021824e7ebb0_0 .net *"_ivl_15", 0 0, L_00000218250a5110;  1 drivers
v0000021824e7d0d0_0 .net *"_ivl_16", 0 0, L_00000218250d37c0;  1 drivers
v0000021824e7d030_0 .net *"_ivl_18", 0 0, L_00000218250d3830;  1 drivers
v0000021824e7ecf0_0 .net *"_ivl_23", 0 0, L_00000218250a33b0;  1 drivers
v0000021824e7cbd0_0 .net *"_ivl_25", 0 0, L_00000218250a3810;  1 drivers
v0000021824e7cb30_0 .net *"_ivl_27", 0 0, L_00000218250a4e90;  1 drivers
v0000021824e7d3f0_0 .net *"_ivl_28", 0 0, L_00000218250d38a0;  1 drivers
v0000021824e7ee30_0 .net *"_ivl_30", 0 0, L_00000218250d3980;  1 drivers
v0000021824e7d2b0_0 .net *"_ivl_35", 0 0, L_00000218250a39f0;  1 drivers
v0000021824e7eed0_0 .net *"_ivl_37", 0 0, L_00000218250a4a30;  1 drivers
v0000021824e7d710_0 .net *"_ivl_39", 0 0, L_00000218250a4fd0;  1 drivers
v0000021824e7ce50_0 .net *"_ivl_40", 0 0, L_00000218250d3bb0;  1 drivers
v0000021824e7c9f0_0 .net *"_ivl_42", 0 0, L_00000218250d3e50;  1 drivers
v0000021824e7e890_0 .net *"_ivl_48", 0 0, L_00000218250a3d10;  1 drivers
v0000021824e7d7b0_0 .net *"_ivl_50", 0 0, L_00000218250a3db0;  1 drivers
v0000021824e7cef0_0 .net *"_ivl_52", 0 0, L_00000218250a3f90;  1 drivers
v0000021824e7da30_0 .net *"_ivl_53", 0 0, L_00000218250d5270;  1 drivers
v0000021824e7d530_0 .net *"_ivl_55", 0 0, L_00000218250d5200;  1 drivers
v0000021824e7cf90_0 .net *"_ivl_58", 3 0, L_00000218250a4030;  1 drivers
v0000021824e7d170_0 .net *"_ivl_7", 0 0, L_00000218250d30c0;  1 drivers
v0000021824e7d850_0 .net "a", 3 0, L_00000218250a4350;  1 drivers
v0000021824e7d210_0 .net "b", 3 0, L_00000218250a7550;  1 drivers
v0000021824e7e6b0_0 .net "c", 4 0, L_00000218250a3a90;  1 drivers
v0000021824e7d490_0 .net "cin", 0 0, L_0000021825040b80;  alias, 1 drivers
v0000021824e7dc10_0 .net "cout", 0 0, L_00000218250a40d0;  alias, 1 drivers
v0000021824e7e750_0 .net "g", 3 0, L_00000218250d3520;  1 drivers
v0000021824e7d350_0 .net "p", 3 0, L_00000218250d2fe0;  1 drivers
v0000021824e7d5d0_0 .net "s", 3 0, L_00000218250d3c90;  1 drivers
L_00000218250a3270 .part L_00000218250d3520, 0, 1;
L_00000218250a48f0 .part L_00000218250d2fe0, 0, 1;
L_00000218250a5110 .part L_00000218250a3a90, 0, 1;
L_00000218250a33b0 .part L_00000218250d3520, 1, 1;
L_00000218250a3810 .part L_00000218250d2fe0, 1, 1;
L_00000218250a4e90 .part L_00000218250a3a90, 1, 1;
L_00000218250a39f0 .part L_00000218250d3520, 2, 1;
L_00000218250a4a30 .part L_00000218250d2fe0, 2, 1;
L_00000218250a4fd0 .part L_00000218250a3a90, 2, 1;
LS_00000218250a3a90_0_0 .concat8 [ 1 1 1 1], L_00000218250d30c0, L_00000218250d3830, L_00000218250d3980, L_00000218250d3e50;
LS_00000218250a3a90_0_4 .concat8 [ 1 0 0 0], L_00000218250d5200;
L_00000218250a3a90 .concat8 [ 4 1 0 0], LS_00000218250a3a90_0_0, LS_00000218250a3a90_0_4;
L_00000218250a3d10 .part L_00000218250d3520, 3, 1;
L_00000218250a3db0 .part L_00000218250d2fe0, 3, 1;
L_00000218250a3f90 .part L_00000218250a3a90, 3, 1;
L_00000218250a4030 .part L_00000218250a3a90, 0, 4;
L_00000218250a40d0 .part L_00000218250a3a90, 4, 1;
S_0000021824e8a4a0 .scope module, "bit12_15" "LCA4" 7 20, 7 34 0, S_00000218249b9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d4780 .functor AND 4, L_00000218250a5c50, L_00000218250a5d90, C4<1111>, C4<1111>;
L_00000218250d4240 .functor XOR 4, L_00000218250a5c50, L_00000218250a5d90, C4<0000>, C4<0000>;
L_00000218250d56d0 .functor BUFZ 1, L_00000218250a68d0, C4<0>, C4<0>, C4<0>;
L_00000218250d4630 .functor AND 1, L_00000218250a57f0, L_00000218250a5ed0, C4<1>, C4<1>;
L_00000218250d42b0 .functor OR 1, L_00000218250a6a10, L_00000218250d4630, C4<0>, C4<0>;
L_00000218250d3d70 .functor AND 1, L_00000218250a59d0, L_00000218250a5930, C4<1>, C4<1>;
L_00000218250d3c20 .functor OR 1, L_00000218250a5890, L_00000218250d3d70, C4<0>, C4<0>;
L_00000218250d5510 .functor AND 1, L_00000218250a6470, L_00000218250a6790, C4<1>, C4<1>;
L_00000218250d4e80 .functor OR 1, L_00000218250a7050, L_00000218250d5510, C4<0>, C4<0>;
L_00000218250d53c0 .functor AND 1, L_00000218250a5f70, L_00000218250a6d30, C4<1>, C4<1>;
L_00000218250d48d0 .functor OR 1, L_00000218250a6ab0, L_00000218250d53c0, C4<0>, C4<0>;
L_00000218250d4400 .functor XOR 4, L_00000218250d4240, L_00000218250a5b10, C4<0000>, C4<0000>;
v0000021824e7d670_0 .net *"_ivl_11", 0 0, L_00000218250a6a10;  1 drivers
v0000021824e7dcb0_0 .net *"_ivl_13", 0 0, L_00000218250a57f0;  1 drivers
v0000021824e7dd50_0 .net *"_ivl_15", 0 0, L_00000218250a5ed0;  1 drivers
v0000021824e7ddf0_0 .net *"_ivl_16", 0 0, L_00000218250d4630;  1 drivers
v0000021824e7e110_0 .net *"_ivl_18", 0 0, L_00000218250d42b0;  1 drivers
v0000021824e7e250_0 .net *"_ivl_23", 0 0, L_00000218250a5890;  1 drivers
v0000021824e7e2f0_0 .net *"_ivl_25", 0 0, L_00000218250a59d0;  1 drivers
v0000021824e7e390_0 .net *"_ivl_27", 0 0, L_00000218250a5930;  1 drivers
v0000021824e7e430_0 .net *"_ivl_28", 0 0, L_00000218250d3d70;  1 drivers
v0000021824e7e4d0_0 .net *"_ivl_30", 0 0, L_00000218250d3c20;  1 drivers
v0000021824e7e570_0 .net *"_ivl_35", 0 0, L_00000218250a7050;  1 drivers
v0000021824e7e610_0 .net *"_ivl_37", 0 0, L_00000218250a6470;  1 drivers
v0000021824e80e10_0 .net *"_ivl_39", 0 0, L_00000218250a6790;  1 drivers
v0000021824e81090_0 .net *"_ivl_40", 0 0, L_00000218250d5510;  1 drivers
v0000021824e800f0_0 .net *"_ivl_42", 0 0, L_00000218250d4e80;  1 drivers
v0000021824e80a50_0 .net *"_ivl_48", 0 0, L_00000218250a6ab0;  1 drivers
v0000021824e811d0_0 .net *"_ivl_50", 0 0, L_00000218250a5f70;  1 drivers
v0000021824e7fe70_0 .net *"_ivl_52", 0 0, L_00000218250a6d30;  1 drivers
v0000021824e81450_0 .net *"_ivl_53", 0 0, L_00000218250d53c0;  1 drivers
v0000021824e7f330_0 .net *"_ivl_55", 0 0, L_00000218250d48d0;  1 drivers
v0000021824e7f510_0 .net *"_ivl_58", 3 0, L_00000218250a5b10;  1 drivers
v0000021824e7f1f0_0 .net *"_ivl_7", 0 0, L_00000218250d56d0;  1 drivers
v0000021824e80eb0_0 .net "a", 3 0, L_00000218250a5c50;  1 drivers
v0000021824e7fb50_0 .net "b", 3 0, L_00000218250a5d90;  1 drivers
v0000021824e7f010_0 .net "c", 4 0, L_00000218250a5bb0;  1 drivers
v0000021824e816d0_0 .net "cin", 0 0, L_00000218250a68d0;  alias, 1 drivers
v0000021824e7f5b0_0 .net "cout", 0 0, L_00000218250a60b0;  alias, 1 drivers
v0000021824e80af0_0 .net "g", 3 0, L_00000218250d4780;  1 drivers
v0000021824e7f290_0 .net "p", 3 0, L_00000218250d4240;  1 drivers
v0000021824e7f830_0 .net "s", 3 0, L_00000218250d4400;  1 drivers
L_00000218250a6a10 .part L_00000218250d4780, 0, 1;
L_00000218250a57f0 .part L_00000218250d4240, 0, 1;
L_00000218250a5ed0 .part L_00000218250a5bb0, 0, 1;
L_00000218250a5890 .part L_00000218250d4780, 1, 1;
L_00000218250a59d0 .part L_00000218250d4240, 1, 1;
L_00000218250a5930 .part L_00000218250a5bb0, 1, 1;
L_00000218250a7050 .part L_00000218250d4780, 2, 1;
L_00000218250a6470 .part L_00000218250d4240, 2, 1;
L_00000218250a6790 .part L_00000218250a5bb0, 2, 1;
LS_00000218250a5bb0_0_0 .concat8 [ 1 1 1 1], L_00000218250d56d0, L_00000218250d42b0, L_00000218250d3c20, L_00000218250d4e80;
LS_00000218250a5bb0_0_4 .concat8 [ 1 0 0 0], L_00000218250d48d0;
L_00000218250a5bb0 .concat8 [ 4 1 0 0], LS_00000218250a5bb0_0_0, LS_00000218250a5bb0_0_4;
L_00000218250a6ab0 .part L_00000218250d4780, 3, 1;
L_00000218250a5f70 .part L_00000218250d4240, 3, 1;
L_00000218250a6d30 .part L_00000218250a5bb0, 3, 1;
L_00000218250a5b10 .part L_00000218250a5bb0, 0, 4;
L_00000218250a60b0 .part L_00000218250a5bb0, 4, 1;
S_0000021824e8aae0 .scope module, "bit16_19" "LCA4" 7 21, 7 34 0, S_00000218249b9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d49b0 .functor AND 4, L_00000218250a84f0, L_00000218250a98f0, C4<1111>, C4<1111>;
L_00000218250d55f0 .functor XOR 4, L_00000218250a84f0, L_00000218250a98f0, C4<0000>, C4<0000>;
L_00000218250d4ef0 .functor BUFZ 1, L_00000218250a60b0, C4<0>, C4<0>, C4<0>;
L_00000218250d4a20 .functor AND 1, L_00000218250a6dd0, L_00000218250a6150, C4<1>, C4<1>;
L_00000218250d3d00 .functor OR 1, L_00000218250a6830, L_00000218250d4a20, C4<0>, C4<0>;
L_00000218250d4160 .functor AND 1, L_00000218250a65b0, L_00000218250a6650, C4<1>, C4<1>;
L_00000218250d4010 .functor OR 1, L_00000218250a61f0, L_00000218250d4160, C4<0>, C4<0>;
L_00000218250d4320 .functor AND 1, L_00000218250a7190, L_00000218250a7230, C4<1>, C4<1>;
L_00000218250d4a90 .functor OR 1, L_00000218250a70f0, L_00000218250d4320, C4<0>, C4<0>;
L_00000218250d4e10 .functor AND 1, L_00000218250a7410, L_00000218250a8e50, C4<1>, C4<1>;
L_00000218250d4080 .functor OR 1, L_00000218250a7370, L_00000218250d4e10, C4<0>, C4<0>;
L_00000218250d40f0 .functor XOR 4, L_00000218250d55f0, L_00000218250a9530, C4<0000>, C4<0000>;
v0000021824e7f3d0_0 .net *"_ivl_11", 0 0, L_00000218250a6830;  1 drivers
v0000021824e7fbf0_0 .net *"_ivl_13", 0 0, L_00000218250a6dd0;  1 drivers
v0000021824e80ff0_0 .net *"_ivl_15", 0 0, L_00000218250a6150;  1 drivers
v0000021824e7fab0_0 .net *"_ivl_16", 0 0, L_00000218250d4a20;  1 drivers
v0000021824e7f650_0 .net *"_ivl_18", 0 0, L_00000218250d3d00;  1 drivers
v0000021824e80910_0 .net *"_ivl_23", 0 0, L_00000218250a61f0;  1 drivers
v0000021824e7f8d0_0 .net *"_ivl_25", 0 0, L_00000218250a65b0;  1 drivers
v0000021824e7f970_0 .net *"_ivl_27", 0 0, L_00000218250a6650;  1 drivers
v0000021824e805f0_0 .net *"_ivl_28", 0 0, L_00000218250d4160;  1 drivers
v0000021824e7f470_0 .net *"_ivl_30", 0 0, L_00000218250d4010;  1 drivers
v0000021824e7f6f0_0 .net *"_ivl_35", 0 0, L_00000218250a70f0;  1 drivers
v0000021824e7fc90_0 .net *"_ivl_37", 0 0, L_00000218250a7190;  1 drivers
v0000021824e7f790_0 .net *"_ivl_39", 0 0, L_00000218250a7230;  1 drivers
v0000021824e81130_0 .net *"_ivl_40", 0 0, L_00000218250d4320;  1 drivers
v0000021824e7fa10_0 .net *"_ivl_42", 0 0, L_00000218250d4a90;  1 drivers
v0000021824e81270_0 .net *"_ivl_48", 0 0, L_00000218250a7370;  1 drivers
v0000021824e80730_0 .net *"_ivl_50", 0 0, L_00000218250a7410;  1 drivers
v0000021824e81630_0 .net *"_ivl_52", 0 0, L_00000218250a8e50;  1 drivers
v0000021824e81310_0 .net *"_ivl_53", 0 0, L_00000218250d4e10;  1 drivers
v0000021824e7ff10_0 .net *"_ivl_55", 0 0, L_00000218250d4080;  1 drivers
v0000021824e80190_0 .net *"_ivl_58", 3 0, L_00000218250a9530;  1 drivers
v0000021824e809b0_0 .net *"_ivl_7", 0 0, L_00000218250d4ef0;  1 drivers
v0000021824e813b0_0 .net "a", 3 0, L_00000218250a84f0;  1 drivers
v0000021824e80690_0 .net "b", 3 0, L_00000218250a98f0;  1 drivers
v0000021824e81590_0 .net "c", 4 0, L_00000218250a72d0;  1 drivers
v0000021824e7f0b0_0 .net "cin", 0 0, L_00000218250a60b0;  alias, 1 drivers
v0000021824e814f0_0 .net "cout", 0 0, L_00000218250a8ef0;  alias, 1 drivers
v0000021824e7fd30_0 .net "g", 3 0, L_00000218250d49b0;  1 drivers
v0000021824e80f50_0 .net "p", 3 0, L_00000218250d55f0;  1 drivers
v0000021824e81770_0 .net "s", 3 0, L_00000218250d40f0;  1 drivers
L_00000218250a6830 .part L_00000218250d49b0, 0, 1;
L_00000218250a6dd0 .part L_00000218250d55f0, 0, 1;
L_00000218250a6150 .part L_00000218250a72d0, 0, 1;
L_00000218250a61f0 .part L_00000218250d49b0, 1, 1;
L_00000218250a65b0 .part L_00000218250d55f0, 1, 1;
L_00000218250a6650 .part L_00000218250a72d0, 1, 1;
L_00000218250a70f0 .part L_00000218250d49b0, 2, 1;
L_00000218250a7190 .part L_00000218250d55f0, 2, 1;
L_00000218250a7230 .part L_00000218250a72d0, 2, 1;
LS_00000218250a72d0_0_0 .concat8 [ 1 1 1 1], L_00000218250d4ef0, L_00000218250d3d00, L_00000218250d4010, L_00000218250d4a90;
LS_00000218250a72d0_0_4 .concat8 [ 1 0 0 0], L_00000218250d4080;
L_00000218250a72d0 .concat8 [ 4 1 0 0], LS_00000218250a72d0_0_0, LS_00000218250a72d0_0_4;
L_00000218250a7370 .part L_00000218250d49b0, 3, 1;
L_00000218250a7410 .part L_00000218250d55f0, 3, 1;
L_00000218250a8e50 .part L_00000218250a72d0, 3, 1;
L_00000218250a9530 .part L_00000218250a72d0, 0, 4;
L_00000218250a8ef0 .part L_00000218250a72d0, 4, 1;
S_0000021824e8ac70 .scope module, "bit20_23" "LCA4" 7 22, 7 34 0, S_00000218249b9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d4be0 .functor AND 4, L_00000218250a7b90, L_00000218250a95d0, C4<1111>, C4<1111>;
L_00000218250d4b00 .functor XOR 4, L_00000218250a7b90, L_00000218250a95d0, C4<0000>, C4<0000>;
L_00000218250d4c50 .functor BUFZ 1, L_00000218250a8ef0, C4<0>, C4<0>, C4<0>;
L_00000218250d4cc0 .functor AND 1, L_00000218250a86d0, L_00000218250a8d10, C4<1>, C4<1>;
L_00000218250d4fd0 .functor OR 1, L_00000218250a9a30, L_00000218250d4cc0, C4<0>, C4<0>;
L_00000218250d5040 .functor AND 1, L_00000218250a9030, L_00000218250a8c70, C4<1>, C4<1>;
L_00000218250d50b0 .functor OR 1, L_00000218250a9210, L_00000218250d5040, C4<0>, C4<0>;
L_00000218250d5890 .functor AND 1, L_00000218250a8590, L_00000218250a7cd0, C4<1>, C4<1>;
L_00000218250d5a50 .functor OR 1, L_00000218250a90d0, L_00000218250d5890, C4<0>, C4<0>;
L_00000218250d5900 .functor AND 1, L_00000218250a7d70, L_00000218250a8a90, C4<1>, C4<1>;
L_00000218250d5970 .functor OR 1, L_00000218250a9990, L_00000218250d5900, C4<0>, C4<0>;
L_00000218250d5820 .functor XOR 4, L_00000218250d4b00, L_00000218250a81d0, C4<0000>, C4<0000>;
v0000021824e7f150_0 .net *"_ivl_11", 0 0, L_00000218250a9a30;  1 drivers
v0000021824e80b90_0 .net *"_ivl_13", 0 0, L_00000218250a86d0;  1 drivers
v0000021824e7fdd0_0 .net *"_ivl_15", 0 0, L_00000218250a8d10;  1 drivers
v0000021824e7ffb0_0 .net *"_ivl_16", 0 0, L_00000218250d4cc0;  1 drivers
v0000021824e80c30_0 .net *"_ivl_18", 0 0, L_00000218250d4fd0;  1 drivers
v0000021824e80050_0 .net *"_ivl_23", 0 0, L_00000218250a9210;  1 drivers
v0000021824e80cd0_0 .net *"_ivl_25", 0 0, L_00000218250a9030;  1 drivers
v0000021824e80230_0 .net *"_ivl_27", 0 0, L_00000218250a8c70;  1 drivers
v0000021824e80370_0 .net *"_ivl_28", 0 0, L_00000218250d5040;  1 drivers
v0000021824e802d0_0 .net *"_ivl_30", 0 0, L_00000218250d50b0;  1 drivers
v0000021824e80410_0 .net *"_ivl_35", 0 0, L_00000218250a90d0;  1 drivers
v0000021824e804b0_0 .net *"_ivl_37", 0 0, L_00000218250a8590;  1 drivers
v0000021824e80550_0 .net *"_ivl_39", 0 0, L_00000218250a7cd0;  1 drivers
v0000021824e80870_0 .net *"_ivl_40", 0 0, L_00000218250d5890;  1 drivers
v0000021824e807d0_0 .net *"_ivl_42", 0 0, L_00000218250d5a50;  1 drivers
v0000021824e80d70_0 .net *"_ivl_48", 0 0, L_00000218250a9990;  1 drivers
v0000021824e83610_0 .net *"_ivl_50", 0 0, L_00000218250a7d70;  1 drivers
v0000021824e82850_0 .net *"_ivl_52", 0 0, L_00000218250a8a90;  1 drivers
v0000021824e81f90_0 .net *"_ivl_53", 0 0, L_00000218250d5900;  1 drivers
v0000021824e83250_0 .net *"_ivl_55", 0 0, L_00000218250d5970;  1 drivers
v0000021824e81c70_0 .net *"_ivl_58", 3 0, L_00000218250a81d0;  1 drivers
v0000021824e82670_0 .net *"_ivl_7", 0 0, L_00000218250d4c50;  1 drivers
v0000021824e83c50_0 .net "a", 3 0, L_00000218250a7b90;  1 drivers
v0000021824e81b30_0 .net "b", 3 0, L_00000218250a95d0;  1 drivers
v0000021824e81d10_0 .net "c", 4 0, L_00000218250a8bd0;  1 drivers
v0000021824e819f0_0 .net "cin", 0 0, L_00000218250a8ef0;  alias, 1 drivers
v0000021824e82490_0 .net "cout", 0 0, L_00000218250a92b0;  alias, 1 drivers
v0000021824e828f0_0 .net "g", 3 0, L_00000218250d4be0;  1 drivers
v0000021824e82e90_0 .net "p", 3 0, L_00000218250d4b00;  1 drivers
v0000021824e82ad0_0 .net "s", 3 0, L_00000218250d5820;  1 drivers
L_00000218250a9a30 .part L_00000218250d4be0, 0, 1;
L_00000218250a86d0 .part L_00000218250d4b00, 0, 1;
L_00000218250a8d10 .part L_00000218250a8bd0, 0, 1;
L_00000218250a9210 .part L_00000218250d4be0, 1, 1;
L_00000218250a9030 .part L_00000218250d4b00, 1, 1;
L_00000218250a8c70 .part L_00000218250a8bd0, 1, 1;
L_00000218250a90d0 .part L_00000218250d4be0, 2, 1;
L_00000218250a8590 .part L_00000218250d4b00, 2, 1;
L_00000218250a7cd0 .part L_00000218250a8bd0, 2, 1;
LS_00000218250a8bd0_0_0 .concat8 [ 1 1 1 1], L_00000218250d4c50, L_00000218250d4fd0, L_00000218250d50b0, L_00000218250d5a50;
LS_00000218250a8bd0_0_4 .concat8 [ 1 0 0 0], L_00000218250d5970;
L_00000218250a8bd0 .concat8 [ 4 1 0 0], LS_00000218250a8bd0_0_0, LS_00000218250a8bd0_0_4;
L_00000218250a9990 .part L_00000218250d4be0, 3, 1;
L_00000218250a7d70 .part L_00000218250d4b00, 3, 1;
L_00000218250a8a90 .part L_00000218250a8bd0, 3, 1;
L_00000218250a81d0 .part L_00000218250a8bd0, 0, 4;
L_00000218250a92b0 .part L_00000218250a8bd0, 4, 1;
S_0000021824e89ff0 .scope module, "bit24_27" "LCA4" 7 23, 7 34 0, S_00000218249b9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250c6b00 .functor AND 4, L_00000218250a9490, L_00000218250a8310, C4<1111>, C4<1111>;
L_00000218250c6390 .functor XOR 4, L_00000218250a9490, L_00000218250a8310, C4<0000>, C4<0000>;
L_00000218250c6470 .functor BUFZ 1, L_00000218250a92b0, C4<0>, C4<0>, C4<0>;
L_00000218250c64e0 .functor AND 1, L_00000218250a9170, L_00000218250a7c30, C4<1>, C4<1>;
L_00000218250c69b0 .functor OR 1, L_00000218250a9850, L_00000218250c64e0, C4<0>, C4<0>;
L_00000218250c6320 .functor AND 1, L_00000218250a9710, L_00000218250a9350, C4<1>, C4<1>;
L_00000218250c72e0 .functor OR 1, L_00000218250a7eb0, L_00000218250c6320, C4<0>, C4<0>;
L_00000218250c6710 .functor AND 1, L_00000218250a93f0, L_00000218250a7f50, C4<1>, C4<1>;
L_00000218250c5ec0 .functor OR 1, L_00000218250a7e10, L_00000218250c6710, C4<0>, C4<0>;
L_00000218250c6160 .functor AND 1, L_00000218250a8090, L_00000218250a8770, C4<1>, C4<1>;
L_00000218250c5d00 .functor OR 1, L_00000218250a88b0, L_00000218250c6160, C4<0>, C4<0>;
L_00000218250c6630 .functor XOR 4, L_00000218250c6390, L_00000218250a8270, C4<0000>, C4<0000>;
v0000021824e83570_0 .net *"_ivl_11", 0 0, L_00000218250a9850;  1 drivers
v0000021824e83890_0 .net *"_ivl_13", 0 0, L_00000218250a9170;  1 drivers
v0000021824e83bb0_0 .net *"_ivl_15", 0 0, L_00000218250a7c30;  1 drivers
v0000021824e82b70_0 .net *"_ivl_16", 0 0, L_00000218250c64e0;  1 drivers
v0000021824e83930_0 .net *"_ivl_18", 0 0, L_00000218250c69b0;  1 drivers
v0000021824e83070_0 .net *"_ivl_23", 0 0, L_00000218250a7eb0;  1 drivers
v0000021824e82d50_0 .net *"_ivl_25", 0 0, L_00000218250a9710;  1 drivers
v0000021824e81bd0_0 .net *"_ivl_27", 0 0, L_00000218250a9350;  1 drivers
v0000021824e839d0_0 .net *"_ivl_28", 0 0, L_00000218250c6320;  1 drivers
v0000021824e83a70_0 .net *"_ivl_30", 0 0, L_00000218250c72e0;  1 drivers
v0000021824e81db0_0 .net *"_ivl_35", 0 0, L_00000218250a7e10;  1 drivers
v0000021824e82c10_0 .net *"_ivl_37", 0 0, L_00000218250a93f0;  1 drivers
v0000021824e83b10_0 .net *"_ivl_39", 0 0, L_00000218250a7f50;  1 drivers
v0000021824e82990_0 .net *"_ivl_40", 0 0, L_00000218250c6710;  1 drivers
v0000021824e837f0_0 .net *"_ivl_42", 0 0, L_00000218250c5ec0;  1 drivers
v0000021824e81810_0 .net *"_ivl_48", 0 0, L_00000218250a88b0;  1 drivers
v0000021824e83cf0_0 .net *"_ivl_50", 0 0, L_00000218250a8090;  1 drivers
v0000021824e83d90_0 .net *"_ivl_52", 0 0, L_00000218250a8770;  1 drivers
v0000021824e83e30_0 .net *"_ivl_53", 0 0, L_00000218250c6160;  1 drivers
v0000021824e81e50_0 .net *"_ivl_55", 0 0, L_00000218250c5d00;  1 drivers
v0000021824e81ef0_0 .net *"_ivl_58", 3 0, L_00000218250a8270;  1 drivers
v0000021824e81a90_0 .net *"_ivl_7", 0 0, L_00000218250c6470;  1 drivers
v0000021824e83ed0_0 .net "a", 3 0, L_00000218250a9490;  1 drivers
v0000021824e83f70_0 .net "b", 3 0, L_00000218250a8310;  1 drivers
v0000021824e818b0_0 .net "c", 4 0, L_00000218250a7ff0;  1 drivers
v0000021824e81950_0 .net "cin", 0 0, L_00000218250a92b0;  alias, 1 drivers
v0000021824e82030_0 .net "cout", 0 0, L_00000218250a8130;  alias, 1 drivers
v0000021824e82cb0_0 .net "g", 3 0, L_00000218250c6b00;  1 drivers
v0000021824e83110_0 .net "p", 3 0, L_00000218250c6390;  1 drivers
v0000021824e82df0_0 .net "s", 3 0, L_00000218250c6630;  1 drivers
L_00000218250a9850 .part L_00000218250c6b00, 0, 1;
L_00000218250a9170 .part L_00000218250c6390, 0, 1;
L_00000218250a7c30 .part L_00000218250a7ff0, 0, 1;
L_00000218250a7eb0 .part L_00000218250c6b00, 1, 1;
L_00000218250a9710 .part L_00000218250c6390, 1, 1;
L_00000218250a9350 .part L_00000218250a7ff0, 1, 1;
L_00000218250a7e10 .part L_00000218250c6b00, 2, 1;
L_00000218250a93f0 .part L_00000218250c6390, 2, 1;
L_00000218250a7f50 .part L_00000218250a7ff0, 2, 1;
LS_00000218250a7ff0_0_0 .concat8 [ 1 1 1 1], L_00000218250c6470, L_00000218250c69b0, L_00000218250c72e0, L_00000218250c5ec0;
LS_00000218250a7ff0_0_4 .concat8 [ 1 0 0 0], L_00000218250c5d00;
L_00000218250a7ff0 .concat8 [ 4 1 0 0], LS_00000218250a7ff0_0_0, LS_00000218250a7ff0_0_4;
L_00000218250a88b0 .part L_00000218250c6b00, 3, 1;
L_00000218250a8090 .part L_00000218250c6390, 3, 1;
L_00000218250a8770 .part L_00000218250a7ff0, 3, 1;
L_00000218250a8270 .part L_00000218250a7ff0, 0, 4;
L_00000218250a8130 .part L_00000218250a7ff0, 4, 1;
S_0000021824e8a950 .scope module, "bit28_31" "LCA4" 7 24, 7 34 0, S_00000218249b9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250c66a0 .functor AND 4, L_000002182508ab30, L_000002182508c250, C4<1111>, C4<1111>;
L_00000218250c6550 .functor XOR 4, L_000002182508ab30, L_000002182508c250, C4<0000>, C4<0000>;
L_00000218250c6cc0 .functor BUFZ 1, L_00000218250a8130, C4<0>, C4<0>, C4<0>;
L_00000218250c73c0 .functor AND 1, L_00000218250a83b0, L_00000218250a8f90, C4<1>, C4<1>;
L_00000218250c6d30 .functor OR 1, L_00000218250a8db0, L_00000218250c73c0, C4<0>, C4<0>;
L_00000218250c7120 .functor AND 1, L_00000218250a97b0, L_00000218250a8450, C4<1>, C4<1>;
L_00000218250c75f0 .functor OR 1, L_00000218250a9670, L_00000218250c7120, C4<0>, C4<0>;
L_00000218250c6c50 .functor AND 1, L_00000218250a89f0, L_00000218250a8810, C4<1>, C4<1>;
L_00000218250c6010 .functor OR 1, L_00000218250a8630, L_00000218250c6c50, C4<0>, C4<0>;
L_00000218250c6f60 .functor AND 1, L_000002182508c110, L_0000021825089ff0, C4<1>, C4<1>;
L_00000218250c7660 .functor OR 1, L_00000218250a8b30, L_00000218250c6f60, C4<0>, C4<0>;
L_00000218250c76d0 .functor XOR 4, L_00000218250c6550, L_000002182508bad0, C4<0000>, C4<0000>;
v0000021824e82f30_0 .net *"_ivl_11", 0 0, L_00000218250a8db0;  1 drivers
v0000021824e831b0_0 .net *"_ivl_13", 0 0, L_00000218250a83b0;  1 drivers
v0000021824e82530_0 .net *"_ivl_15", 0 0, L_00000218250a8f90;  1 drivers
v0000021824e820d0_0 .net *"_ivl_16", 0 0, L_00000218250c73c0;  1 drivers
v0000021824e82fd0_0 .net *"_ivl_18", 0 0, L_00000218250c6d30;  1 drivers
v0000021824e82170_0 .net *"_ivl_23", 0 0, L_00000218250a9670;  1 drivers
v0000021824e832f0_0 .net *"_ivl_25", 0 0, L_00000218250a97b0;  1 drivers
v0000021824e82a30_0 .net *"_ivl_27", 0 0, L_00000218250a8450;  1 drivers
v0000021824e83390_0 .net *"_ivl_28", 0 0, L_00000218250c7120;  1 drivers
v0000021824e82210_0 .net *"_ivl_30", 0 0, L_00000218250c75f0;  1 drivers
v0000021824e822b0_0 .net *"_ivl_35", 0 0, L_00000218250a8630;  1 drivers
v0000021824e82350_0 .net *"_ivl_37", 0 0, L_00000218250a89f0;  1 drivers
v0000021824e83430_0 .net *"_ivl_39", 0 0, L_00000218250a8810;  1 drivers
v0000021824e836b0_0 .net *"_ivl_40", 0 0, L_00000218250c6c50;  1 drivers
v0000021824e823f0_0 .net *"_ivl_42", 0 0, L_00000218250c6010;  1 drivers
v0000021824e825d0_0 .net *"_ivl_48", 0 0, L_00000218250a8b30;  1 drivers
v0000021824e82710_0 .net *"_ivl_50", 0 0, L_000002182508c110;  1 drivers
v0000021824e827b0_0 .net *"_ivl_52", 0 0, L_0000021825089ff0;  1 drivers
v0000021824e834d0_0 .net *"_ivl_53", 0 0, L_00000218250c6f60;  1 drivers
v0000021824e83750_0 .net *"_ivl_55", 0 0, L_00000218250c7660;  1 drivers
v0000021824e843d0_0 .net *"_ivl_58", 3 0, L_000002182508bad0;  1 drivers
v0000021824e85690_0 .net *"_ivl_7", 0 0, L_00000218250c6cc0;  1 drivers
v0000021824e84bf0_0 .net "a", 3 0, L_000002182508ab30;  1 drivers
v0000021824e84f10_0 .net "b", 3 0, L_000002182508c250;  1 drivers
v0000021824e85370_0 .net "c", 4 0, L_00000218250a8950;  1 drivers
v0000021824e84150_0 .net "cin", 0 0, L_00000218250a8130;  alias, 1 drivers
v0000021824e85870_0 .net "cout", 0 0, L_000002182508a450;  alias, 1 drivers
v0000021824e84d30_0 .net "g", 3 0, L_00000218250c66a0;  1 drivers
v0000021824e85730_0 .net "p", 3 0, L_00000218250c6550;  1 drivers
v0000021824e848d0_0 .net "s", 3 0, L_00000218250c76d0;  1 drivers
L_00000218250a8db0 .part L_00000218250c66a0, 0, 1;
L_00000218250a83b0 .part L_00000218250c6550, 0, 1;
L_00000218250a8f90 .part L_00000218250a8950, 0, 1;
L_00000218250a9670 .part L_00000218250c66a0, 1, 1;
L_00000218250a97b0 .part L_00000218250c6550, 1, 1;
L_00000218250a8450 .part L_00000218250a8950, 1, 1;
L_00000218250a8630 .part L_00000218250c66a0, 2, 1;
L_00000218250a89f0 .part L_00000218250c6550, 2, 1;
L_00000218250a8810 .part L_00000218250a8950, 2, 1;
LS_00000218250a8950_0_0 .concat8 [ 1 1 1 1], L_00000218250c6cc0, L_00000218250c6d30, L_00000218250c75f0, L_00000218250c6010;
LS_00000218250a8950_0_4 .concat8 [ 1 0 0 0], L_00000218250c7660;
L_00000218250a8950 .concat8 [ 4 1 0 0], LS_00000218250a8950_0_0, LS_00000218250a8950_0_4;
L_00000218250a8b30 .part L_00000218250c66a0, 3, 1;
L_000002182508c110 .part L_00000218250c6550, 3, 1;
L_0000021825089ff0 .part L_00000218250a8950, 3, 1;
L_000002182508bad0 .part L_00000218250a8950, 0, 4;
L_000002182508a450 .part L_00000218250a8950, 4, 1;
S_0000021824e8ae00 .scope module, "bit4_7" "LCA4" 7 18, 7 34 0, S_00000218249b9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d4470 .functor AND 4, L_00000218250a6330, L_00000218250a7910, C4<1111>, C4<1111>;
L_00000218250d47f0 .functor XOR 4, L_00000218250a6330, L_00000218250a7910, C4<0000>, C4<0000>;
L_00000218250d5350 .functor BUFZ 1, L_00000218250a40d0, C4<0>, C4<0>, C4<0>;
L_00000218250d5430 .functor AND 1, L_00000218250a54d0, L_00000218250a75f0, C4<1>, C4<1>;
L_00000218250d4da0 .functor OR 1, L_00000218250a5430, L_00000218250d5430, C4<0>, C4<0>;
L_00000218250d5740 .functor AND 1, L_00000218250a5e30, L_00000218250a7690, C4<1>, C4<1>;
L_00000218250d4940 .functor OR 1, L_00000218250a6bf0, L_00000218250d5740, C4<0>, C4<0>;
L_00000218250d3de0 .functor AND 1, L_00000218250a6f10, L_00000218250a5a70, C4<1>, C4<1>;
L_00000218250d44e0 .functor OR 1, L_00000218250a6510, L_00000218250d3de0, C4<0>, C4<0>;
L_00000218250d4860 .functor AND 1, L_00000218250a5610, L_00000218250a79b0, C4<1>, C4<1>;
L_00000218250d4550 .functor OR 1, L_00000218250a6290, L_00000218250d4860, C4<0>, C4<0>;
L_00000218250d4b70 .functor XOR 4, L_00000218250d47f0, L_00000218250a6e70, C4<0000>, C4<0000>;
v0000021824e861d0_0 .net *"_ivl_11", 0 0, L_00000218250a5430;  1 drivers
v0000021824e84e70_0 .net *"_ivl_13", 0 0, L_00000218250a54d0;  1 drivers
v0000021824e84b50_0 .net *"_ivl_15", 0 0, L_00000218250a75f0;  1 drivers
v0000021824e84330_0 .net *"_ivl_16", 0 0, L_00000218250d5430;  1 drivers
v0000021824e85230_0 .net *"_ivl_18", 0 0, L_00000218250d4da0;  1 drivers
v0000021824e85eb0_0 .net *"_ivl_23", 0 0, L_00000218250a6bf0;  1 drivers
v0000021824e84c90_0 .net *"_ivl_25", 0 0, L_00000218250a5e30;  1 drivers
v0000021824e84010_0 .net *"_ivl_27", 0 0, L_00000218250a7690;  1 drivers
v0000021824e866d0_0 .net *"_ivl_28", 0 0, L_00000218250d5740;  1 drivers
v0000021824e85af0_0 .net *"_ivl_30", 0 0, L_00000218250d4940;  1 drivers
v0000021824e841f0_0 .net *"_ivl_35", 0 0, L_00000218250a6510;  1 drivers
v0000021824e84830_0 .net *"_ivl_37", 0 0, L_00000218250a6f10;  1 drivers
v0000021824e84dd0_0 .net *"_ivl_39", 0 0, L_00000218250a5a70;  1 drivers
v0000021824e86090_0 .net *"_ivl_40", 0 0, L_00000218250d3de0;  1 drivers
v0000021824e85d70_0 .net *"_ivl_42", 0 0, L_00000218250d44e0;  1 drivers
v0000021824e84970_0 .net *"_ivl_48", 0 0, L_00000218250a6290;  1 drivers
v0000021824e86310_0 .net *"_ivl_50", 0 0, L_00000218250a5610;  1 drivers
v0000021824e85ff0_0 .net *"_ivl_52", 0 0, L_00000218250a79b0;  1 drivers
v0000021824e857d0_0 .net *"_ivl_53", 0 0, L_00000218250d4860;  1 drivers
v0000021824e84510_0 .net *"_ivl_55", 0 0, L_00000218250d4550;  1 drivers
v0000021824e85b90_0 .net *"_ivl_58", 3 0, L_00000218250a6e70;  1 drivers
v0000021824e840b0_0 .net *"_ivl_7", 0 0, L_00000218250d5350;  1 drivers
v0000021824e86270_0 .net "a", 3 0, L_00000218250a6330;  1 drivers
v0000021824e845b0_0 .net "b", 3 0, L_00000218250a7910;  1 drivers
v0000021824e852d0_0 .net "c", 4 0, L_00000218250a7870;  1 drivers
v0000021824e863b0_0 .net "cin", 0 0, L_00000218250a40d0;  alias, 1 drivers
v0000021824e859b0_0 .net "cout", 0 0, L_00000218250a6970;  alias, 1 drivers
v0000021824e85190_0 .net "g", 3 0, L_00000218250d4470;  1 drivers
v0000021824e85550_0 .net "p", 3 0, L_00000218250d47f0;  1 drivers
v0000021824e84fb0_0 .net "s", 3 0, L_00000218250d4b70;  1 drivers
L_00000218250a5430 .part L_00000218250d4470, 0, 1;
L_00000218250a54d0 .part L_00000218250d47f0, 0, 1;
L_00000218250a75f0 .part L_00000218250a7870, 0, 1;
L_00000218250a6bf0 .part L_00000218250d4470, 1, 1;
L_00000218250a5e30 .part L_00000218250d47f0, 1, 1;
L_00000218250a7690 .part L_00000218250a7870, 1, 1;
L_00000218250a6510 .part L_00000218250d4470, 2, 1;
L_00000218250a6f10 .part L_00000218250d47f0, 2, 1;
L_00000218250a5a70 .part L_00000218250a7870, 2, 1;
LS_00000218250a7870_0_0 .concat8 [ 1 1 1 1], L_00000218250d5350, L_00000218250d4da0, L_00000218250d4940, L_00000218250d44e0;
LS_00000218250a7870_0_4 .concat8 [ 1 0 0 0], L_00000218250d4550;
L_00000218250a7870 .concat8 [ 4 1 0 0], LS_00000218250a7870_0_0, LS_00000218250a7870_0_4;
L_00000218250a6290 .part L_00000218250d4470, 3, 1;
L_00000218250a5610 .part L_00000218250d47f0, 3, 1;
L_00000218250a79b0 .part L_00000218250a7870, 3, 1;
L_00000218250a6e70 .part L_00000218250a7870, 0, 4;
L_00000218250a6970 .part L_00000218250a7870, 4, 1;
S_0000021824e8a180 .scope module, "bit8_11" "LCA4" 7 19, 7 34 0, S_00000218249b9920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000218250d3f30 .functor AND 4, L_00000218250a5750, L_00000218250a5390, C4<1111>, C4<1111>;
L_00000218250d41d0 .functor XOR 4, L_00000218250a5750, L_00000218250a5390, C4<0000>, C4<0000>;
L_00000218250d5190 .functor BUFZ 1, L_00000218250a6970, C4<0>, C4<0>, C4<0>;
L_00000218250d4f60 .functor AND 1, L_00000218250a5570, L_00000218250a63d0, C4<1>, C4<1>;
L_00000218250d5660 .functor OR 1, L_00000218250a56b0, L_00000218250d4f60, C4<0>, C4<0>;
L_00000218250d3ec0 .functor AND 1, L_00000218250a7730, L_00000218250a5cf0, C4<1>, C4<1>;
L_00000218250d54a0 .functor OR 1, L_00000218250a66f0, L_00000218250d3ec0, C4<0>, C4<0>;
L_00000218250d4d30 .functor AND 1, L_00000218250a6010, L_00000218250a6b50, C4<1>, C4<1>;
L_00000218250d52e0 .functor OR 1, L_00000218250a6c90, L_00000218250d4d30, C4<0>, C4<0>;
L_00000218250d3fa0 .functor AND 1, L_00000218250a7a50, L_00000218250a77d0, C4<1>, C4<1>;
L_00000218250d5120 .functor OR 1, L_00000218250a6fb0, L_00000218250d3fa0, C4<0>, C4<0>;
L_00000218250d45c0 .functor XOR 4, L_00000218250d41d0, L_00000218250a7af0, C4<0000>, C4<0000>;
v0000021824e84ab0_0 .net *"_ivl_11", 0 0, L_00000218250a56b0;  1 drivers
v0000021824e86450_0 .net *"_ivl_13", 0 0, L_00000218250a5570;  1 drivers
v0000021824e85f50_0 .net *"_ivl_15", 0 0, L_00000218250a63d0;  1 drivers
v0000021824e84470_0 .net *"_ivl_16", 0 0, L_00000218250d4f60;  1 drivers
v0000021824e846f0_0 .net *"_ivl_18", 0 0, L_00000218250d5660;  1 drivers
v0000021824e85410_0 .net *"_ivl_23", 0 0, L_00000218250a66f0;  1 drivers
v0000021824e84a10_0 .net *"_ivl_25", 0 0, L_00000218250a7730;  1 drivers
v0000021824e864f0_0 .net *"_ivl_27", 0 0, L_00000218250a5cf0;  1 drivers
v0000021824e855f0_0 .net *"_ivl_28", 0 0, L_00000218250d3ec0;  1 drivers
v0000021824e86130_0 .net *"_ivl_30", 0 0, L_00000218250d54a0;  1 drivers
v0000021824e85050_0 .net *"_ivl_35", 0 0, L_00000218250a6c90;  1 drivers
v0000021824e86590_0 .net *"_ivl_37", 0 0, L_00000218250a6010;  1 drivers
v0000021824e85910_0 .net *"_ivl_39", 0 0, L_00000218250a6b50;  1 drivers
v0000021824e86630_0 .net *"_ivl_40", 0 0, L_00000218250d4d30;  1 drivers
v0000021824e854b0_0 .net *"_ivl_42", 0 0, L_00000218250d52e0;  1 drivers
v0000021824e85e10_0 .net *"_ivl_48", 0 0, L_00000218250a6fb0;  1 drivers
v0000021824e85a50_0 .net *"_ivl_50", 0 0, L_00000218250a7a50;  1 drivers
v0000021824e85c30_0 .net *"_ivl_52", 0 0, L_00000218250a77d0;  1 drivers
v0000021824e86770_0 .net *"_ivl_53", 0 0, L_00000218250d3fa0;  1 drivers
v0000021824e85cd0_0 .net *"_ivl_55", 0 0, L_00000218250d5120;  1 drivers
v0000021824e84290_0 .net *"_ivl_58", 3 0, L_00000218250a7af0;  1 drivers
v0000021824e84650_0 .net *"_ivl_7", 0 0, L_00000218250d5190;  1 drivers
v0000021824e84790_0 .net "a", 3 0, L_00000218250a5750;  1 drivers
v0000021824e850f0_0 .net "b", 3 0, L_00000218250a5390;  1 drivers
v0000021824e87990_0 .net "c", 4 0, L_00000218250a74b0;  1 drivers
v0000021824e87b70_0 .net "cin", 0 0, L_00000218250a6970;  alias, 1 drivers
v0000021824e877b0_0 .net "cout", 0 0, L_00000218250a68d0;  alias, 1 drivers
v0000021824e88cf0_0 .net "g", 3 0, L_00000218250d3f30;  1 drivers
v0000021824e88890_0 .net "p", 3 0, L_00000218250d41d0;  1 drivers
v0000021824e88930_0 .net "s", 3 0, L_00000218250d45c0;  1 drivers
L_00000218250a56b0 .part L_00000218250d3f30, 0, 1;
L_00000218250a5570 .part L_00000218250d41d0, 0, 1;
L_00000218250a63d0 .part L_00000218250a74b0, 0, 1;
L_00000218250a66f0 .part L_00000218250d3f30, 1, 1;
L_00000218250a7730 .part L_00000218250d41d0, 1, 1;
L_00000218250a5cf0 .part L_00000218250a74b0, 1, 1;
L_00000218250a6c90 .part L_00000218250d3f30, 2, 1;
L_00000218250a6010 .part L_00000218250d41d0, 2, 1;
L_00000218250a6b50 .part L_00000218250a74b0, 2, 1;
LS_00000218250a74b0_0_0 .concat8 [ 1 1 1 1], L_00000218250d5190, L_00000218250d5660, L_00000218250d54a0, L_00000218250d52e0;
LS_00000218250a74b0_0_4 .concat8 [ 1 0 0 0], L_00000218250d5120;
L_00000218250a74b0 .concat8 [ 4 1 0 0], LS_00000218250a74b0_0_0, LS_00000218250a74b0_0_4;
L_00000218250a6fb0 .part L_00000218250d3f30, 3, 1;
L_00000218250a7a50 .part L_00000218250d41d0, 3, 1;
L_00000218250a77d0 .part L_00000218250a74b0, 3, 1;
L_00000218250a7af0 .part L_00000218250a74b0, 0, 4;
L_00000218250a68d0 .part L_00000218250a74b0, 4, 1;
S_0000021824e8a310 .scope module, "shifting" "barrelshifter32" 3 88, 8 70 0, S_0000021824e286a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /INPUT 32 "s";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "is_sra";
    .port_info 4 /OUTPUT 32 "o";
v0000021824f8d6e0_0 .net "func3", 2 0, v0000021824f99da0_0;  alias, 1 drivers
v0000021824f8e040_0 .net "i", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824f8c9c0_0 .net "is_sra", 0 0, L_0000021824e21e20;  alias, 1 drivers
v0000021824f8cba0_0 .net "o", 31 0, L_000002182509ff30;  alias, 1 drivers
v0000021824f8f6c0_0 .net "s", 31 0, L_0000021824fa13c0;  alias, 1 drivers
v0000021824f90de0_0 .net "t16", 31 0, L_0000021824fa3c60;  1 drivers
v0000021824f90340_0 .net "t2", 31 0, L_0000021825099b30;  1 drivers
v0000021824f90480_0 .net "t4", 31 0, L_0000021825094950;  1 drivers
v0000021824f90ca0_0 .net "t8", 31 0, L_0000021825091250;  1 drivers
L_0000021824fa4840 .part L_0000021824fa13c0, 4, 1;
L_000002182508eeb0 .part L_0000021824fa13c0, 3, 1;
L_00000218250949f0 .part L_0000021824fa13c0, 2, 1;
L_000002182509a7b0 .part L_0000021824fa13c0, 1, 1;
L_000002182509ebd0 .part L_0000021824fa13c0, 0, 1;
S_0000021824e8a7c0 .scope module, "s1" "shifter_stage" 8 83, 8 29 0, S_0000021824e8a310;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "is_sra";
    .port_info 4 /OUTPUT 32 "o";
P_0000021824de48a0 .param/l "DIST" 0 8 29, +C4<00000000000000000000000000000001>;
L_00000218250d1610 .functor AND 1, L_0000021824e21e20, L_000002182509fb70, C4<1>, C4<1>;
v0000021824eafe10_0 .net *"_ivl_193", 0 0, L_000002182509fb70;  1 drivers
v0000021824eaef10_0 .net "fill_bit", 0 0, L_00000218250d1610;  1 drivers
v0000021824eaec90_0 .net "func3", 2 0, v0000021824f99da0_0;  alias, 1 drivers
v0000021824eadf70_0 .net "i", 31 0, L_0000021825099b30;  alias, 1 drivers
v0000021824eae0b0_0 .net "is_sra", 0 0, L_0000021824e21e20;  alias, 1 drivers
v0000021824eaff50_0 .net "o", 31 0, L_000002182509ff30;  alias, 1 drivers
v0000021824eae1f0_0 .net "s", 0 0, L_000002182509ebd0;  1 drivers
L_000002182509adf0 .part v0000021824f99da0_0, 2, 1;
L_0000021825099310 .part L_0000021825099b30, 0, 1;
L_000002182509ac10 .part L_0000021825099b30, 1, 1;
L_0000021825099630 .part v0000021824f99da0_0, 2, 1;
L_000002182509a2b0 .part L_0000021825099b30, 1, 1;
L_0000021825099590 .part L_0000021825099b30, 0, 1;
L_00000218250998b0 .part L_0000021825099b30, 2, 1;
L_000002182509a850 .part v0000021824f99da0_0, 2, 1;
L_0000021825099f90 .part L_0000021825099b30, 2, 1;
L_00000218250993b0 .part L_0000021825099b30, 1, 1;
L_000002182509a8f0 .part L_0000021825099b30, 3, 1;
L_000002182509aad0 .part v0000021824f99da0_0, 2, 1;
L_000002182509ae90 .part L_0000021825099b30, 3, 1;
L_00000218250996d0 .part L_0000021825099b30, 2, 1;
L_000002182509ab70 .part L_0000021825099b30, 4, 1;
L_0000021825099810 .part v0000021824f99da0_0, 2, 1;
L_000002182509a170 .part L_0000021825099b30, 4, 1;
L_0000021825099bd0 .part L_0000021825099b30, 3, 1;
L_0000021825099d10 .part L_0000021825099b30, 5, 1;
L_00000218250999f0 .part v0000021824f99da0_0, 2, 1;
L_0000021825099db0 .part L_0000021825099b30, 5, 1;
L_000002182509a0d0 .part L_0000021825099b30, 4, 1;
L_000002182509a350 .part L_0000021825099b30, 6, 1;
L_000002182509a990 .part v0000021824f99da0_0, 2, 1;
L_000002182509aa30 .part L_0000021825099b30, 6, 1;
L_000002182509acb0 .part L_0000021825099b30, 5, 1;
L_000002182509af30 .part L_0000021825099b30, 7, 1;
L_000002182509afd0 .part v0000021824f99da0_0, 2, 1;
L_000002182509c290 .part L_0000021825099b30, 7, 1;
L_000002182509c790 .part L_0000021825099b30, 6, 1;
L_000002182509c970 .part L_0000021825099b30, 8, 1;
L_000002182509bf70 .part v0000021824f99da0_0, 2, 1;
L_000002182509b390 .part L_0000021825099b30, 8, 1;
L_000002182509be30 .part L_0000021825099b30, 7, 1;
L_000002182509b7f0 .part L_0000021825099b30, 9, 1;
L_000002182509bd90 .part v0000021824f99da0_0, 2, 1;
L_000002182509c6f0 .part L_0000021825099b30, 9, 1;
L_000002182509b890 .part L_0000021825099b30, 8, 1;
L_000002182509d690 .part L_0000021825099b30, 10, 1;
L_000002182509d730 .part v0000021824f99da0_0, 2, 1;
L_000002182509bed0 .part L_0000021825099b30, 10, 1;
L_000002182509c470 .part L_0000021825099b30, 9, 1;
L_000002182509cd30 .part L_0000021825099b30, 11, 1;
L_000002182509c330 .part v0000021824f99da0_0, 2, 1;
L_000002182509c3d0 .part L_0000021825099b30, 11, 1;
L_000002182509c8d0 .part L_0000021825099b30, 10, 1;
L_000002182509bcf0 .part L_0000021825099b30, 12, 1;
L_000002182509c010 .part v0000021824f99da0_0, 2, 1;
L_000002182509d190 .part L_0000021825099b30, 12, 1;
L_000002182509c510 .part L_0000021825099b30, 11, 1;
L_000002182509daf0 .part L_0000021825099b30, 13, 1;
L_000002182509d410 .part v0000021824f99da0_0, 2, 1;
L_000002182509b570 .part L_0000021825099b30, 13, 1;
L_000002182509b6b0 .part L_0000021825099b30, 12, 1;
L_000002182509b9d0 .part L_0000021825099b30, 14, 1;
L_000002182509c5b0 .part v0000021824f99da0_0, 2, 1;
L_000002182509b610 .part L_0000021825099b30, 14, 1;
L_000002182509bc50 .part L_0000021825099b30, 13, 1;
L_000002182509c0b0 .part L_0000021825099b30, 15, 1;
L_000002182509c1f0 .part v0000021824f99da0_0, 2, 1;
L_000002182509d870 .part L_0000021825099b30, 15, 1;
L_000002182509d910 .part L_0000021825099b30, 14, 1;
L_000002182509c150 .part L_0000021825099b30, 16, 1;
L_000002182509c650 .part v0000021824f99da0_0, 2, 1;
L_000002182509c830 .part L_0000021825099b30, 16, 1;
L_000002182509b430 .part L_0000021825099b30, 15, 1;
L_000002182509ca10 .part L_0000021825099b30, 17, 1;
L_000002182509cab0 .part v0000021824f99da0_0, 2, 1;
L_000002182509cb50 .part L_0000021825099b30, 17, 1;
L_000002182509cbf0 .part L_0000021825099b30, 16, 1;
L_000002182509d230 .part L_0000021825099b30, 18, 1;
L_000002182509cc90 .part v0000021824f99da0_0, 2, 1;
L_000002182509cdd0 .part L_0000021825099b30, 18, 1;
L_000002182509d9b0 .part L_0000021825099b30, 17, 1;
L_000002182509ce70 .part L_0000021825099b30, 19, 1;
L_000002182509cf10 .part v0000021824f99da0_0, 2, 1;
L_000002182509cfb0 .part L_0000021825099b30, 19, 1;
L_000002182509d050 .part L_0000021825099b30, 18, 1;
L_000002182509d370 .part L_0000021825099b30, 20, 1;
L_000002182509d0f0 .part v0000021824f99da0_0, 2, 1;
L_000002182509d7d0 .part L_0000021825099b30, 20, 1;
L_000002182509d2d0 .part L_0000021825099b30, 19, 1;
L_000002182509bbb0 .part L_0000021825099b30, 21, 1;
L_000002182509d4b0 .part v0000021824f99da0_0, 2, 1;
L_000002182509d550 .part L_0000021825099b30, 21, 1;
L_000002182509d5f0 .part L_0000021825099b30, 20, 1;
L_000002182509b750 .part L_0000021825099b30, 22, 1;
L_000002182509ba70 .part v0000021824f99da0_0, 2, 1;
L_000002182509da50 .part L_0000021825099b30, 22, 1;
L_000002182509b4d0 .part L_0000021825099b30, 21, 1;
L_000002182509b930 .part L_0000021825099b30, 23, 1;
L_000002182509bb10 .part v0000021824f99da0_0, 2, 1;
L_000002182509fcb0 .part L_0000021825099b30, 23, 1;
L_000002182509ed10 .part L_0000021825099b30, 22, 1;
L_000002182509df50 .part L_0000021825099b30, 24, 1;
L_000002182509f170 .part v0000021824f99da0_0, 2, 1;
L_000002182509f710 .part L_0000021825099b30, 24, 1;
L_000002182509fd50 .part L_0000021825099b30, 23, 1;
L_000002182509db90 .part L_0000021825099b30, 25, 1;
L_000002182509ec70 .part v0000021824f99da0_0, 2, 1;
L_000002182509e270 .part L_0000021825099b30, 25, 1;
L_000002182509fdf0 .part L_0000021825099b30, 24, 1;
L_000002182509de10 .part L_0000021825099b30, 26, 1;
L_000002182509f2b0 .part v0000021824f99da0_0, 2, 1;
L_000002182509f210 .part L_0000021825099b30, 26, 1;
L_000002182509e1d0 .part L_0000021825099b30, 25, 1;
L_00000218250a0110 .part L_0000021825099b30, 27, 1;
L_000002182509deb0 .part v0000021824f99da0_0, 2, 1;
L_00000218250a01b0 .part L_0000021825099b30, 27, 1;
L_000002182509ea90 .part L_0000021825099b30, 26, 1;
L_000002182509dff0 .part L_0000021825099b30, 28, 1;
L_000002182509e450 .part v0000021824f99da0_0, 2, 1;
L_000002182509e770 .part L_0000021825099b30, 28, 1;
L_000002182509e9f0 .part L_0000021825099b30, 27, 1;
L_000002182509dcd0 .part L_0000021825099b30, 29, 1;
L_00000218250a0250 .part v0000021824f99da0_0, 2, 1;
L_000002182509e4f0 .part L_0000021825099b30, 29, 1;
L_00000218250a02f0 .part L_0000021825099b30, 28, 1;
L_000002182509edb0 .part L_0000021825099b30, 30, 1;
L_000002182509eb30 .part v0000021824f99da0_0, 2, 1;
L_000002182509f7b0 .part L_0000021825099b30, 30, 1;
L_000002182509e590 .part L_0000021825099b30, 29, 1;
L_000002182509e3b0 .part L_0000021825099b30, 31, 1;
L_000002182509f850 .part v0000021824f99da0_0, 2, 1;
L_000002182509e090 .part L_0000021825099b30, 31, 1;
LS_000002182509ff30_0_0 .concat8 [ 1 1 1 1], L_00000218250cae60, L_00000218250c9730, L_00000218250ca290, L_00000218250ca760;
LS_000002182509ff30_0_4 .concat8 [ 1 1 1 1], L_00000218250c9f80, L_00000218250ca300, L_00000218250cb950, L_00000218250cba30;
LS_000002182509ff30_0_8 .concat8 [ 1 1 1 1], L_00000218250cbf70, L_00000218250ccad0, L_00000218250cbc60, L_00000218250cb720;
LS_000002182509ff30_0_12 .concat8 [ 1 1 1 1], L_00000218250cb020, L_00000218250cc750, L_00000218250ce510, L_00000218250cd4e0;
LS_000002182509ff30_0_16 .concat8 [ 1 1 1 1], L_00000218250ce3c0, L_00000218250ce6d0, L_00000218250cd080, L_00000218250cda90;
LS_000002182509ff30_0_20 .concat8 [ 1 1 1 1], L_00000218250cd2b0, L_00000218250ce0b0, L_00000218250ce890, L_00000218250cfb60;
LS_000002182509ff30_0_24 .concat8 [ 1 1 1 1], L_00000218250ce900, L_00000218250d0340, L_00000218250cf310, L_00000218250cfbd0;
LS_000002182509ff30_0_28 .concat8 [ 1 1 1 1], L_00000218250cf070, L_00000218250cf620, L_00000218250d1e60, L_00000218250d17d0;
LS_000002182509ff30_1_0 .concat8 [ 4 4 4 4], LS_000002182509ff30_0_0, LS_000002182509ff30_0_4, LS_000002182509ff30_0_8, LS_000002182509ff30_0_12;
LS_000002182509ff30_1_4 .concat8 [ 4 4 4 4], LS_000002182509ff30_0_16, LS_000002182509ff30_0_20, LS_000002182509ff30_0_24, LS_000002182509ff30_0_28;
L_000002182509ff30 .concat8 [ 16 16 0 0], LS_000002182509ff30_1_0, LS_000002182509ff30_1_4;
L_000002182509ee50 .part L_0000021825099b30, 30, 1;
L_000002182509fb70 .part L_0000021825099b30, 31, 1;
S_0000021824e94aa0 .scope generate, "bit_logic[0]" "bit_logic[0]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4960 .param/l "k" 0 8 45, +C4<00>;
L_0000021825040a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824e88070_0 .net "left_val", 0 0, L_0000021825040a60;  1 drivers
v0000021824e882f0_0 .net "right_val", 0 0, L_000002182509ac10;  1 drivers
v0000021824e88f70_0 .net "target_val", 0 0, L_00000218250c95e0;  1 drivers
S_0000021824e94c30 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824e94aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ca5a0 .functor NOT 1, L_000002182509adf0, C4<0>, C4<0>, C4<0>;
L_00000218250ca4c0 .functor AND 1, L_0000021825040a60, L_00000218250ca5a0, C4<1>, C4<1>;
L_00000218250ca060 .functor AND 1, L_000002182509ac10, L_000002182509adf0, C4<1>, C4<1>;
L_00000218250c95e0 .functor OR 1, L_00000218250ca4c0, L_00000218250ca060, C4<0>, C4<0>;
v0000021824e87df0_0 .net "i0", 0 0, L_0000021825040a60;  alias, 1 drivers
v0000021824e87850_0 .net "i1", 0 0, L_000002182509ac10;  alias, 1 drivers
v0000021824e881b0_0 .net "j", 0 0, L_000002182509adf0;  1 drivers
v0000021824e87e90_0 .net "not_j", 0 0, L_00000218250ca5a0;  1 drivers
v0000021824e88250_0 .net "o", 0 0, L_00000218250c95e0;  alias, 1 drivers
v0000021824e88d90_0 .net "w1", 0 0, L_00000218250ca4c0;  1 drivers
v0000021824e87710_0 .net "w2", 0 0, L_00000218250ca060;  1 drivers
S_0000021824e93010 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824e94aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cad80 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ca530 .functor AND 1, L_0000021825099310, L_00000218250cad80, C4<1>, C4<1>;
L_00000218250ca370 .functor AND 1, L_00000218250c95e0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cae60 .functor OR 1, L_00000218250ca530, L_00000218250ca370, C4<0>, C4<0>;
v0000021824e88e30_0 .net "i0", 0 0, L_0000021825099310;  1 drivers
v0000021824e87f30_0 .net "i1", 0 0, L_00000218250c95e0;  alias, 1 drivers
v0000021824e878f0_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e87fd0_0 .net "not_j", 0 0, L_00000218250cad80;  1 drivers
v0000021824e86810_0 .net "o", 0 0, L_00000218250cae60;  1 drivers
v0000021824e88ed0_0 .net "w1", 0 0, L_00000218250ca530;  1 drivers
v0000021824e872b0_0 .net "w2", 0 0, L_00000218250ca370;  1 drivers
S_0000021824e93e20 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824e94aa0;
 .timescale -9 -12;
S_0000021824e94780 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824e94aa0;
 .timescale -9 -12;
S_0000021824e942d0 .scope generate, "bit_logic[1]" "bit_logic[1]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4920 .param/l "k" 0 8 45, +C4<01>;
v0000021824e890b0_0 .net "left_val", 0 0, L_0000021825099590;  1 drivers
v0000021824e89150_0 .net "right_val", 0 0, L_00000218250998b0;  1 drivers
v0000021824e891f0_0 .net "target_val", 0 0, L_00000218250c9c70;  1 drivers
S_0000021824e94dc0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824e942d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cafb0 .functor NOT 1, L_0000021825099630, C4<0>, C4<0>, C4<0>;
L_00000218250caae0 .functor AND 1, L_0000021825099590, L_00000218250cafb0, C4<1>, C4<1>;
L_00000218250caed0 .functor AND 1, L_00000218250998b0, L_0000021825099630, C4<1>, C4<1>;
L_00000218250c9c70 .functor OR 1, L_00000218250caae0, L_00000218250caed0, C4<0>, C4<0>;
v0000021824e88390_0 .net "i0", 0 0, L_0000021825099590;  alias, 1 drivers
v0000021824e88430_0 .net "i1", 0 0, L_00000218250998b0;  alias, 1 drivers
v0000021824e884d0_0 .net "j", 0 0, L_0000021825099630;  1 drivers
v0000021824e88570_0 .net "not_j", 0 0, L_00000218250cafb0;  1 drivers
v0000021824e88610_0 .net "o", 0 0, L_00000218250c9c70;  alias, 1 drivers
v0000021824e886b0_0 .net "w1", 0 0, L_00000218250caae0;  1 drivers
v0000021824e88750_0 .net "w2", 0 0, L_00000218250caed0;  1 drivers
S_0000021824e93330 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824e942d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250c9ea0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250c98f0 .functor AND 1, L_000002182509a2b0, L_00000218250c9ea0, C4<1>, C4<1>;
L_00000218250c9650 .functor AND 1, L_00000218250c9c70, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250c9730 .functor OR 1, L_00000218250c98f0, L_00000218250c9650, C4<0>, C4<0>;
v0000021824e887f0_0 .net "i0", 0 0, L_000002182509a2b0;  1 drivers
v0000021824e89bf0_0 .net "i1", 0 0, L_00000218250c9c70;  alias, 1 drivers
v0000021824e89010_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e89d30_0 .net "not_j", 0 0, L_00000218250c9ea0;  1 drivers
v0000021824e89dd0_0 .net "o", 0 0, L_00000218250c9730;  1 drivers
v0000021824e89a10_0 .net "w1", 0 0, L_00000218250c98f0;  1 drivers
v0000021824e89e70_0 .net "w2", 0 0, L_00000218250c9650;  1 drivers
S_0000021824e94460 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824e942d0;
 .timescale -9 -12;
S_0000021824e93fb0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824e942d0;
 .timescale -9 -12;
S_0000021824e931a0 .scope generate, "bit_logic[2]" "bit_logic[2]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de43a0 .param/l "k" 0 8 45, +C4<010>;
v0000021824e898d0_0 .net "left_val", 0 0, L_00000218250993b0;  1 drivers
v0000021824e7b550_0 .net "right_val", 0 0, L_000002182509a8f0;  1 drivers
v0000021824e7a1f0_0 .net "target_val", 0 0, L_00000218250caf40;  1 drivers
S_0000021824e934c0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824e931a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ca680 .functor NOT 1, L_000002182509a850, C4<0>, C4<0>, C4<0>;
L_00000218250caa00 .functor AND 1, L_00000218250993b0, L_00000218250ca680, C4<1>, C4<1>;
L_00000218250c96c0 .functor AND 1, L_000002182509a8f0, L_000002182509a850, C4<1>, C4<1>;
L_00000218250caf40 .functor OR 1, L_00000218250caa00, L_00000218250c96c0, C4<0>, C4<0>;
v0000021824e89ab0_0 .net "i0", 0 0, L_00000218250993b0;  alias, 1 drivers
v0000021824e89830_0 .net "i1", 0 0, L_000002182509a8f0;  alias, 1 drivers
v0000021824e89b50_0 .net "j", 0 0, L_000002182509a850;  1 drivers
v0000021824e89290_0 .net "not_j", 0 0, L_00000218250ca680;  1 drivers
v0000021824e89970_0 .net "o", 0 0, L_00000218250caf40;  alias, 1 drivers
v0000021824e89c90_0 .net "w1", 0 0, L_00000218250caa00;  1 drivers
v0000021824e89330_0 .net "w2", 0 0, L_00000218250c96c0;  1 drivers
S_0000021824e93650 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824e931a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250c9f10 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250c97a0 .functor AND 1, L_0000021825099f90, L_00000218250c9f10, C4<1>, C4<1>;
L_00000218250caca0 .functor AND 1, L_00000218250caf40, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ca290 .functor OR 1, L_00000218250c97a0, L_00000218250caca0, C4<0>, C4<0>;
v0000021824e893d0_0 .net "i0", 0 0, L_0000021825099f90;  1 drivers
v0000021824e896f0_0 .net "i1", 0 0, L_00000218250caf40;  alias, 1 drivers
v0000021824e89470_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e89510_0 .net "not_j", 0 0, L_00000218250c9f10;  1 drivers
v0000021824e895b0_0 .net "o", 0 0, L_00000218250ca290;  1 drivers
v0000021824e89650_0 .net "w1", 0 0, L_00000218250c97a0;  1 drivers
v0000021824e89790_0 .net "w2", 0 0, L_00000218250caca0;  1 drivers
S_0000021824e94910 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824e931a0;
 .timescale -9 -12;
S_0000021824e937e0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824e931a0;
 .timescale -9 -12;
S_0000021824e93970 .scope generate, "bit_logic[3]" "bit_logic[3]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de3fe0 .param/l "k" 0 8 45, +C4<011>;
v0000021824e7c1d0_0 .net "left_val", 0 0, L_00000218250996d0;  1 drivers
v0000021824e7b5f0_0 .net "right_val", 0 0, L_000002182509ab70;  1 drivers
v0000021824e7a3d0_0 .net "target_val", 0 0, L_00000218250ca990;  1 drivers
S_0000021824e93b00 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824e93970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250c9d50 .functor NOT 1, L_000002182509aad0, C4<0>, C4<0>, C4<0>;
L_00000218250c9810 .functor AND 1, L_00000218250996d0, L_00000218250c9d50, C4<1>, C4<1>;
L_00000218250c9880 .functor AND 1, L_000002182509ab70, L_000002182509aad0, C4<1>, C4<1>;
L_00000218250ca990 .functor OR 1, L_00000218250c9810, L_00000218250c9880, C4<0>, C4<0>;
v0000021824e7b370_0 .net "i0", 0 0, L_00000218250996d0;  alias, 1 drivers
v0000021824e7ad30_0 .net "i1", 0 0, L_000002182509ab70;  alias, 1 drivers
v0000021824e7a470_0 .net "j", 0 0, L_000002182509aad0;  1 drivers
v0000021824e7c3b0_0 .net "not_j", 0 0, L_00000218250c9d50;  1 drivers
v0000021824e7b410_0 .net "o", 0 0, L_00000218250ca990;  alias, 1 drivers
v0000021824e7a150_0 .net "w1", 0 0, L_00000218250c9810;  1 drivers
v0000021824e7b870_0 .net "w2", 0 0, L_00000218250c9880;  1 drivers
S_0000021824e93c90 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824e93970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250c9960 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ca0d0 .functor AND 1, L_000002182509ae90, L_00000218250c9960, C4<1>, C4<1>;
L_00000218250ca6f0 .functor AND 1, L_00000218250ca990, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ca760 .functor OR 1, L_00000218250ca0d0, L_00000218250ca6f0, C4<0>, C4<0>;
v0000021824e7c090_0 .net "i0", 0 0, L_000002182509ae90;  1 drivers
v0000021824e7b0f0_0 .net "i1", 0 0, L_00000218250ca990;  alias, 1 drivers
v0000021824e7c630_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e7b7d0_0 .net "not_j", 0 0, L_00000218250c9960;  1 drivers
v0000021824e7ba50_0 .net "o", 0 0, L_00000218250ca760;  1 drivers
v0000021824e7afb0_0 .net "w1", 0 0, L_00000218250ca0d0;  1 drivers
v0000021824e7b4b0_0 .net "w2", 0 0, L_00000218250ca6f0;  1 drivers
S_0000021824e94140 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824e93970;
 .timescale -9 -12;
S_0000021824e945f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824e93970;
 .timescale -9 -12;
S_0000021824e951b0 .scope generate, "bit_logic[4]" "bit_logic[4]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de3d60 .param/l "k" 0 8 45, +C4<0100>;
v0000021824e7a5b0_0 .net "left_val", 0 0, L_0000021825099bd0;  1 drivers
v0000021824e7a830_0 .net "right_val", 0 0, L_0000021825099d10;  1 drivers
v0000021824e7add0_0 .net "target_val", 0 0, L_00000218250c9b20;  1 drivers
S_0000021824e95e30 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824e951b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250c99d0 .functor NOT 1, L_0000021825099810, C4<0>, C4<0>, C4<0>;
L_00000218250c9a40 .functor AND 1, L_0000021825099bd0, L_00000218250c99d0, C4<1>, C4<1>;
L_00000218250c9ab0 .functor AND 1, L_0000021825099d10, L_0000021825099810, C4<1>, C4<1>;
L_00000218250c9b20 .functor OR 1, L_00000218250c9a40, L_00000218250c9ab0, C4<0>, C4<0>;
v0000021824e7b910_0 .net "i0", 0 0, L_0000021825099bd0;  alias, 1 drivers
v0000021824e7b690_0 .net "i1", 0 0, L_0000021825099d10;  alias, 1 drivers
v0000021824e7a0b0_0 .net "j", 0 0, L_0000021825099810;  1 drivers
v0000021824e7be10_0 .net "not_j", 0 0, L_00000218250c99d0;  1 drivers
v0000021824e7a010_0 .net "o", 0 0, L_00000218250c9b20;  alias, 1 drivers
v0000021824e7beb0_0 .net "w1", 0 0, L_00000218250c9a40;  1 drivers
v0000021824e7a790_0 .net "w2", 0 0, L_00000218250c9ab0;  1 drivers
S_0000021824e957f0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824e951b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250c9b90 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ca920 .functor AND 1, L_000002182509a170, L_00000218250c9b90, C4<1>, C4<1>;
L_00000218250c9c00 .functor AND 1, L_00000218250c9b20, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250c9f80 .functor OR 1, L_00000218250ca920, L_00000218250c9c00, C4<0>, C4<0>;
v0000021824e7c450_0 .net "i0", 0 0, L_000002182509a170;  1 drivers
v0000021824e7a330_0 .net "i1", 0 0, L_00000218250c9b20;  alias, 1 drivers
v0000021824e7a510_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e7a290_0 .net "not_j", 0 0, L_00000218250c9b90;  1 drivers
v0000021824e7ac90_0 .net "o", 0 0, L_00000218250c9f80;  1 drivers
v0000021824e7b190_0 .net "w1", 0 0, L_00000218250ca920;  1 drivers
v0000021824e7b730_0 .net "w2", 0 0, L_00000218250c9c00;  1 drivers
S_0000021824e95340 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824e951b0;
 .timescale -9 -12;
S_0000021824e954d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824e951b0;
 .timescale -9 -12;
S_0000021824e96920 .scope generate, "bit_logic[5]" "bit_logic[5]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de47e0 .param/l "k" 0 8 45, +C4<0101>;
v0000021824e7a8d0_0 .net "left_val", 0 0, L_000002182509a0d0;  1 drivers
v0000021824e7a970_0 .net "right_val", 0 0, L_000002182509a350;  1 drivers
v0000021824e7aa10_0 .net "target_val", 0 0, L_00000218250ca1b0;  1 drivers
S_0000021824e96150 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824e96920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250c9ce0 .functor NOT 1, L_00000218250999f0, C4<0>, C4<0>, C4<0>;
L_00000218250c9e30 .functor AND 1, L_000002182509a0d0, L_00000218250c9ce0, C4<1>, C4<1>;
L_00000218250ca140 .functor AND 1, L_000002182509a350, L_00000218250999f0, C4<1>, C4<1>;
L_00000218250ca1b0 .functor OR 1, L_00000218250c9e30, L_00000218250ca140, C4<0>, C4<0>;
v0000021824e7b050_0 .net "i0", 0 0, L_000002182509a0d0;  alias, 1 drivers
v0000021824e7c4f0_0 .net "i1", 0 0, L_000002182509a350;  alias, 1 drivers
v0000021824e7b230_0 .net "j", 0 0, L_00000218250999f0;  1 drivers
v0000021824e7ae70_0 .net "not_j", 0 0, L_00000218250c9ce0;  1 drivers
v0000021824e7c770_0 .net "o", 0 0, L_00000218250ca1b0;  alias, 1 drivers
v0000021824e7b9b0_0 .net "w1", 0 0, L_00000218250c9e30;  1 drivers
v0000021824e7c270_0 .net "w2", 0 0, L_00000218250ca140;  1 drivers
S_0000021824e96c40 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824e96920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ca450 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ca3e0 .functor AND 1, L_0000021825099db0, L_00000218250ca450, C4<1>, C4<1>;
L_00000218250caa70 .functor AND 1, L_00000218250ca1b0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ca300 .functor OR 1, L_00000218250ca3e0, L_00000218250caa70, C4<0>, C4<0>;
v0000021824e7c590_0 .net "i0", 0 0, L_0000021825099db0;  1 drivers
v0000021824e7a650_0 .net "i1", 0 0, L_00000218250ca1b0;  alias, 1 drivers
v0000021824e7c310_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e7b2d0_0 .net "not_j", 0 0, L_00000218250ca450;  1 drivers
v0000021824e7c6d0_0 .net "o", 0 0, L_00000218250ca300;  1 drivers
v0000021824e7a6f0_0 .net "w1", 0 0, L_00000218250ca3e0;  1 drivers
v0000021824e7aab0_0 .net "w2", 0 0, L_00000218250caa70;  1 drivers
S_0000021824e962e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824e96920;
 .timescale -9 -12;
S_0000021824e95660 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824e96920;
 .timescale -9 -12;
S_0000021824e96dd0 .scope generate, "bit_logic[6]" "bit_logic[6]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de49a0 .param/l "k" 0 8 45, +C4<0110>;
v0000021824e9ebb0_0 .net "left_val", 0 0, L_000002182509acb0;  1 drivers
v0000021824e9f150_0 .net "right_val", 0 0, L_000002182509af30;  1 drivers
v0000021824ea0550_0 .net "target_val", 0 0, L_00000218250cabc0;  1 drivers
S_0000021824e96470 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824e96dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ca7d0 .functor NOT 1, L_000002182509a990, C4<0>, C4<0>, C4<0>;
L_00000218250ca8b0 .functor AND 1, L_000002182509acb0, L_00000218250ca7d0, C4<1>, C4<1>;
L_00000218250cab50 .functor AND 1, L_000002182509af30, L_000002182509a990, C4<1>, C4<1>;
L_00000218250cabc0 .functor OR 1, L_00000218250ca8b0, L_00000218250cab50, C4<0>, C4<0>;
v0000021824e7ab50_0 .net "i0", 0 0, L_000002182509acb0;  alias, 1 drivers
v0000021824e7abf0_0 .net "i1", 0 0, L_000002182509af30;  alias, 1 drivers
v0000021824e7af10_0 .net "j", 0 0, L_000002182509a990;  1 drivers
v0000021824e7baf0_0 .net "not_j", 0 0, L_00000218250ca7d0;  1 drivers
v0000021824e7bb90_0 .net "o", 0 0, L_00000218250cabc0;  alias, 1 drivers
v0000021824e7bc30_0 .net "w1", 0 0, L_00000218250ca8b0;  1 drivers
v0000021824e7bcd0_0 .net "w2", 0 0, L_00000218250cab50;  1 drivers
S_0000021824e96ab0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824e96dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cac30 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cb250 .functor AND 1, L_000002182509aa30, L_00000218250cac30, C4<1>, C4<1>;
L_00000218250cc670 .functor AND 1, L_00000218250cabc0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cb950 .functor OR 1, L_00000218250cb250, L_00000218250cc670, C4<0>, C4<0>;
v0000021824e7bd70_0 .net "i0", 0 0, L_000002182509aa30;  1 drivers
v0000021824e7bf50_0 .net "i1", 0 0, L_00000218250cabc0;  alias, 1 drivers
v0000021824e7bff0_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e7c130_0 .net "not_j", 0 0, L_00000218250cac30;  1 drivers
v0000021824ea02d0_0 .net "o", 0 0, L_00000218250cb950;  1 drivers
v0000021824ea07d0_0 .net "w1", 0 0, L_00000218250cb250;  1 drivers
v0000021824e9e890_0 .net "w2", 0 0, L_00000218250cc670;  1 drivers
S_0000021824e96790 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824e96dd0;
 .timescale -9 -12;
S_0000021824e95980 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824e96dd0;
 .timescale -9 -12;
S_0000021824e96600 .scope generate, "bit_logic[7]" "bit_logic[7]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de49e0 .param/l "k" 0 8 45, +C4<0111>;
v0000021824ea0b90_0 .net "left_val", 0 0, L_000002182509c790;  1 drivers
v0000021824e9f830_0 .net "right_val", 0 0, L_000002182509c970;  1 drivers
v0000021824ea0d70_0 .net "target_val", 0 0, L_00000218250cb800;  1 drivers
S_0000021824e95020 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824e96600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cc280 .functor NOT 1, L_000002182509afd0, C4<0>, C4<0>, C4<0>;
L_00000218250cb790 .functor AND 1, L_000002182509c790, L_00000218250cc280, C4<1>, C4<1>;
L_00000218250cb870 .functor AND 1, L_000002182509c970, L_000002182509afd0, C4<1>, C4<1>;
L_00000218250cb800 .functor OR 1, L_00000218250cb790, L_00000218250cb870, C4<0>, C4<0>;
v0000021824ea0370_0 .net "i0", 0 0, L_000002182509c790;  alias, 1 drivers
v0000021824e9ecf0_0 .net "i1", 0 0, L_000002182509c970;  alias, 1 drivers
v0000021824e9f6f0_0 .net "j", 0 0, L_000002182509afd0;  1 drivers
v0000021824ea0cd0_0 .net "not_j", 0 0, L_00000218250cc280;  1 drivers
v0000021824e9e9d0_0 .net "o", 0 0, L_00000218250cb800;  alias, 1 drivers
v0000021824e9ec50_0 .net "w1", 0 0, L_00000218250cb790;  1 drivers
v0000021824ea0c30_0 .net "w2", 0 0, L_00000218250cb870;  1 drivers
S_0000021824e95b10 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824e96600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cb9c0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cbb10 .functor AND 1, L_000002182509c290, L_00000218250cb9c0, C4<1>, C4<1>;
L_00000218250cb2c0 .functor AND 1, L_00000218250cb800, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cba30 .functor OR 1, L_00000218250cbb10, L_00000218250cb2c0, C4<0>, C4<0>;
v0000021824e9fb50_0 .net "i0", 0 0, L_000002182509c290;  1 drivers
v0000021824e9fbf0_0 .net "i1", 0 0, L_00000218250cb800;  alias, 1 drivers
v0000021824ea0410_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e9f790_0 .net "not_j", 0 0, L_00000218250cb9c0;  1 drivers
v0000021824ea05f0_0 .net "o", 0 0, L_00000218250cba30;  1 drivers
v0000021824e9ed90_0 .net "w1", 0 0, L_00000218250cbb10;  1 drivers
v0000021824e9f650_0 .net "w2", 0 0, L_00000218250cb2c0;  1 drivers
S_0000021824e95ca0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824e96600;
 .timescale -9 -12;
S_0000021824e95fc0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824e96600;
 .timescale -9 -12;
S_0000021824eb7cc0 .scope generate, "bit_logic[8]" "bit_logic[8]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4ba0 .param/l "k" 0 8 45, +C4<01000>;
v0000021824e9f330_0 .net "left_val", 0 0, L_000002182509be30;  1 drivers
v0000021824ea0f50_0 .net "right_val", 0 0, L_000002182509b7f0;  1 drivers
v0000021824e9f8d0_0 .net "target_val", 0 0, L_00000218250cbb80;  1 drivers
S_0000021824eb8170 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824eb7cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cb8e0 .functor NOT 1, L_000002182509bf70, C4<0>, C4<0>, C4<0>;
L_00000218250cb330 .functor AND 1, L_000002182509be30, L_00000218250cb8e0, C4<1>, C4<1>;
L_00000218250cb6b0 .functor AND 1, L_000002182509b7f0, L_000002182509bf70, C4<1>, C4<1>;
L_00000218250cbb80 .functor OR 1, L_00000218250cb330, L_00000218250cb6b0, C4<0>, C4<0>;
v0000021824e9ee30_0 .net "i0", 0 0, L_000002182509be30;  alias, 1 drivers
v0000021824ea0e10_0 .net "i1", 0 0, L_000002182509b7f0;  alias, 1 drivers
v0000021824e9ffb0_0 .net "j", 0 0, L_000002182509bf70;  1 drivers
v0000021824e9fa10_0 .net "not_j", 0 0, L_00000218250cb8e0;  1 drivers
v0000021824e9eb10_0 .net "o", 0 0, L_00000218250cbb80;  alias, 1 drivers
v0000021824ea0af0_0 .net "w1", 0 0, L_00000218250cb330;  1 drivers
v0000021824e9f970_0 .net "w2", 0 0, L_00000218250cb6b0;  1 drivers
S_0000021824eb7810 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824eb7cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cb090 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cc360 .functor AND 1, L_000002182509b390, L_00000218250cb090, C4<1>, C4<1>;
L_00000218250cb100 .functor AND 1, L_00000218250cbb80, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cbf70 .functor OR 1, L_00000218250cc360, L_00000218250cb100, C4<0>, C4<0>;
v0000021824ea0690_0 .net "i0", 0 0, L_000002182509b390;  1 drivers
v0000021824ea0730_0 .net "i1", 0 0, L_00000218250cbb80;  alias, 1 drivers
v0000021824e9e930_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e9fd30_0 .net "not_j", 0 0, L_00000218250cb090;  1 drivers
v0000021824e9fe70_0 .net "o", 0 0, L_00000218250cbf70;  1 drivers
v0000021824e9fab0_0 .net "w1", 0 0, L_00000218250cc360;  1 drivers
v0000021824ea0eb0_0 .net "w2", 0 0, L_00000218250cb100;  1 drivers
S_0000021824eb8300 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824eb7cc0;
 .timescale -9 -12;
S_0000021824eb87b0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824eb7cc0;
 .timescale -9 -12;
S_0000021824eb71d0 .scope generate, "bit_logic[9]" "bit_logic[9]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4b20 .param/l "k" 0 8 45, +C4<01001>;
v0000021824e9f010_0 .net "left_val", 0 0, L_000002182509b890;  1 drivers
v0000021824ea0a50_0 .net "right_val", 0 0, L_000002182509d690;  1 drivers
v0000021824ea04b0_0 .net "target_val", 0 0, L_00000218250cb480;  1 drivers
S_0000021824eb8490 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824eb71d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cca60 .functor NOT 1, L_000002182509bd90, C4<0>, C4<0>, C4<0>;
L_00000218250cbfe0 .functor AND 1, L_000002182509b890, L_00000218250cca60, C4<1>, C4<1>;
L_00000218250cc6e0 .functor AND 1, L_000002182509d690, L_000002182509bd90, C4<1>, C4<1>;
L_00000218250cb480 .functor OR 1, L_00000218250cbfe0, L_00000218250cc6e0, C4<0>, C4<0>;
v0000021824e9fc90_0 .net "i0", 0 0, L_000002182509b890;  alias, 1 drivers
v0000021824ea0230_0 .net "i1", 0 0, L_000002182509d690;  alias, 1 drivers
v0000021824ea0870_0 .net "j", 0 0, L_000002182509bd90;  1 drivers
v0000021824e9ff10_0 .net "not_j", 0 0, L_00000218250cca60;  1 drivers
v0000021824e9eed0_0 .net "o", 0 0, L_00000218250cb480;  alias, 1 drivers
v0000021824ea0050_0 .net "w1", 0 0, L_00000218250cbfe0;  1 drivers
v0000021824e9fdd0_0 .net "w2", 0 0, L_00000218250cc6e0;  1 drivers
S_0000021824eb7040 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824eb71d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cc600 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cc050 .functor AND 1, L_000002182509c6f0, L_00000218250cc600, C4<1>, C4<1>;
L_00000218250cb3a0 .functor AND 1, L_00000218250cb480, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ccad0 .functor OR 1, L_00000218250cc050, L_00000218250cb3a0, C4<0>, C4<0>;
v0000021824ea00f0_0 .net "i0", 0 0, L_000002182509c6f0;  1 drivers
v0000021824ea0ff0_0 .net "i1", 0 0, L_00000218250cb480;  alias, 1 drivers
v0000021824ea0910_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824e9ea70_0 .net "not_j", 0 0, L_00000218250cc600;  1 drivers
v0000021824e9ef70_0 .net "o", 0 0, L_00000218250ccad0;  1 drivers
v0000021824ea0190_0 .net "w1", 0 0, L_00000218250cc050;  1 drivers
v0000021824ea09b0_0 .net "w2", 0 0, L_00000218250cb3a0;  1 drivers
S_0000021824eb7680 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824eb71d0;
 .timescale -9 -12;
S_0000021824eb8620 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824eb71d0;
 .timescale -9 -12;
S_0000021824eb79a0 .scope generate, "bit_logic[10]" "bit_logic[10]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4360 .param/l "k" 0 8 45, +C4<01010>;
v0000021824ea2170_0 .net "left_val", 0 0, L_000002182509c470;  1 drivers
v0000021824ea2710_0 .net "right_val", 0 0, L_000002182509cd30;  1 drivers
v0000021824ea23f0_0 .net "target_val", 0 0, L_00000218250cbaa0;  1 drivers
S_0000021824eb7e50 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824eb79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cc3d0 .functor NOT 1, L_000002182509d730, C4<0>, C4<0>, C4<0>;
L_00000218250cc2f0 .functor AND 1, L_000002182509c470, L_00000218250cc3d0, C4<1>, C4<1>;
L_00000218250cb5d0 .functor AND 1, L_000002182509cd30, L_000002182509d730, C4<1>, C4<1>;
L_00000218250cbaa0 .functor OR 1, L_00000218250cc2f0, L_00000218250cb5d0, C4<0>, C4<0>;
v0000021824e9f290_0 .net "i0", 0 0, L_000002182509c470;  alias, 1 drivers
v0000021824e9f0b0_0 .net "i1", 0 0, L_000002182509cd30;  alias, 1 drivers
v0000021824e9f1f0_0 .net "j", 0 0, L_000002182509d730;  1 drivers
v0000021824e9f3d0_0 .net "not_j", 0 0, L_00000218250cc3d0;  1 drivers
v0000021824e9f470_0 .net "o", 0 0, L_00000218250cbaa0;  alias, 1 drivers
v0000021824e9f510_0 .net "w1", 0 0, L_00000218250cc2f0;  1 drivers
v0000021824e9f5b0_0 .net "w2", 0 0, L_00000218250cb5d0;  1 drivers
S_0000021824eb8ad0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824eb79a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cbbf0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cc440 .functor AND 1, L_000002182509bed0, L_00000218250cbbf0, C4<1>, C4<1>;
L_00000218250cb170 .functor AND 1, L_00000218250cbaa0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cbc60 .functor OR 1, L_00000218250cc440, L_00000218250cb170, C4<0>, C4<0>;
v0000021824ea2f30_0 .net "i0", 0 0, L_000002182509bed0;  1 drivers
v0000021824ea2e90_0 .net "i1", 0 0, L_00000218250cbaa0;  alias, 1 drivers
v0000021824ea1db0_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea14f0_0 .net "not_j", 0 0, L_00000218250cbbf0;  1 drivers
v0000021824ea2fd0_0 .net "o", 0 0, L_00000218250cbc60;  1 drivers
v0000021824ea2350_0 .net "w1", 0 0, L_00000218250cc440;  1 drivers
v0000021824ea1bd0_0 .net "w2", 0 0, L_00000218250cb170;  1 drivers
S_0000021824eb8940 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824eb79a0;
 .timescale -9 -12;
S_0000021824eb7fe0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824eb79a0;
 .timescale -9 -12;
S_0000021824eb8c60 .scope generate, "bit_logic[11]" "bit_logic[11]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de46a0 .param/l "k" 0 8 45, +C4<01011>;
v0000021824ea3250_0 .net "left_val", 0 0, L_000002182509c8d0;  1 drivers
v0000021824ea1b30_0 .net "right_val", 0 0, L_000002182509bcf0;  1 drivers
v0000021824ea1630_0 .net "target_val", 0 0, L_00000218250cbcd0;  1 drivers
S_0000021824eb8df0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824eb8c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cc8a0 .functor NOT 1, L_000002182509c330, C4<0>, C4<0>, C4<0>;
L_00000218250cb1e0 .functor AND 1, L_000002182509c8d0, L_00000218250cc8a0, C4<1>, C4<1>;
L_00000218250cb410 .functor AND 1, L_000002182509bcf0, L_000002182509c330, C4<1>, C4<1>;
L_00000218250cbcd0 .functor OR 1, L_00000218250cb1e0, L_00000218250cb410, C4<0>, C4<0>;
v0000021824ea1e50_0 .net "i0", 0 0, L_000002182509c8d0;  alias, 1 drivers
v0000021824ea3110_0 .net "i1", 0 0, L_000002182509bcf0;  alias, 1 drivers
v0000021824ea2df0_0 .net "j", 0 0, L_000002182509c330;  1 drivers
v0000021824ea19f0_0 .net "not_j", 0 0, L_00000218250cc8a0;  1 drivers
v0000021824ea2490_0 .net "o", 0 0, L_00000218250cbcd0;  alias, 1 drivers
v0000021824ea31b0_0 .net "w1", 0 0, L_00000218250cb1e0;  1 drivers
v0000021824ea3070_0 .net "w2", 0 0, L_00000218250cb410;  1 drivers
S_0000021824eb7b30 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824eb8c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cbd40 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cbdb0 .functor AND 1, L_000002182509c3d0, L_00000218250cbd40, C4<1>, C4<1>;
L_00000218250cb560 .functor AND 1, L_00000218250cbcd0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cb720 .functor OR 1, L_00000218250cbdb0, L_00000218250cb560, C4<0>, C4<0>;
v0000021824ea1090_0 .net "i0", 0 0, L_000002182509c3d0;  1 drivers
v0000021824ea32f0_0 .net "i1", 0 0, L_00000218250cbcd0;  alias, 1 drivers
v0000021824ea1590_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea2210_0 .net "not_j", 0 0, L_00000218250cbd40;  1 drivers
v0000021824ea34d0_0 .net "o", 0 0, L_00000218250cb720;  1 drivers
v0000021824ea27b0_0 .net "w1", 0 0, L_00000218250cbdb0;  1 drivers
v0000021824ea3610_0 .net "w2", 0 0, L_00000218250cb560;  1 drivers
S_0000021824eb7360 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824eb8c60;
 .timescale -9 -12;
S_0000021824eb74f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824eb8c60;
 .timescale -9 -12;
S_0000021824eb9cd0 .scope generate, "bit_logic[12]" "bit_logic[12]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de45a0 .param/l "k" 0 8 45, +C4<01100>;
v0000021824ea37f0_0 .net "left_val", 0 0, L_000002182509c510;  1 drivers
v0000021824ea1130_0 .net "right_val", 0 0, L_000002182509daf0;  1 drivers
v0000021824ea1d10_0 .net "target_val", 0 0, L_00000218250cbe90;  1 drivers
S_0000021824ebae00 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824eb9cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cb4f0 .functor NOT 1, L_000002182509c010, C4<0>, C4<0>, C4<0>;
L_00000218250cbe20 .functor AND 1, L_000002182509c510, L_00000218250cb4f0, C4<1>, C4<1>;
L_00000218250cc0c0 .functor AND 1, L_000002182509daf0, L_000002182509c010, C4<1>, C4<1>;
L_00000218250cbe90 .functor OR 1, L_00000218250cbe20, L_00000218250cc0c0, C4<0>, C4<0>;
v0000021824ea22b0_0 .net "i0", 0 0, L_000002182509c510;  alias, 1 drivers
v0000021824ea1a90_0 .net "i1", 0 0, L_000002182509daf0;  alias, 1 drivers
v0000021824ea3390_0 .net "j", 0 0, L_000002182509c010;  1 drivers
v0000021824ea2670_0 .net "not_j", 0 0, L_00000218250cb4f0;  1 drivers
v0000021824ea3430_0 .net "o", 0 0, L_00000218250cbe90;  alias, 1 drivers
v0000021824ea1c70_0 .net "w1", 0 0, L_00000218250cbe20;  1 drivers
v0000021824ea1950_0 .net "w2", 0 0, L_00000218250cc0c0;  1 drivers
S_0000021824eb91e0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824eb9cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ccbb0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cbf00 .functor AND 1, L_000002182509d190, L_00000218250ccbb0, C4<1>, C4<1>;
L_00000218250cb640 .functor AND 1, L_00000218250cbe90, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cb020 .functor OR 1, L_00000218250cbf00, L_00000218250cb640, C4<0>, C4<0>;
v0000021824ea2530_0 .net "i0", 0 0, L_000002182509d190;  1 drivers
v0000021824ea3570_0 .net "i1", 0 0, L_00000218250cbe90;  alias, 1 drivers
v0000021824ea25d0_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea36b0_0 .net "not_j", 0 0, L_00000218250ccbb0;  1 drivers
v0000021824ea2a30_0 .net "o", 0 0, L_00000218250cb020;  1 drivers
v0000021824ea3750_0 .net "w1", 0 0, L_00000218250cbf00;  1 drivers
v0000021824ea1810_0 .net "w2", 0 0, L_00000218250cb640;  1 drivers
S_0000021824eb9050 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824eb9cd0;
 .timescale -9 -12;
S_0000021824eba7c0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824eb9cd0;
 .timescale -9 -12;
S_0000021824eb9e60 .scope generate, "bit_logic[13]" "bit_logic[13]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4120 .param/l "k" 0 8 45, +C4<01101>;
v0000021824ea18b0_0 .net "left_val", 0 0, L_000002182509b6b0;  1 drivers
v0000021824ea2ad0_0 .net "right_val", 0 0, L_000002182509b9d0;  1 drivers
v0000021824ea2b70_0 .net "target_val", 0 0, L_00000218250cc520;  1 drivers
S_0000021824eb9370 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824eb9e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cc910 .functor NOT 1, L_000002182509d410, C4<0>, C4<0>, C4<0>;
L_00000218250ccb40 .functor AND 1, L_000002182509b6b0, L_00000218250cc910, C4<1>, C4<1>;
L_00000218250cc130 .functor AND 1, L_000002182509b9d0, L_000002182509d410, C4<1>, C4<1>;
L_00000218250cc520 .functor OR 1, L_00000218250ccb40, L_00000218250cc130, C4<0>, C4<0>;
v0000021824ea1ef0_0 .net "i0", 0 0, L_000002182509b6b0;  alias, 1 drivers
v0000021824ea1f90_0 .net "i1", 0 0, L_000002182509b9d0;  alias, 1 drivers
v0000021824ea2850_0 .net "j", 0 0, L_000002182509d410;  1 drivers
v0000021824ea16d0_0 .net "not_j", 0 0, L_00000218250cc910;  1 drivers
v0000021824ea1310_0 .net "o", 0 0, L_00000218250cc520;  alias, 1 drivers
v0000021824ea11d0_0 .net "w1", 0 0, L_00000218250ccb40;  1 drivers
v0000021824ea2030_0 .net "w2", 0 0, L_00000218250cc130;  1 drivers
S_0000021824eb9b40 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824eb9e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cc9f0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cc1a0 .functor AND 1, L_000002182509b570, L_00000218250cc9f0, C4<1>, C4<1>;
L_00000218250cc210 .functor AND 1, L_00000218250cc520, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cc750 .functor OR 1, L_00000218250cc1a0, L_00000218250cc210, C4<0>, C4<0>;
v0000021824ea13b0_0 .net "i0", 0 0, L_000002182509b570;  1 drivers
v0000021824ea20d0_0 .net "i1", 0 0, L_00000218250cc520;  alias, 1 drivers
v0000021824ea1270_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea28f0_0 .net "not_j", 0 0, L_00000218250cc9f0;  1 drivers
v0000021824ea1450_0 .net "o", 0 0, L_00000218250cc750;  1 drivers
v0000021824ea2990_0 .net "w1", 0 0, L_00000218250cc1a0;  1 drivers
v0000021824ea1770_0 .net "w2", 0 0, L_00000218250cc210;  1 drivers
S_0000021824eba310 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824eb9e60;
 .timescale -9 -12;
S_0000021824eba630 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824eb9e60;
 .timescale -9 -12;
S_0000021824ebac70 .scope generate, "bit_logic[14]" "bit_logic[14]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4560 .param/l "k" 0 8 45, +C4<01110>;
v0000021824ea5af0_0 .net "left_val", 0 0, L_000002182509bc50;  1 drivers
v0000021824ea4e70_0 .net "right_val", 0 0, L_000002182509c0b0;  1 drivers
v0000021824ea5690_0 .net "target_val", 0 0, L_00000218250cc590;  1 drivers
S_0000021824eb9ff0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebac70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cc7c0 .functor NOT 1, L_000002182509c5b0, C4<0>, C4<0>, C4<0>;
L_00000218250cc830 .functor AND 1, L_000002182509bc50, L_00000218250cc7c0, C4<1>, C4<1>;
L_00000218250cc4b0 .functor AND 1, L_000002182509c0b0, L_000002182509c5b0, C4<1>, C4<1>;
L_00000218250cc590 .functor OR 1, L_00000218250cc830, L_00000218250cc4b0, C4<0>, C4<0>;
v0000021824ea2c10_0 .net "i0", 0 0, L_000002182509bc50;  alias, 1 drivers
v0000021824ea2cb0_0 .net "i1", 0 0, L_000002182509c0b0;  alias, 1 drivers
v0000021824ea2d50_0 .net "j", 0 0, L_000002182509c5b0;  1 drivers
v0000021824ea4b50_0 .net "not_j", 0 0, L_00000218250cc7c0;  1 drivers
v0000021824ea48d0_0 .net "o", 0 0, L_00000218250cc590;  alias, 1 drivers
v0000021824ea5230_0 .net "w1", 0 0, L_00000218250cc830;  1 drivers
v0000021824ea4a10_0 .net "w2", 0 0, L_00000218250cc4b0;  1 drivers
S_0000021824eba180 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebac70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cc980 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cd5c0 .functor AND 1, L_000002182509b610, L_00000218250cc980, C4<1>, C4<1>;
L_00000218250ce5f0 .functor AND 1, L_00000218250cc590, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ce510 .functor OR 1, L_00000218250cd5c0, L_00000218250ce5f0, C4<0>, C4<0>;
v0000021824ea3b10_0 .net "i0", 0 0, L_000002182509b610;  1 drivers
v0000021824ea4bf0_0 .net "i1", 0 0, L_00000218250cc590;  alias, 1 drivers
v0000021824ea5a50_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea5c30_0 .net "not_j", 0 0, L_00000218250cc980;  1 drivers
v0000021824ea5ff0_0 .net "o", 0 0, L_00000218250ce510;  1 drivers
v0000021824ea5410_0 .net "w1", 0 0, L_00000218250cd5c0;  1 drivers
v0000021824ea5910_0 .net "w2", 0 0, L_00000218250ce5f0;  1 drivers
S_0000021824eb9820 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebac70;
 .timescale -9 -12;
S_0000021824eb9690 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebac70;
 .timescale -9 -12;
S_0000021824eba4a0 .scope generate, "bit_logic[15]" "bit_logic[15]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de45e0 .param/l "k" 0 8 45, +C4<01111>;
v0000021824ea4d30_0 .net "left_val", 0 0, L_000002182509d910;  1 drivers
v0000021824ea3e30_0 .net "right_val", 0 0, L_000002182509c150;  1 drivers
v0000021824ea5370_0 .net "target_val", 0 0, L_00000218250cd710;  1 drivers
S_0000021824eba950 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824eba4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cdb00 .functor NOT 1, L_000002182509c1f0, C4<0>, C4<0>, C4<0>;
L_00000218250cd400 .functor AND 1, L_000002182509d910, L_00000218250cdb00, C4<1>, C4<1>;
L_00000218250ce350 .functor AND 1, L_000002182509c150, L_000002182509c1f0, C4<1>, C4<1>;
L_00000218250cd710 .functor OR 1, L_00000218250cd400, L_00000218250ce350, C4<0>, C4<0>;
v0000021824ea4970_0 .net "i0", 0 0, L_000002182509d910;  alias, 1 drivers
v0000021824ea4fb0_0 .net "i1", 0 0, L_000002182509c150;  alias, 1 drivers
v0000021824ea59b0_0 .net "j", 0 0, L_000002182509c1f0;  1 drivers
v0000021824ea5d70_0 .net "not_j", 0 0, L_00000218250cdb00;  1 drivers
v0000021824ea52d0_0 .net "o", 0 0, L_00000218250cd710;  alias, 1 drivers
v0000021824ea5870_0 .net "w1", 0 0, L_00000218250cd400;  1 drivers
v0000021824ea4010_0 .net "w2", 0 0, L_00000218250ce350;  1 drivers
S_0000021824eb9500 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824eba4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ccd00 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ccd70 .functor AND 1, L_000002182509d870, L_00000218250ccd00, C4<1>, C4<1>;
L_00000218250ccc20 .functor AND 1, L_00000218250cd710, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cd4e0 .functor OR 1, L_00000218250ccd70, L_00000218250ccc20, C4<0>, C4<0>;
v0000021824ea5730_0 .net "i0", 0 0, L_000002182509d870;  1 drivers
v0000021824ea3890_0 .net "i1", 0 0, L_00000218250cd710;  alias, 1 drivers
v0000021824ea4510_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea4ab0_0 .net "not_j", 0 0, L_00000218250ccd00;  1 drivers
v0000021824ea57d0_0 .net "o", 0 0, L_00000218250cd4e0;  1 drivers
v0000021824ea41f0_0 .net "w1", 0 0, L_00000218250ccd70;  1 drivers
v0000021824ea3bb0_0 .net "w2", 0 0, L_00000218250ccc20;  1 drivers
S_0000021824eb99b0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824eba4a0;
 .timescale -9 -12;
S_0000021824ebaae0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824eba4a0;
 .timescale -9 -12;
S_0000021824ebb6a0 .scope generate, "bit_logic[16]" "bit_logic[16]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4ae0 .param/l "k" 0 8 45, +C4<010000>;
v0000021824ea4470_0 .net "left_val", 0 0, L_000002182509b430;  1 drivers
v0000021824ea3930_0 .net "right_val", 0 0, L_000002182509ca10;  1 drivers
v0000021824ea4650_0 .net "target_val", 0 0, L_00000218250cdef0;  1 drivers
S_0000021824ebbb50 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebb6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ce660 .functor NOT 1, L_000002182509c650, C4<0>, C4<0>, C4<0>;
L_00000218250cd6a0 .functor AND 1, L_000002182509b430, L_00000218250ce660, C4<1>, C4<1>;
L_00000218250cda20 .functor AND 1, L_000002182509ca10, L_000002182509c650, C4<1>, C4<1>;
L_00000218250cdef0 .functor OR 1, L_00000218250cd6a0, L_00000218250cda20, C4<0>, C4<0>;
v0000021824ea54b0_0 .net "i0", 0 0, L_000002182509b430;  alias, 1 drivers
v0000021824ea3c50_0 .net "i1", 0 0, L_000002182509ca10;  alias, 1 drivers
v0000021824ea4290_0 .net "j", 0 0, L_000002182509c650;  1 drivers
v0000021824ea5b90_0 .net "not_j", 0 0, L_00000218250ce660;  1 drivers
v0000021824ea3cf0_0 .net "o", 0 0, L_00000218250cdef0;  alias, 1 drivers
v0000021824ea45b0_0 .net "w1", 0 0, L_00000218250cd6a0;  1 drivers
v0000021824ea5550_0 .net "w2", 0 0, L_00000218250cda20;  1 drivers
S_0000021824ebb060 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebb6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ce4a0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ce270 .functor AND 1, L_000002182509c830, L_00000218250ce4a0, C4<1>, C4<1>;
L_00000218250cd630 .functor AND 1, L_00000218250cdef0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ce3c0 .functor OR 1, L_00000218250ce270, L_00000218250cd630, C4<0>, C4<0>;
v0000021824ea40b0_0 .net "i0", 0 0, L_000002182509c830;  1 drivers
v0000021824ea55f0_0 .net "i1", 0 0, L_00000218250cdef0;  alias, 1 drivers
v0000021824ea3d90_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea5cd0_0 .net "not_j", 0 0, L_00000218250ce4a0;  1 drivers
v0000021824ea39d0_0 .net "o", 0 0, L_00000218250ce3c0;  1 drivers
v0000021824ea43d0_0 .net "w1", 0 0, L_00000218250ce270;  1 drivers
v0000021824ea3ed0_0 .net "w2", 0 0, L_00000218250cd630;  1 drivers
S_0000021824ebc320 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebb6a0;
 .timescale -9 -12;
S_0000021824ebbe70 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebb6a0;
 .timescale -9 -12;
S_0000021824ebc4b0 .scope generate, "bit_logic[17]" "bit_logic[17]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4020 .param/l "k" 0 8 45, +C4<010001>;
v0000021824ea50f0_0 .net "left_val", 0 0, L_000002182509cbf0;  1 drivers
v0000021824ea5190_0 .net "right_val", 0 0, L_000002182509d230;  1 drivers
v0000021824ea8070_0 .net "target_val", 0 0, L_00000218250ce2e0;  1 drivers
S_0000021824ebcaf0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebc4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cdda0 .functor NOT 1, L_000002182509cab0, C4<0>, C4<0>, C4<0>;
L_00000218250ce7b0 .functor AND 1, L_000002182509cbf0, L_00000218250cdda0, C4<1>, C4<1>;
L_00000218250cdd30 .functor AND 1, L_000002182509d230, L_000002182509cab0, C4<1>, C4<1>;
L_00000218250ce2e0 .functor OR 1, L_00000218250ce7b0, L_00000218250cdd30, C4<0>, C4<0>;
v0000021824ea5e10_0 .net "i0", 0 0, L_000002182509cbf0;  alias, 1 drivers
v0000021824ea46f0_0 .net "i1", 0 0, L_000002182509d230;  alias, 1 drivers
v0000021824ea4790_0 .net "j", 0 0, L_000002182509cab0;  1 drivers
v0000021824ea3a70_0 .net "not_j", 0 0, L_00000218250cdda0;  1 drivers
v0000021824ea5eb0_0 .net "o", 0 0, L_00000218250ce2e0;  alias, 1 drivers
v0000021824ea3f70_0 .net "w1", 0 0, L_00000218250ce7b0;  1 drivers
v0000021824ea4150_0 .net "w2", 0 0, L_00000218250cdd30;  1 drivers
S_0000021824ebc960 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebc4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ce430 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ce580 .functor AND 1, L_000002182509cb50, L_00000218250ce430, C4<1>, C4<1>;
L_00000218250cd550 .functor AND 1, L_00000218250ce2e0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ce6d0 .functor OR 1, L_00000218250ce580, L_00000218250cd550, C4<0>, C4<0>;
v0000021824ea4330_0 .net "i0", 0 0, L_000002182509cb50;  1 drivers
v0000021824ea5f50_0 .net "i1", 0 0, L_00000218250ce2e0;  alias, 1 drivers
v0000021824ea4830_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea4c90_0 .net "not_j", 0 0, L_00000218250ce430;  1 drivers
v0000021824ea4dd0_0 .net "o", 0 0, L_00000218250ce6d0;  1 drivers
v0000021824ea4f10_0 .net "w1", 0 0, L_00000218250ce580;  1 drivers
v0000021824ea5050_0 .net "w2", 0 0, L_00000218250cd550;  1 drivers
S_0000021824ebc640 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebc4b0;
 .timescale -9 -12;
S_0000021824ebce10 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebc4b0;
 .timescale -9 -12;
S_0000021824ebc7d0 .scope generate, "bit_logic[18]" "bit_logic[18]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de42a0 .param/l "k" 0 8 45, +C4<010010>;
v0000021824ea7710_0 .net "left_val", 0 0, L_000002182509d9b0;  1 drivers
v0000021824ea7e90_0 .net "right_val", 0 0, L_000002182509ce70;  1 drivers
v0000021824ea7530_0 .net "target_val", 0 0, L_00000218250cce50;  1 drivers
S_0000021824ebb1f0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebc7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ccde0 .functor NOT 1, L_000002182509cc90, C4<0>, C4<0>, C4<0>;
L_00000218250ce740 .functor AND 1, L_000002182509d9b0, L_00000218250ccde0, C4<1>, C4<1>;
L_00000218250ccc90 .functor AND 1, L_000002182509ce70, L_000002182509cc90, C4<1>, C4<1>;
L_00000218250cce50 .functor OR 1, L_00000218250ce740, L_00000218250ccc90, C4<0>, C4<0>;
v0000021824ea82f0_0 .net "i0", 0 0, L_000002182509d9b0;  alias, 1 drivers
v0000021824ea6590_0 .net "i1", 0 0, L_000002182509ce70;  alias, 1 drivers
v0000021824ea7350_0 .net "j", 0 0, L_000002182509cc90;  1 drivers
v0000021824ea8390_0 .net "not_j", 0 0, L_00000218250ccde0;  1 drivers
v0000021824ea7a30_0 .net "o", 0 0, L_00000218250cce50;  alias, 1 drivers
v0000021824ea73f0_0 .net "w1", 0 0, L_00000218250ce740;  1 drivers
v0000021824ea75d0_0 .net "w2", 0 0, L_00000218250ccc90;  1 drivers
S_0000021824ebcc80 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebc7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cd470 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cd780 .functor AND 1, L_000002182509cdd0, L_00000218250cd470, C4<1>, C4<1>;
L_00000218250cd7f0 .functor AND 1, L_00000218250cce50, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cd080 .functor OR 1, L_00000218250cd780, L_00000218250cd7f0, C4<0>, C4<0>;
v0000021824ea7490_0 .net "i0", 0 0, L_000002182509cdd0;  1 drivers
v0000021824ea8250_0 .net "i1", 0 0, L_00000218250cce50;  alias, 1 drivers
v0000021824ea7210_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea8430_0 .net "not_j", 0 0, L_00000218250cd470;  1 drivers
v0000021824ea7c10_0 .net "o", 0 0, L_00000218250cd080;  1 drivers
v0000021824ea86b0_0 .net "w1", 0 0, L_00000218250cd780;  1 drivers
v0000021824ea7670_0 .net "w2", 0 0, L_00000218250cd7f0;  1 drivers
S_0000021824ebb510 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebc7d0;
 .timescale -9 -12;
S_0000021824ebbce0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebc7d0;
 .timescale -9 -12;
S_0000021824ebb380 .scope generate, "bit_logic[19]" "bit_logic[19]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4460 .param/l "k" 0 8 45, +C4<010011>;
v0000021824ea6630_0 .net "left_val", 0 0, L_000002182509d050;  1 drivers
v0000021824ea7ad0_0 .net "right_val", 0 0, L_000002182509d370;  1 drivers
v0000021824ea6770_0 .net "target_val", 0 0, L_00000218250cd8d0;  1 drivers
S_0000021824ebb830 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebb380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cd860 .functor NOT 1, L_000002182509cf10, C4<0>, C4<0>, C4<0>;
L_00000218250cde10 .functor AND 1, L_000002182509d050, L_00000218250cd860, C4<1>, C4<1>;
L_00000218250cde80 .functor AND 1, L_000002182509d370, L_000002182509cf10, C4<1>, C4<1>;
L_00000218250cd8d0 .functor OR 1, L_00000218250cde10, L_00000218250cde80, C4<0>, C4<0>;
v0000021824ea77b0_0 .net "i0", 0 0, L_000002182509d050;  alias, 1 drivers
v0000021824ea81b0_0 .net "i1", 0 0, L_000002182509d370;  alias, 1 drivers
v0000021824ea8570_0 .net "j", 0 0, L_000002182509cf10;  1 drivers
v0000021824ea7170_0 .net "not_j", 0 0, L_00000218250cd860;  1 drivers
v0000021824ea8110_0 .net "o", 0 0, L_00000218250cd8d0;  alias, 1 drivers
v0000021824ea7850_0 .net "w1", 0 0, L_00000218250cde10;  1 drivers
v0000021824ea66d0_0 .net "w2", 0 0, L_00000218250cde80;  1 drivers
S_0000021824ebb9c0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebb380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cd940 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ccec0 .functor AND 1, L_000002182509cfb0, L_00000218250cd940, C4<1>, C4<1>;
L_00000218250cd9b0 .functor AND 1, L_00000218250cd8d0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cda90 .functor OR 1, L_00000218250ccec0, L_00000218250cd9b0, C4<0>, C4<0>;
v0000021824ea6090_0 .net "i0", 0 0, L_000002182509cfb0;  1 drivers
v0000021824ea6d10_0 .net "i1", 0 0, L_00000218250cd8d0;  alias, 1 drivers
v0000021824ea7030_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea8610_0 .net "not_j", 0 0, L_00000218250cd940;  1 drivers
v0000021824ea69f0_0 .net "o", 0 0, L_00000218250cda90;  1 drivers
v0000021824ea6130_0 .net "w1", 0 0, L_00000218250ccec0;  1 drivers
v0000021824ea8750_0 .net "w2", 0 0, L_00000218250cd9b0;  1 drivers
S_0000021824ebc000 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebb380;
 .timescale -9 -12;
S_0000021824ebc190 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebb380;
 .timescale -9 -12;
S_0000021824ebd520 .scope generate, "bit_logic[20]" "bit_logic[20]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4060 .param/l "k" 0 8 45, +C4<010100>;
v0000021824ea6a90_0 .net "left_val", 0 0, L_000002182509d2d0;  1 drivers
v0000021824ea64f0_0 .net "right_val", 0 0, L_000002182509bbb0;  1 drivers
v0000021824ea6b30_0 .net "target_val", 0 0, L_00000218250cdb70;  1 drivers
S_0000021824ebde80 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebd520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ccf30 .functor NOT 1, L_000002182509d0f0, C4<0>, C4<0>, C4<0>;
L_00000218250cd0f0 .functor AND 1, L_000002182509d2d0, L_00000218250ccf30, C4<1>, C4<1>;
L_00000218250ce200 .functor AND 1, L_000002182509bbb0, L_000002182509d0f0, C4<1>, C4<1>;
L_00000218250cdb70 .functor OR 1, L_00000218250cd0f0, L_00000218250ce200, C4<0>, C4<0>;
v0000021824ea6950_0 .net "i0", 0 0, L_000002182509d2d0;  alias, 1 drivers
v0000021824ea84d0_0 .net "i1", 0 0, L_000002182509bbb0;  alias, 1 drivers
v0000021824ea68b0_0 .net "j", 0 0, L_000002182509d0f0;  1 drivers
v0000021824ea6310_0 .net "not_j", 0 0, L_00000218250ccf30;  1 drivers
v0000021824ea87f0_0 .net "o", 0 0, L_00000218250cdb70;  alias, 1 drivers
v0000021824ea61d0_0 .net "w1", 0 0, L_00000218250cd0f0;  1 drivers
v0000021824ea78f0_0 .net "w2", 0 0, L_00000218250ce200;  1 drivers
S_0000021824ebe970 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebd520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cdfd0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cdc50 .functor AND 1, L_000002182509d7d0, L_00000218250cdfd0, C4<1>, C4<1>;
L_00000218250cdbe0 .functor AND 1, L_00000218250cdb70, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cd2b0 .functor OR 1, L_00000218250cdc50, L_00000218250cdbe0, C4<0>, C4<0>;
v0000021824ea7990_0 .net "i0", 0 0, L_000002182509d7d0;  1 drivers
v0000021824ea7b70_0 .net "i1", 0 0, L_00000218250cdb70;  alias, 1 drivers
v0000021824ea70d0_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea7cb0_0 .net "not_j", 0 0, L_00000218250cdfd0;  1 drivers
v0000021824ea6270_0 .net "o", 0 0, L_00000218250cd2b0;  1 drivers
v0000021824ea63b0_0 .net "w1", 0 0, L_00000218250cdc50;  1 drivers
v0000021824ea6450_0 .net "w2", 0 0, L_00000218250cdbe0;  1 drivers
S_0000021824ebd6b0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebd520;
 .timescale -9 -12;
S_0000021824ebd200 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebd520;
 .timescale -9 -12;
S_0000021824ebeb00 .scope generate, "bit_logic[21]" "bit_logic[21]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de3f20 .param/l "k" 0 8 45, +C4<010101>;
v0000021824ea8bb0_0 .net "left_val", 0 0, L_000002182509d5f0;  1 drivers
v0000021824ea96f0_0 .net "right_val", 0 0, L_000002182509b750;  1 drivers
v0000021824ea9bf0_0 .net "target_val", 0 0, L_00000218250cd010;  1 drivers
S_0000021824ebe330 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebeb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ccfa0 .functor NOT 1, L_000002182509d4b0, C4<0>, C4<0>, C4<0>;
L_00000218250cdcc0 .functor AND 1, L_000002182509d5f0, L_00000218250ccfa0, C4<1>, C4<1>;
L_00000218250cdf60 .functor AND 1, L_000002182509b750, L_000002182509d4b0, C4<1>, C4<1>;
L_00000218250cd010 .functor OR 1, L_00000218250cdcc0, L_00000218250cdf60, C4<0>, C4<0>;
v0000021824ea7d50_0 .net "i0", 0 0, L_000002182509d5f0;  alias, 1 drivers
v0000021824ea6bd0_0 .net "i1", 0 0, L_000002182509b750;  alias, 1 drivers
v0000021824ea6810_0 .net "j", 0 0, L_000002182509d4b0;  1 drivers
v0000021824ea7f30_0 .net "not_j", 0 0, L_00000218250ccfa0;  1 drivers
v0000021824ea6c70_0 .net "o", 0 0, L_00000218250cd010;  alias, 1 drivers
v0000021824ea7df0_0 .net "w1", 0 0, L_00000218250cdcc0;  1 drivers
v0000021824ea6db0_0 .net "w2", 0 0, L_00000218250cdf60;  1 drivers
S_0000021824ebec90 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebeb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ce040 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cd160 .functor AND 1, L_000002182509d550, L_00000218250ce040, C4<1>, C4<1>;
L_00000218250cd1d0 .functor AND 1, L_00000218250cd010, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ce0b0 .functor OR 1, L_00000218250cd160, L_00000218250cd1d0, C4<0>, C4<0>;
v0000021824ea6e50_0 .net "i0", 0 0, L_000002182509d550;  1 drivers
v0000021824ea72b0_0 .net "i1", 0 0, L_00000218250cd010;  alias, 1 drivers
v0000021824ea6ef0_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea7fd0_0 .net "not_j", 0 0, L_00000218250ce040;  1 drivers
v0000021824ea6f90_0 .net "o", 0 0, L_00000218250ce0b0;  1 drivers
v0000021824ea8890_0 .net "w1", 0 0, L_00000218250cd160;  1 drivers
v0000021824eaaa50_0 .net "w2", 0 0, L_00000218250cd1d0;  1 drivers
S_0000021824ebdb60 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebeb00;
 .timescale -9 -12;
S_0000021824ebdcf0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebeb00;
 .timescale -9 -12;
S_0000021824ebee20 .scope generate, "bit_logic[22]" "bit_logic[22]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4520 .param/l "k" 0 8 45, +C4<010110>;
v0000021824ea9f10_0 .net "left_val", 0 0, L_000002182509b4d0;  1 drivers
v0000021824ea9a10_0 .net "right_val", 0 0, L_000002182509b930;  1 drivers
v0000021824ea9290_0 .net "target_val", 0 0, L_00000218250cd320;  1 drivers
S_0000021824ebd070 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebee20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cd240 .functor NOT 1, L_000002182509ba70, C4<0>, C4<0>, C4<0>;
L_00000218250ce120 .functor AND 1, L_000002182509b4d0, L_00000218250cd240, C4<1>, C4<1>;
L_00000218250ce190 .functor AND 1, L_000002182509b930, L_000002182509ba70, C4<1>, C4<1>;
L_00000218250cd320 .functor OR 1, L_00000218250ce120, L_00000218250ce190, C4<0>, C4<0>;
v0000021824eaa050_0 .net "i0", 0 0, L_000002182509b4d0;  alias, 1 drivers
v0000021824ea98d0_0 .net "i1", 0 0, L_000002182509b930;  alias, 1 drivers
v0000021824eaa410_0 .net "j", 0 0, L_000002182509ba70;  1 drivers
v0000021824ea8930_0 .net "not_j", 0 0, L_00000218250cd240;  1 drivers
v0000021824ea9e70_0 .net "o", 0 0, L_00000218250cd320;  alias, 1 drivers
v0000021824ea9c90_0 .net "w1", 0 0, L_00000218250ce120;  1 drivers
v0000021824ea8cf0_0 .net "w2", 0 0, L_00000218250ce190;  1 drivers
S_0000021824ebe650 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebee20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cd390 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cf850 .functor AND 1, L_000002182509da50, L_00000218250cd390, C4<1>, C4<1>;
L_00000218250cfe70 .functor AND 1, L_00000218250cd320, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ce890 .functor OR 1, L_00000218250cf850, L_00000218250cfe70, C4<0>, C4<0>;
v0000021824ea9dd0_0 .net "i0", 0 0, L_000002182509da50;  1 drivers
v0000021824ea93d0_0 .net "i1", 0 0, L_00000218250cd320;  alias, 1 drivers
v0000021824eaaf50_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824eaa690_0 .net "not_j", 0 0, L_00000218250cd390;  1 drivers
v0000021824ea89d0_0 .net "o", 0 0, L_00000218250ce890;  1 drivers
v0000021824eaa9b0_0 .net "w1", 0 0, L_00000218250cf850;  1 drivers
v0000021824eaaaf0_0 .net "w2", 0 0, L_00000218250cfe70;  1 drivers
S_0000021824ebe7e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebee20;
 .timescale -9 -12;
S_0000021824ebd390 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebee20;
 .timescale -9 -12;
S_0000021824ebd840 .scope generate, "bit_logic[23]" "bit_logic[23]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de44e0 .param/l "k" 0 8 45, +C4<010111>;
v0000021824ea8c50_0 .net "left_val", 0 0, L_000002182509ed10;  1 drivers
v0000021824ea9470_0 .net "right_val", 0 0, L_000002182509df50;  1 drivers
v0000021824ea8f70_0 .net "target_val", 0 0, L_00000218250cf930;  1 drivers
S_0000021824ebd9d0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebd840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250d0030 .functor NOT 1, L_000002182509bb10, C4<0>, C4<0>, C4<0>;
L_00000218250cf2a0 .functor AND 1, L_000002182509ed10, L_00000218250d0030, C4<1>, C4<1>;
L_00000218250d03b0 .functor AND 1, L_000002182509df50, L_000002182509bb10, C4<1>, C4<1>;
L_00000218250cf930 .functor OR 1, L_00000218250cf2a0, L_00000218250d03b0, C4<0>, C4<0>;
v0000021824eaa0f0_0 .net "i0", 0 0, L_000002182509ed10;  alias, 1 drivers
v0000021824ea9fb0_0 .net "i1", 0 0, L_000002182509df50;  alias, 1 drivers
v0000021824eaa190_0 .net "j", 0 0, L_000002182509bb10;  1 drivers
v0000021824ea9970_0 .net "not_j", 0 0, L_00000218250d0030;  1 drivers
v0000021824eaa910_0 .net "o", 0 0, L_00000218250cf930;  alias, 1 drivers
v0000021824ea9790_0 .net "w1", 0 0, L_00000218250cf2a0;  1 drivers
v0000021824ea9d30_0 .net "w2", 0 0, L_00000218250d03b0;  1 drivers
S_0000021824ebe010 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebd840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cfee0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cef90 .functor AND 1, L_000002182509fcb0, L_00000218250cfee0, C4<1>, C4<1>;
L_00000218250d0110 .functor AND 1, L_00000218250cf930, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cfb60 .functor OR 1, L_00000218250cef90, L_00000218250d0110, C4<0>, C4<0>;
v0000021824ea8ed0_0 .net "i0", 0 0, L_000002182509fcb0;  1 drivers
v0000021824eaa230_0 .net "i1", 0 0, L_00000218250cf930;  alias, 1 drivers
v0000021824ea8e30_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ea9830_0 .net "not_j", 0 0, L_00000218250cfee0;  1 drivers
v0000021824eaac30_0 .net "o", 0 0, L_00000218250cfb60;  1 drivers
v0000021824eaacd0_0 .net "w1", 0 0, L_00000218250cef90;  1 drivers
v0000021824eaa4b0_0 .net "w2", 0 0, L_00000218250d0110;  1 drivers
S_0000021824ebe4c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebd840;
 .timescale -9 -12;
S_0000021824ebe1a0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebd840;
 .timescale -9 -12;
S_0000021824ec0e30 .scope generate, "bit_logic[24]" "bit_logic[24]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de3ea0 .param/l "k" 0 8 45, +C4<011000>;
v0000021824ea8d90_0 .net "left_val", 0 0, L_000002182509fd50;  1 drivers
v0000021824ea8b10_0 .net "right_val", 0 0, L_000002182509db90;  1 drivers
v0000021824ea9010_0 .net "target_val", 0 0, L_00000218250cff50;  1 drivers
S_0000021824ec0020 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec0e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250d0180 .functor NOT 1, L_000002182509f170, C4<0>, C4<0>, C4<0>;
L_00000218250cfd20 .functor AND 1, L_000002182509fd50, L_00000218250d0180, C4<1>, C4<1>;
L_00000218250d01f0 .functor AND 1, L_000002182509db90, L_000002182509f170, C4<1>, C4<1>;
L_00000218250cff50 .functor OR 1, L_00000218250cfd20, L_00000218250d01f0, C4<0>, C4<0>;
v0000021824eaaeb0_0 .net "i0", 0 0, L_000002182509fd50;  alias, 1 drivers
v0000021824eaab90_0 .net "i1", 0 0, L_000002182509db90;  alias, 1 drivers
v0000021824ea9ab0_0 .net "j", 0 0, L_000002182509f170;  1 drivers
v0000021824ea9b50_0 .net "not_j", 0 0, L_00000218250d0180;  1 drivers
v0000021824eaad70_0 .net "o", 0 0, L_00000218250cff50;  alias, 1 drivers
v0000021824eaa2d0_0 .net "w1", 0 0, L_00000218250cfd20;  1 drivers
v0000021824ea95b0_0 .net "w2", 0 0, L_00000218250d01f0;  1 drivers
S_0000021824ec01b0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec0e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250d02d0 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cf3f0 .functor AND 1, L_000002182509f710, L_00000218250d02d0, C4<1>, C4<1>;
L_00000218250cffc0 .functor AND 1, L_00000218250cff50, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250ce900 .functor OR 1, L_00000218250cf3f0, L_00000218250cffc0, C4<0>, C4<0>;
v0000021824eaa370_0 .net "i0", 0 0, L_000002182509f710;  1 drivers
v0000021824eaae10_0 .net "i1", 0 0, L_00000218250cff50;  alias, 1 drivers
v0000021824eaaff0_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824eaa550_0 .net "not_j", 0 0, L_00000218250d02d0;  1 drivers
v0000021824eaa5f0_0 .net "o", 0 0, L_00000218250ce900;  1 drivers
v0000021824ea9650_0 .net "w1", 0 0, L_00000218250cf3f0;  1 drivers
v0000021824ea8a70_0 .net "w2", 0 0, L_00000218250cffc0;  1 drivers
S_0000021824ebfb70 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec0e30;
 .timescale -9 -12;
S_0000021824ebf9e0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec0e30;
 .timescale -9 -12;
S_0000021824ebf080 .scope generate, "bit_logic[25]" "bit_logic[25]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de42e0 .param/l "k" 0 8 45, +C4<011001>;
v0000021824eacf30_0 .net "left_val", 0 0, L_000002182509fdf0;  1 drivers
v0000021824eabbd0_0 .net "right_val", 0 0, L_000002182509de10;  1 drivers
v0000021824eab090_0 .net "target_val", 0 0, L_00000218250cf000;  1 drivers
S_0000021824ebfd00 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebf080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cf7e0 .functor NOT 1, L_000002182509ec70, C4<0>, C4<0>, C4<0>;
L_00000218250d00a0 .functor AND 1, L_000002182509fdf0, L_00000218250cf7e0, C4<1>, C4<1>;
L_00000218250cf9a0 .functor AND 1, L_000002182509de10, L_000002182509ec70, C4<1>, C4<1>;
L_00000218250cf000 .functor OR 1, L_00000218250d00a0, L_00000218250cf9a0, C4<0>, C4<0>;
v0000021824eaa730_0 .net "i0", 0 0, L_000002182509fdf0;  alias, 1 drivers
v0000021824eaa7d0_0 .net "i1", 0 0, L_000002182509de10;  alias, 1 drivers
v0000021824ea90b0_0 .net "j", 0 0, L_000002182509ec70;  1 drivers
v0000021824ea9330_0 .net "not_j", 0 0, L_00000218250cf7e0;  1 drivers
v0000021824ea9150_0 .net "o", 0 0, L_00000218250cf000;  alias, 1 drivers
v0000021824ea91f0_0 .net "w1", 0 0, L_00000218250d00a0;  1 drivers
v0000021824ea9510_0 .net "w2", 0 0, L_00000218250cf9a0;  1 drivers
S_0000021824ebf850 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebf080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ced60 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ce9e0 .functor AND 1, L_000002182509e270, L_00000218250ced60, C4<1>, C4<1>;
L_00000218250d0260 .functor AND 1, L_00000218250cf000, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250d0340 .functor OR 1, L_00000218250ce9e0, L_00000218250d0260, C4<0>, C4<0>;
v0000021824eaa870_0 .net "i0", 0 0, L_000002182509e270;  1 drivers
v0000021824eab810_0 .net "i1", 0 0, L_00000218250cf000;  alias, 1 drivers
v0000021824eacad0_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ead250_0 .net "not_j", 0 0, L_00000218250ced60;  1 drivers
v0000021824eabc70_0 .net "o", 0 0, L_00000218250d0340;  1 drivers
v0000021824eab1d0_0 .net "w1", 0 0, L_00000218250ce9e0;  1 drivers
v0000021824ead4d0_0 .net "w2", 0 0, L_00000218250d0260;  1 drivers
S_0000021824ec0ca0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebf080;
 .timescale -9 -12;
S_0000021824ec0340 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebf080;
 .timescale -9 -12;
S_0000021824ebf210 .scope generate, "bit_logic[26]" "bit_logic[26]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4a20 .param/l "k" 0 8 45, +C4<011010>;
v0000021824ead070_0 .net "left_val", 0 0, L_000002182509e1d0;  1 drivers
v0000021824eab130_0 .net "right_val", 0 0, L_00000218250a0110;  1 drivers
v0000021824ead1b0_0 .net "target_val", 0 0, L_00000218250cecf0;  1 drivers
S_0000021824ebf530 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebf210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cf460 .functor NOT 1, L_000002182509f2b0, C4<0>, C4<0>, C4<0>;
L_00000218250cf0e0 .functor AND 1, L_000002182509e1d0, L_00000218250cf460, C4<1>, C4<1>;
L_00000218250ce820 .functor AND 1, L_00000218250a0110, L_000002182509f2b0, C4<1>, C4<1>;
L_00000218250cecf0 .functor OR 1, L_00000218250cf0e0, L_00000218250ce820, C4<0>, C4<0>;
v0000021824eacdf0_0 .net "i0", 0 0, L_000002182509e1d0;  alias, 1 drivers
v0000021824eac3f0_0 .net "i1", 0 0, L_00000218250a0110;  alias, 1 drivers
v0000021824eac670_0 .net "j", 0 0, L_000002182509f2b0;  1 drivers
v0000021824ead610_0 .net "not_j", 0 0, L_00000218250cf460;  1 drivers
v0000021824eac7b0_0 .net "o", 0 0, L_00000218250cecf0;  alias, 1 drivers
v0000021824eab270_0 .net "w1", 0 0, L_00000218250cf0e0;  1 drivers
v0000021824eac030_0 .net "w2", 0 0, L_00000218250ce820;  1 drivers
S_0000021824ec04d0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebf210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cea50 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cf380 .functor AND 1, L_000002182509f210, L_00000218250cea50, C4<1>, C4<1>;
L_00000218250cedd0 .functor AND 1, L_00000218250cecf0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cf310 .functor OR 1, L_00000218250cf380, L_00000218250cedd0, C4<0>, C4<0>;
v0000021824ead2f0_0 .net "i0", 0 0, L_000002182509f210;  1 drivers
v0000021824eac710_0 .net "i1", 0 0, L_00000218250cecf0;  alias, 1 drivers
v0000021824eac490_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824eab4f0_0 .net "not_j", 0 0, L_00000218250cea50;  1 drivers
v0000021824eac350_0 .net "o", 0 0, L_00000218250cf310;  1 drivers
v0000021824ead390_0 .net "w1", 0 0, L_00000218250cf380;  1 drivers
v0000021824eaca30_0 .net "w2", 0 0, L_00000218250cedd0;  1 drivers
S_0000021824ebf3a0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebf210;
 .timescale -9 -12;
S_0000021824ebfe90 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebf210;
 .timescale -9 -12;
S_0000021824ebf6c0 .scope generate, "bit_logic[27]" "bit_logic[27]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de41a0 .param/l "k" 0 8 45, +C4<011011>;
v0000021824ead570_0 .net "left_val", 0 0, L_000002182509ea90;  1 drivers
v0000021824eac8f0_0 .net "right_val", 0 0, L_000002182509dff0;  1 drivers
v0000021824eac5d0_0 .net "target_val", 0 0, L_00000218250ceac0;  1 drivers
S_0000021824ec0660 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ebf6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ce970 .functor NOT 1, L_000002182509deb0, C4<0>, C4<0>, C4<0>;
L_00000218250ceb30 .functor AND 1, L_000002182509ea90, L_00000218250ce970, C4<1>, C4<1>;
L_00000218250cf8c0 .functor AND 1, L_000002182509dff0, L_000002182509deb0, C4<1>, C4<1>;
L_00000218250ceac0 .functor OR 1, L_00000218250ceb30, L_00000218250cf8c0, C4<0>, C4<0>;
v0000021824eab590_0 .net "i0", 0 0, L_000002182509ea90;  alias, 1 drivers
v0000021824eab310_0 .net "i1", 0 0, L_000002182509dff0;  alias, 1 drivers
v0000021824eacfd0_0 .net "j", 0 0, L_000002182509deb0;  1 drivers
v0000021824eabd10_0 .net "not_j", 0 0, L_00000218250ce970;  1 drivers
v0000021824eab3b0_0 .net "o", 0 0, L_00000218250ceac0;  alias, 1 drivers
v0000021824ead430_0 .net "w1", 0 0, L_00000218250ceb30;  1 drivers
v0000021824eac530_0 .net "w2", 0 0, L_00000218250cf8c0;  1 drivers
S_0000021824ec07f0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ebf6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cec80 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ceba0 .functor AND 1, L_00000218250a01b0, L_00000218250cec80, C4<1>, C4<1>;
L_00000218250cfa10 .functor AND 1, L_00000218250ceac0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cfbd0 .functor OR 1, L_00000218250ceba0, L_00000218250cfa10, C4<0>, C4<0>;
v0000021824eabe50_0 .net "i0", 0 0, L_00000218250a01b0;  1 drivers
v0000021824ead110_0 .net "i1", 0 0, L_00000218250ceac0;  alias, 1 drivers
v0000021824eace90_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824ead6b0_0 .net "not_j", 0 0, L_00000218250cec80;  1 drivers
v0000021824eac850_0 .net "o", 0 0, L_00000218250cfbd0;  1 drivers
v0000021824eab450_0 .net "w1", 0 0, L_00000218250ceba0;  1 drivers
v0000021824eac0d0_0 .net "w2", 0 0, L_00000218250cfa10;  1 drivers
S_0000021824ec0980 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ebf6c0;
 .timescale -9 -12;
S_0000021824ec0b10 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ebf6c0;
 .timescale -9 -12;
S_0000021824ec1540 .scope generate, "bit_logic[28]" "bit_logic[28]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de48e0 .param/l "k" 0 8 45, +C4<011100>;
v0000021824eac990_0 .net "left_val", 0 0, L_000002182509e9f0;  1 drivers
v0000021824eacb70_0 .net "right_val", 0 0, L_000002182509dcd0;  1 drivers
v0000021824eabef0_0 .net "target_val", 0 0, L_00000218250cee40;  1 drivers
S_0000021824ec1d10 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec1540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cfa80 .functor NOT 1, L_000002182509e450, C4<0>, C4<0>, C4<0>;
L_00000218250cec10 .functor AND 1, L_000002182509e9f0, L_00000218250cfa80, C4<1>, C4<1>;
L_00000218250cfaf0 .functor AND 1, L_000002182509dcd0, L_000002182509e450, C4<1>, C4<1>;
L_00000218250cee40 .functor OR 1, L_00000218250cec10, L_00000218250cfaf0, C4<0>, C4<0>;
v0000021824ead750_0 .net "i0", 0 0, L_000002182509e9f0;  alias, 1 drivers
v0000021824eab8b0_0 .net "i1", 0 0, L_000002182509dcd0;  alias, 1 drivers
v0000021824ead7f0_0 .net "j", 0 0, L_000002182509e450;  1 drivers
v0000021824eabb30_0 .net "not_j", 0 0, L_00000218250cfa80;  1 drivers
v0000021824eab630_0 .net "o", 0 0, L_00000218250cee40;  alias, 1 drivers
v0000021824eab6d0_0 .net "w1", 0 0, L_00000218250cec10;  1 drivers
v0000021824eac210_0 .net "w2", 0 0, L_00000218250cfaf0;  1 drivers
S_0000021824ec2e40 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec1540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cf150 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250ceeb0 .functor AND 1, L_000002182509e770, L_00000218250cf150, C4<1>, C4<1>;
L_00000218250cfc40 .functor AND 1, L_00000218250cee40, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cf070 .functor OR 1, L_00000218250ceeb0, L_00000218250cfc40, C4<0>, C4<0>;
v0000021824eac2b0_0 .net "i0", 0 0, L_000002182509e770;  1 drivers
v0000021824eaba90_0 .net "i1", 0 0, L_00000218250cee40;  alias, 1 drivers
v0000021824eab770_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824eab950_0 .net "not_j", 0 0, L_00000218250cf150;  1 drivers
v0000021824eab9f0_0 .net "o", 0 0, L_00000218250cf070;  1 drivers
v0000021824eabdb0_0 .net "w1", 0 0, L_00000218250ceeb0;  1 drivers
v0000021824eac170_0 .net "w2", 0 0, L_00000218250cfc40;  1 drivers
S_0000021824ec21c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec1540;
 .timescale -9 -12;
S_0000021824ec1090 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec1540;
 .timescale -9 -12;
S_0000021824ec1220 .scope generate, "bit_logic[29]" "bit_logic[29]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4320 .param/l "k" 0 8 45, +C4<011101>;
v0000021824eaedd0_0 .net "left_val", 0 0, L_00000218250a02f0;  1 drivers
v0000021824eae650_0 .net "right_val", 0 0, L_000002182509edb0;  1 drivers
v0000021824eae790_0 .net "target_val", 0 0, L_00000218250cf1c0;  1 drivers
S_0000021824ec1860 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec1220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cf540 .functor NOT 1, L_00000218250a0250, C4<0>, C4<0>, C4<0>;
L_00000218250cfcb0 .functor AND 1, L_00000218250a02f0, L_00000218250cf540, C4<1>, C4<1>;
L_00000218250cef20 .functor AND 1, L_000002182509edb0, L_00000218250a0250, C4<1>, C4<1>;
L_00000218250cf1c0 .functor OR 1, L_00000218250cfcb0, L_00000218250cef20, C4<0>, C4<0>;
v0000021824eabf90_0 .net "i0", 0 0, L_00000218250a02f0;  alias, 1 drivers
v0000021824eacc10_0 .net "i1", 0 0, L_000002182509edb0;  alias, 1 drivers
v0000021824eaccb0_0 .net "j", 0 0, L_00000218250a0250;  1 drivers
v0000021824eacd50_0 .net "not_j", 0 0, L_00000218250cf540;  1 drivers
v0000021824eaf5f0_0 .net "o", 0 0, L_00000218250cf1c0;  alias, 1 drivers
v0000021824eaebf0_0 .net "w1", 0 0, L_00000218250cfcb0;  1 drivers
v0000021824eae830_0 .net "w2", 0 0, L_00000218250cef20;  1 drivers
S_0000021824ec13b0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec1220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cf230 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250cf4d0 .functor AND 1, L_000002182509e4f0, L_00000218250cf230, C4<1>, C4<1>;
L_00000218250cf5b0 .functor AND 1, L_00000218250cf1c0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250cf620 .functor OR 1, L_00000218250cf4d0, L_00000218250cf5b0, C4<0>, C4<0>;
v0000021824eae6f0_0 .net "i0", 0 0, L_000002182509e4f0;  1 drivers
v0000021824eae470_0 .net "i1", 0 0, L_00000218250cf1c0;  alias, 1 drivers
v0000021824eaed30_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824eafaf0_0 .net "not_j", 0 0, L_00000218250cf230;  1 drivers
v0000021824eada70_0 .net "o", 0 0, L_00000218250cf620;  1 drivers
v0000021824eafb90_0 .net "w1", 0 0, L_00000218250cf4d0;  1 drivers
v0000021824eadd90_0 .net "w2", 0 0, L_00000218250cf5b0;  1 drivers
S_0000021824ec1ea0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec1220;
 .timescale -9 -12;
S_0000021824ec2030 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec1220;
 .timescale -9 -12;
S_0000021824ec24e0 .scope generate, "bit_logic[30]" "bit_logic[30]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de3c60 .param/l "k" 0 8 45, +C4<011110>;
v0000021824eafcd0_0 .net "left_val", 0 0, L_000002182509e590;  1 drivers
v0000021824eaf050_0 .net "right_val", 0 0, L_000002182509e3b0;  1 drivers
v0000021824eaf730_0 .net "target_val", 0 0, L_00000218250cfd90;  1 drivers
S_0000021824ec2350 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec24e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cf690 .functor NOT 1, L_000002182509eb30, C4<0>, C4<0>, C4<0>;
L_00000218250cf700 .functor AND 1, L_000002182509e590, L_00000218250cf690, C4<1>, C4<1>;
L_00000218250cf770 .functor AND 1, L_000002182509e3b0, L_000002182509eb30, C4<1>, C4<1>;
L_00000218250cfd90 .functor OR 1, L_00000218250cf700, L_00000218250cf770, C4<0>, C4<0>;
v0000021824eaf230_0 .net "i0", 0 0, L_000002182509e590;  alias, 1 drivers
v0000021824eaf9b0_0 .net "i1", 0 0, L_000002182509e3b0;  alias, 1 drivers
v0000021824eae8d0_0 .net "j", 0 0, L_000002182509eb30;  1 drivers
v0000021824eae010_0 .net "not_j", 0 0, L_00000218250cf690;  1 drivers
v0000021824eaf2d0_0 .net "o", 0 0, L_00000218250cfd90;  alias, 1 drivers
v0000021824eafa50_0 .net "w1", 0 0, L_00000218250cf700;  1 drivers
v0000021824eafc30_0 .net "w2", 0 0, L_00000218250cf770;  1 drivers
S_0000021824ec2b20 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec24e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cfe00 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250d1a70 .functor AND 1, L_000002182509f7b0, L_00000218250cfe00, C4<1>, C4<1>;
L_00000218250d1370 .functor AND 1, L_00000218250cfd90, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250d1e60 .functor OR 1, L_00000218250d1a70, L_00000218250d1370, C4<0>, C4<0>;
v0000021824ead9d0_0 .net "i0", 0 0, L_000002182509f7b0;  1 drivers
v0000021824eafff0_0 .net "i1", 0 0, L_00000218250cfd90;  alias, 1 drivers
v0000021824eae970_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824eaf370_0 .net "not_j", 0 0, L_00000218250cfe00;  1 drivers
v0000021824eaf690_0 .net "o", 0 0, L_00000218250d1e60;  1 drivers
v0000021824ead890_0 .net "w1", 0 0, L_00000218250d1a70;  1 drivers
v0000021824eafeb0_0 .net "w2", 0 0, L_00000218250d1370;  1 drivers
S_0000021824ec2670 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec24e0;
 .timescale -9 -12;
S_0000021824ec19f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec24e0;
 .timescale -9 -12;
S_0000021824ec1b80 .scope generate, "bit_logic[31]" "bit_logic[31]" 8 45, 8 45 0, S_0000021824e8a7c0;
 .timescale -9 -12;
P_0000021824de4a60 .param/l "k" 0 8 45, +C4<011111>;
v0000021824eadcf0_0 .net "left_val", 0 0, L_000002182509ee50;  1 drivers
v0000021824eade30_0 .net "right_val", 0 0, L_00000218250d1d80;  1 drivers
v0000021824eadb10_0 .net "target_val", 0 0, L_00000218250d13e0;  1 drivers
S_0000021824ec2990 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec1b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250d0d50 .functor NOT 1, L_000002182509f850, C4<0>, C4<0>, C4<0>;
L_00000218250d1990 .functor AND 1, L_000002182509ee50, L_00000218250d0d50, C4<1>, C4<1>;
L_00000218250d1ed0 .functor AND 1, L_00000218250d1d80, L_000002182509f850, C4<1>, C4<1>;
L_00000218250d13e0 .functor OR 1, L_00000218250d1990, L_00000218250d1ed0, C4<0>, C4<0>;
v0000021824eaea10_0 .net "i0", 0 0, L_000002182509ee50;  alias, 1 drivers
v0000021824eaded0_0 .net "i1", 0 0, L_00000218250d1d80;  alias, 1 drivers
v0000021824eadbb0_0 .net "j", 0 0, L_000002182509f850;  1 drivers
v0000021824eaeb50_0 .net "not_j", 0 0, L_00000218250d0d50;  1 drivers
v0000021824eadc50_0 .net "o", 0 0, L_00000218250d13e0;  alias, 1 drivers
v0000021824eae150_0 .net "w1", 0 0, L_00000218250d1990;  1 drivers
v0000021824eaeab0_0 .net "w2", 0 0, L_00000218250d1ed0;  1 drivers
S_0000021824ec2800 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec1b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250d0730 .functor NOT 1, L_000002182509ebd0, C4<0>, C4<0>, C4<0>;
L_00000218250d0f10 .functor AND 1, L_000002182509e090, L_00000218250d0730, C4<1>, C4<1>;
L_00000218250d16f0 .functor AND 1, L_00000218250d13e0, L_000002182509ebd0, C4<1>, C4<1>;
L_00000218250d17d0 .functor OR 1, L_00000218250d0f10, L_00000218250d16f0, C4<0>, C4<0>;
v0000021824eaf550_0 .net "i0", 0 0, L_000002182509e090;  1 drivers
v0000021824eaf410_0 .net "i1", 0 0, L_00000218250d13e0;  alias, 1 drivers
v0000021824eafd70_0 .net "j", 0 0, L_000002182509ebd0;  alias, 1 drivers
v0000021824eaf910_0 .net "not_j", 0 0, L_00000218250d0730;  1 drivers
v0000021824eaf7d0_0 .net "o", 0 0, L_00000218250d17d0;  1 drivers
v0000021824eaf870_0 .net "w1", 0 0, L_00000218250d0f10;  1 drivers
v0000021824eaf4b0_0 .net "w2", 0 0, L_00000218250d16f0;  1 drivers
S_0000021824ec16d0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec1b80;
 .timescale -9 -12;
S_0000021824ec2cb0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec1b80;
 .timescale -9 -12;
L_00000218250d1d80 .functor BUFZ 1, L_00000218250d1610, C4<0>, C4<0>, C4<0>;
S_0000021824ec5ad0 .scope module, "s16" "shifter_stage" 8 79, 8 29 0, S_0000021824e8a310;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "is_sra";
    .port_info 4 /OUTPUT 32 "o";
P_0000021824de40e0 .param/l "DIST" 0 8 29, +C4<00000000000000000000000000010000>;
L_0000021825038690 .functor AND 1, L_0000021824e21e20, L_0000021824fa4ac0, C4<1>, C4<1>;
v0000021824eef600_0 .net *"_ivl_163", 0 0, L_0000021824fa4ac0;  1 drivers
v0000021824eefec0_0 .net "fill_bit", 0 0, L_0000021825038690;  1 drivers
v0000021824eee660_0 .net "func3", 2 0, v0000021824f99da0_0;  alias, 1 drivers
v0000021824eeff60_0 .net "i", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824eefd80_0 .net "is_sra", 0 0, L_0000021824e21e20;  alias, 1 drivers
v0000021824ef0000_0 .net "o", 31 0, L_0000021824fa3c60;  alias, 1 drivers
v0000021824eef380_0 .net "s", 0 0, L_0000021824fa4840;  1 drivers
L_0000021824fa0a60 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa1820 .part v0000021824f9aca0_0, 0, 1;
L_0000021824fa1aa0 .part v0000021824f9aca0_0, 16, 1;
L_0000021824fa1460 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa0240 .part v0000021824f9aca0_0, 1, 1;
L_0000021824fa1b40 .part v0000021824f9aca0_0, 17, 1;
L_0000021824fa1140 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa1be0 .part v0000021824f9aca0_0, 2, 1;
L_0000021824fa0b00 .part v0000021824f9aca0_0, 18, 1;
L_0000021824fa0f60 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa04c0 .part v0000021824f9aca0_0, 3, 1;
L_0000021824fa2220 .part v0000021824f9aca0_0, 19, 1;
L_0000021824fa1f00 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa0ba0 .part v0000021824f9aca0_0, 4, 1;
L_0000021824fa11e0 .part v0000021824f9aca0_0, 20, 1;
L_0000021824fa02e0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa07e0 .part v0000021824f9aca0_0, 5, 1;
L_0000021824fa1280 .part v0000021824f9aca0_0, 21, 1;
L_0000021824fa1320 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa1fa0 .part v0000021824f9aca0_0, 6, 1;
L_0000021824fa0c40 .part v0000021824f9aca0_0, 22, 1;
L_0000021824fa0d80 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa1500 .part v0000021824f9aca0_0, 7, 1;
L_0000021824fa2040 .part v0000021824f9aca0_0, 23, 1;
L_0000021824fa06a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa0560 .part v0000021824f9aca0_0, 8, 1;
L_0000021824fa0ce0 .part v0000021824f9aca0_0, 24, 1;
L_0000021824fa0ec0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa1dc0 .part v0000021824f9aca0_0, 9, 1;
L_0000021824fa22c0 .part v0000021824f9aca0_0, 25, 1;
L_0000021824fa1000 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa0e20 .part v0000021824f9aca0_0, 10, 1;
L_0000021824fa0600 .part v0000021824f9aca0_0, 26, 1;
L_0000021824fa09c0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa01a0 .part v0000021824f9aca0_0, 11, 1;
L_0000021824fa20e0 .part v0000021824f9aca0_0, 27, 1;
L_0000021824fa2360 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa0740 .part v0000021824f9aca0_0, 12, 1;
L_0000021824fa15a0 .part v0000021824f9aca0_0, 28, 1;
L_0000021824fa1640 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa16e0 .part v0000021824f9aca0_0, 13, 1;
L_0000021824fa1780 .part v0000021824f9aca0_0, 29, 1;
L_0000021824fa24a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa18c0 .part v0000021824f9aca0_0, 14, 1;
L_0000021824fa25e0 .part v0000021824f9aca0_0, 30, 1;
L_0000021824fa0880 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa2400 .part v0000021824f9aca0_0, 15, 1;
L_0000021824fa0920 .part v0000021824f9aca0_0, 31, 1;
L_0000021824fa1960 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa1a00 .part v0000021824f9aca0_0, 16, 1;
L_0000021824fa1c80 .part v0000021824f9aca0_0, 0, 1;
L_0000021824fa1d20 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa1e60 .part v0000021824f9aca0_0, 17, 1;
L_0000021824fa2540 .part v0000021824f9aca0_0, 1, 1;
L_0000021824fa2720 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa27c0 .part v0000021824f9aca0_0, 18, 1;
L_0000021824fa2860 .part v0000021824f9aca0_0, 2, 1;
L_0000021824fa0100 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4e80 .part v0000021824f9aca0_0, 19, 1;
L_0000021824fa3800 .part v0000021824f9aca0_0, 3, 1;
L_0000021824fa45c0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4d40 .part v0000021824f9aca0_0, 20, 1;
L_0000021824fa2a40 .part v0000021824f9aca0_0, 4, 1;
L_0000021824fa3080 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa3e40 .part v0000021824f9aca0_0, 21, 1;
L_0000021824fa29a0 .part v0000021824f9aca0_0, 5, 1;
L_0000021824fa40c0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4ca0 .part v0000021824f9aca0_0, 22, 1;
L_0000021824fa4480 .part v0000021824f9aca0_0, 6, 1;
L_0000021824fa38a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa3260 .part v0000021824f9aca0_0, 23, 1;
L_0000021824fa2fe0 .part v0000021824f9aca0_0, 7, 1;
L_0000021824fa47a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa3940 .part v0000021824f9aca0_0, 24, 1;
L_0000021824fa4020 .part v0000021824f9aca0_0, 8, 1;
L_0000021824fa3620 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4160 .part v0000021824f9aca0_0, 25, 1;
L_0000021824fa2c20 .part v0000021824f9aca0_0, 9, 1;
L_0000021824fa4660 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa2ae0 .part v0000021824f9aca0_0, 26, 1;
L_0000021824fa4de0 .part v0000021824f9aca0_0, 10, 1;
L_0000021824fa2b80 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4a20 .part v0000021824f9aca0_0, 27, 1;
L_0000021824fa48e0 .part v0000021824f9aca0_0, 11, 1;
L_0000021824fa5060 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4f20 .part v0000021824f9aca0_0, 28, 1;
L_0000021824fa2900 .part v0000021824f9aca0_0, 12, 1;
L_0000021824fa39e0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa2cc0 .part v0000021824f9aca0_0, 29, 1;
L_0000021824fa2d60 .part v0000021824f9aca0_0, 13, 1;
L_0000021824fa4980 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4520 .part v0000021824f9aca0_0, 30, 1;
L_0000021824fa3300 .part v0000021824f9aca0_0, 14, 1;
L_0000021824fa42a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4fc0 .part v0000021824f9aca0_0, 31, 1;
LS_0000021824fa3c60_0_0 .concat8 [ 1 1 1 1], L_0000021824e223d0, L_0000021824e24820, L_0000021824e243c0, L_0000021824e23ef0;
LS_0000021824fa3c60_0_4 .concat8 [ 1 1 1 1], L_0000021824e244a0, L_0000021824e236a0, L_0000021824e23860, L_0000021824e246d0;
LS_0000021824fa3c60_0_8 .concat8 [ 1 1 1 1], L_0000021824e24a50, L_0000021824e25230, L_0000021824e25380, L_0000021824e25bd0;
LS_0000021824fa3c60_0_12 .concat8 [ 1 1 1 1], L_0000021824e252a0, L_0000021824e1ebd0, L_0000021824e1e8c0, L_0000021824e1e2a0;
LS_0000021824fa3c60_0_16 .concat8 [ 1 1 1 1], L_0000021824e1ef50, L_0000021824e1f960, L_0000021824e1f260, L_0000021824e1f5e0;
LS_0000021824fa3c60_0_20 .concat8 [ 1 1 1 1], L_0000021824e1fb90, L_00000218250375f0, L_0000021825036c50, L_0000021825038310;
LS_0000021824fa3c60_0_24 .concat8 [ 1 1 1 1], L_0000021825037900, L_0000021825036e80, L_0000021825037430, L_0000021825037c80;
LS_0000021824fa3c60_0_28 .concat8 [ 1 1 1 1], L_00000218250388c0, L_00000218250392d0, L_0000021825038c40, L_00000218250387e0;
LS_0000021824fa3c60_1_0 .concat8 [ 4 4 4 4], LS_0000021824fa3c60_0_0, LS_0000021824fa3c60_0_4, LS_0000021824fa3c60_0_8, LS_0000021824fa3c60_0_12;
LS_0000021824fa3c60_1_4 .concat8 [ 4 4 4 4], LS_0000021824fa3c60_0_16, LS_0000021824fa3c60_0_20, LS_0000021824fa3c60_0_24, LS_0000021824fa3c60_0_28;
L_0000021824fa3c60 .concat8 [ 16 16 0 0], LS_0000021824fa3c60_1_0, LS_0000021824fa3c60_1_4;
L_0000021824fa3440 .part v0000021824f9aca0_0, 15, 1;
L_0000021824fa4ac0 .part v0000021824f9aca0_0, 31, 1;
S_0000021824ec4810 .scope generate, "bit_logic[0]" "bit_logic[0]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4660 .param/l "k" 0 8 45, +C4<00>;
L_00000218250401f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb0c70_0 .net "left_val", 0 0, L_00000218250401f0;  1 drivers
v0000021824eb0770_0 .net "right_val", 0 0, L_0000021824fa1aa0;  1 drivers
v0000021824eb2570_0 .net "target_val", 0 0, L_0000021824e21fe0;  1 drivers
S_0000021824ec3eb0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec4810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e22050 .functor NOT 1, L_0000021824fa0a60, C4<0>, C4<0>, C4<0>;
L_0000021824e21f70 .functor AND 1, L_00000218250401f0, L_0000021824e22050, C4<1>, C4<1>;
L_0000021824e22520 .functor AND 1, L_0000021824fa1aa0, L_0000021824fa0a60, C4<1>, C4<1>;
L_0000021824e21fe0 .functor OR 1, L_0000021824e21f70, L_0000021824e22520, C4<0>, C4<0>;
v0000021824ead930_0 .net "i0", 0 0, L_00000218250401f0;  alias, 1 drivers
v0000021824eae290_0 .net "i1", 0 0, L_0000021824fa1aa0;  alias, 1 drivers
v0000021824eaee70_0 .net "j", 0 0, L_0000021824fa0a60;  1 drivers
v0000021824eae330_0 .net "not_j", 0 0, L_0000021824e22050;  1 drivers
v0000021824eae3d0_0 .net "o", 0 0, L_0000021824e21fe0;  alias, 1 drivers
v0000021824eae510_0 .net "w1", 0 0, L_0000021824e21f70;  1 drivers
v0000021824eaefb0_0 .net "w2", 0 0, L_0000021824e22520;  1 drivers
S_0000021824ec4b30 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec4810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e22360 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e220c0 .functor AND 1, L_0000021824fa1820, L_0000021824e22360, C4<1>, C4<1>;
L_0000021824e22280 .functor AND 1, L_0000021824e21fe0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e223d0 .functor OR 1, L_0000021824e220c0, L_0000021824e22280, C4<0>, C4<0>;
v0000021824eae5b0_0 .net "i0", 0 0, L_0000021824fa1820;  1 drivers
v0000021824eaf0f0_0 .net "i1", 0 0, L_0000021824e21fe0;  alias, 1 drivers
v0000021824eaf190_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb1210_0 .net "not_j", 0 0, L_0000021824e22360;  1 drivers
v0000021824eb2430_0 .net "o", 0 0, L_0000021824e223d0;  1 drivers
v0000021824eb0d10_0 .net "w1", 0 0, L_0000021824e220c0;  1 drivers
v0000021824eb26b0_0 .net "w2", 0 0, L_0000021824e22280;  1 drivers
S_0000021824ec68e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec4810;
 .timescale -9 -12;
S_0000021824ec65c0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec4810;
 .timescale -9 -12;
S_0000021824ec44f0 .scope generate, "bit_logic[1]" "bit_logic[1]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de41e0 .param/l "k" 0 8 45, +C4<01>;
L_0000021825040238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb2610_0 .net "left_val", 0 0, L_0000021825040238;  1 drivers
v0000021824eb1670_0 .net "right_val", 0 0, L_0000021824fa1b40;  1 drivers
v0000021824eb1170_0 .net "target_val", 0 0, L_0000021824e23be0;  1 drivers
S_0000021824ec5170 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec44f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e22670 .functor NOT 1, L_0000021824fa1460, C4<0>, C4<0>, C4<0>;
L_0000021824e227c0 .functor AND 1, L_0000021825040238, L_0000021824e22670, C4<1>, C4<1>;
L_0000021824e22830 .functor AND 1, L_0000021824fa1b40, L_0000021824fa1460, C4<1>, C4<1>;
L_0000021824e23be0 .functor OR 1, L_0000021824e227c0, L_0000021824e22830, C4<0>, C4<0>;
v0000021824eb2110_0 .net "i0", 0 0, L_0000021825040238;  alias, 1 drivers
v0000021824eb0f90_0 .net "i1", 0 0, L_0000021824fa1b40;  alias, 1 drivers
v0000021824eb1350_0 .net "j", 0 0, L_0000021824fa1460;  1 drivers
v0000021824eb1b70_0 .net "not_j", 0 0, L_0000021824e22670;  1 drivers
v0000021824eb0950_0 .net "o", 0 0, L_0000021824e23be0;  alias, 1 drivers
v0000021824eb24d0_0 .net "w1", 0 0, L_0000021824e227c0;  1 drivers
v0000021824eb13f0_0 .net "w2", 0 0, L_0000021824e22830;  1 drivers
S_0000021824ec4680 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec44f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24c10 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e23c50 .functor AND 1, L_0000021824fa0240, L_0000021824e24c10, C4<1>, C4<1>;
L_0000021824e24e40 .functor AND 1, L_0000021824e23be0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e24820 .functor OR 1, L_0000021824e23c50, L_0000021824e24e40, C4<0>, C4<0>;
v0000021824eb1a30_0 .net "i0", 0 0, L_0000021824fa0240;  1 drivers
v0000021824eb21b0_0 .net "i1", 0 0, L_0000021824e23be0;  alias, 1 drivers
v0000021824eb10d0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb0810_0 .net "not_j", 0 0, L_0000021824e24c10;  1 drivers
v0000021824eb1ad0_0 .net "o", 0 0, L_0000021824e24820;  1 drivers
v0000021824eb2250_0 .net "w1", 0 0, L_0000021824e23c50;  1 drivers
v0000021824eb0db0_0 .net "w2", 0 0, L_0000021824e24e40;  1 drivers
S_0000021824ec3230 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec44f0;
 .timescale -9 -12;
S_0000021824ec3550 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec44f0;
 .timescale -9 -12;
S_0000021824ec5300 .scope generate, "bit_logic[2]" "bit_logic[2]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4aa0 .param/l "k" 0 8 45, +C4<010>;
L_0000021825040280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb0bd0_0 .net "left_val", 0 0, L_0000021825040280;  1 drivers
v0000021824eb1e90_0 .net "right_val", 0 0, L_0000021824fa0b00;  1 drivers
v0000021824eb1030_0 .net "target_val", 0 0, L_0000021824e23da0;  1 drivers
S_0000021824ec6430 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec5300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e23e10 .functor NOT 1, L_0000021824fa1140, C4<0>, C4<0>, C4<0>;
L_0000021824e24f20 .functor AND 1, L_0000021825040280, L_0000021824e23e10, C4<1>, C4<1>;
L_0000021824e23a90 .functor AND 1, L_0000021824fa0b00, L_0000021824fa1140, C4<1>, C4<1>;
L_0000021824e23da0 .functor OR 1, L_0000021824e24f20, L_0000021824e23a90, C4<0>, C4<0>;
v0000021824eb1c10_0 .net "i0", 0 0, L_0000021825040280;  alias, 1 drivers
v0000021824eb0e50_0 .net "i1", 0 0, L_0000021824fa0b00;  alias, 1 drivers
v0000021824eb0ef0_0 .net "j", 0 0, L_0000021824fa1140;  1 drivers
v0000021824eb08b0_0 .net "not_j", 0 0, L_0000021824e23e10;  1 drivers
v0000021824eb09f0_0 .net "o", 0 0, L_0000021824e23da0;  alias, 1 drivers
v0000021824eb17b0_0 .net "w1", 0 0, L_0000021824e24f20;  1 drivers
v0000021824eb2390_0 .net "w2", 0 0, L_0000021824e23a90;  1 drivers
S_0000021824ec5620 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec5300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24f90 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e25000 .functor AND 1, L_0000021824fa1be0, L_0000021824e24f90, C4<1>, C4<1>;
L_0000021824e23b00 .functor AND 1, L_0000021824e23da0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e243c0 .functor OR 1, L_0000021824e25000, L_0000021824e23b00, C4<0>, C4<0>;
v0000021824eb0a90_0 .net "i0", 0 0, L_0000021824fa1be0;  1 drivers
v0000021824eb22f0_0 .net "i1", 0 0, L_0000021824e23da0;  alias, 1 drivers
v0000021824eb1710_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb1cb0_0 .net "not_j", 0 0, L_0000021824e24f90;  1 drivers
v0000021824eb06d0_0 .net "o", 0 0, L_0000021824e243c0;  1 drivers
v0000021824eb0b30_0 .net "w1", 0 0, L_0000021824e25000;  1 drivers
v0000021824eb2070_0 .net "w2", 0 0, L_0000021824e23b00;  1 drivers
S_0000021824ec5490 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec5300;
 .timescale -9 -12;
S_0000021824ec41d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec5300;
 .timescale -9 -12;
S_0000021824ec3870 .scope generate, "bit_logic[3]" "bit_logic[3]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de3be0 .param/l "k" 0 8 45, +C4<011>;
L_00000218250402c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb1f30_0 .net "left_val", 0 0, L_00000218250402c8;  1 drivers
v0000021824eb1fd0_0 .net "right_val", 0 0, L_0000021824fa2220;  1 drivers
v0000021824eb01d0_0 .net "target_val", 0 0, L_0000021824e235c0;  1 drivers
S_0000021824ec57b0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e242e0 .functor NOT 1, L_0000021824fa0f60, C4<0>, C4<0>, C4<0>;
L_0000021824e24c80 .functor AND 1, L_00000218250402c8, L_0000021824e242e0, C4<1>, C4<1>;
L_0000021824e23fd0 .functor AND 1, L_0000021824fa2220, L_0000021824fa0f60, C4<1>, C4<1>;
L_0000021824e235c0 .functor OR 1, L_0000021824e24c80, L_0000021824e23fd0, C4<0>, C4<0>;
v0000021824eb12b0_0 .net "i0", 0 0, L_00000218250402c8;  alias, 1 drivers
v0000021824eb0310_0 .net "i1", 0 0, L_0000021824fa2220;  alias, 1 drivers
v0000021824eb2750_0 .net "j", 0 0, L_0000021824fa0f60;  1 drivers
v0000021824eb27f0_0 .net "not_j", 0 0, L_0000021824e242e0;  1 drivers
v0000021824eb1490_0 .net "o", 0 0, L_0000021824e235c0;  alias, 1 drivers
v0000021824eb1530_0 .net "w1", 0 0, L_0000021824e24c80;  1 drivers
v0000021824eb0090_0 .net "w2", 0 0, L_0000021824e23fd0;  1 drivers
S_0000021824ec62a0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec3870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e25150 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e23e80 .functor AND 1, L_0000021824fa04c0, L_0000021824e25150, C4<1>, C4<1>;
L_0000021824e24660 .functor AND 1, L_0000021824e235c0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e23ef0 .functor OR 1, L_0000021824e23e80, L_0000021824e24660, C4<0>, C4<0>;
v0000021824eb1850_0 .net "i0", 0 0, L_0000021824fa04c0;  1 drivers
v0000021824eb15d0_0 .net "i1", 0 0, L_0000021824e235c0;  alias, 1 drivers
v0000021824eb18f0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb1990_0 .net "not_j", 0 0, L_0000021824e25150;  1 drivers
v0000021824eb1d50_0 .net "o", 0 0, L_0000021824e23ef0;  1 drivers
v0000021824eb0130_0 .net "w1", 0 0, L_0000021824e23e80;  1 drivers
v0000021824eb1df0_0 .net "w2", 0 0, L_0000021824e24660;  1 drivers
S_0000021824ec3a00 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec3870;
 .timescale -9 -12;
S_0000021824ec5940 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec3870;
 .timescale -9 -12;
S_0000021824ec6c00 .scope generate, "bit_logic[4]" "bit_logic[4]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de43e0 .param/l "k" 0 8 45, +C4<0100>;
L_0000021825040310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb3010_0 .net "left_val", 0 0, L_0000021825040310;  1 drivers
v0000021824eb4690_0 .net "right_val", 0 0, L_0000021824fa11e0;  1 drivers
v0000021824eb3330_0 .net "target_val", 0 0, L_0000021824e25070;  1 drivers
S_0000021824ec4040 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec6c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24d60 .functor NOT 1, L_0000021824fa1f00, C4<0>, C4<0>, C4<0>;
L_0000021824e24eb0 .functor AND 1, L_0000021825040310, L_0000021824e24d60, C4<1>, C4<1>;
L_0000021824e23b70 .functor AND 1, L_0000021824fa11e0, L_0000021824fa1f00, C4<1>, C4<1>;
L_0000021824e25070 .functor OR 1, L_0000021824e24eb0, L_0000021824e23b70, C4<0>, C4<0>;
v0000021824eb0270_0 .net "i0", 0 0, L_0000021825040310;  alias, 1 drivers
v0000021824eb03b0_0 .net "i1", 0 0, L_0000021824fa11e0;  alias, 1 drivers
v0000021824eb0450_0 .net "j", 0 0, L_0000021824fa1f00;  1 drivers
v0000021824eb04f0_0 .net "not_j", 0 0, L_0000021824e24d60;  1 drivers
v0000021824eb0590_0 .net "o", 0 0, L_0000021824e25070;  alias, 1 drivers
v0000021824eb0630_0 .net "w1", 0 0, L_0000021824e24eb0;  1 drivers
v0000021824eb4b90_0 .net "w2", 0 0, L_0000021824e23b70;  1 drivers
S_0000021824ec3b90 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec6c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e23f60 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e250e0 .functor AND 1, L_0000021824fa0ba0, L_0000021824e23f60, C4<1>, C4<1>;
L_0000021824e23630 .functor AND 1, L_0000021824e25070, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e244a0 .functor OR 1, L_0000021824e250e0, L_0000021824e23630, C4<0>, C4<0>;
v0000021824eb2f70_0 .net "i0", 0 0, L_0000021824fa0ba0;  1 drivers
v0000021824eb4a50_0 .net "i1", 0 0, L_0000021824e25070;  alias, 1 drivers
v0000021824eb3e70_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb42d0_0 .net "not_j", 0 0, L_0000021824e23f60;  1 drivers
v0000021824eb2ed0_0 .net "o", 0 0, L_0000021824e244a0;  1 drivers
v0000021824eb30b0_0 .net "w1", 0 0, L_0000021824e250e0;  1 drivers
v0000021824eb4870_0 .net "w2", 0 0, L_0000021824e23630;  1 drivers
S_0000021824ec5c60 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec6c00;
 .timescale -9 -12;
S_0000021824ec4360 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec6c00;
 .timescale -9 -12;
S_0000021824ec3d20 .scope generate, "bit_logic[5]" "bit_logic[5]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de3ca0 .param/l "k" 0 8 45, +C4<0101>;
L_0000021825040358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb3830_0 .net "left_val", 0 0, L_0000021825040358;  1 drivers
v0000021824eb3a10_0 .net "right_val", 0 0, L_0000021824fa1280;  1 drivers
v0000021824eb4d70_0 .net "target_val", 0 0, L_0000021824e24dd0;  1 drivers
S_0000021824ec5df0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec3d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24cf0 .functor NOT 1, L_0000021824fa02e0, C4<0>, C4<0>, C4<0>;
L_0000021824e24350 .functor AND 1, L_0000021825040358, L_0000021824e24cf0, C4<1>, C4<1>;
L_0000021824e24190 .functor AND 1, L_0000021824fa1280, L_0000021824fa02e0, C4<1>, C4<1>;
L_0000021824e24dd0 .functor OR 1, L_0000021824e24350, L_0000021824e24190, C4<0>, C4<0>;
v0000021824eb3150_0 .net "i0", 0 0, L_0000021825040358;  alias, 1 drivers
v0000021824eb2b10_0 .net "i1", 0 0, L_0000021824fa1280;  alias, 1 drivers
v0000021824eb4cd0_0 .net "j", 0 0, L_0000021824fa02e0;  1 drivers
v0000021824eb4af0_0 .net "not_j", 0 0, L_0000021824e24cf0;  1 drivers
v0000021824eb3470_0 .net "o", 0 0, L_0000021824e24dd0;  alias, 1 drivers
v0000021824eb31f0_0 .net "w1", 0 0, L_0000021824e24350;  1 drivers
v0000021824eb4910_0 .net "w2", 0 0, L_0000021824e24190;  1 drivers
S_0000021824ec6750 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec3d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24040 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e240b0 .functor AND 1, L_0000021824fa07e0, L_0000021824e24040, C4<1>, C4<1>;
L_0000021824e24120 .functor AND 1, L_0000021824e24dd0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e236a0 .functor OR 1, L_0000021824e240b0, L_0000021824e24120, C4<0>, C4<0>;
v0000021824eb3f10_0 .net "i0", 0 0, L_0000021824fa07e0;  1 drivers
v0000021824eb38d0_0 .net "i1", 0 0, L_0000021824e24dd0;  alias, 1 drivers
v0000021824eb3fb0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb3790_0 .net "not_j", 0 0, L_0000021824e24040;  1 drivers
v0000021824eb3c90_0 .net "o", 0 0, L_0000021824e236a0;  1 drivers
v0000021824eb4c30_0 .net "w1", 0 0, L_0000021824e240b0;  1 drivers
v0000021824eb3970_0 .net "w2", 0 0, L_0000021824e24120;  1 drivers
S_0000021824ec49a0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec3d20;
 .timescale -9 -12;
S_0000021824ec5f80 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec3d20;
 .timescale -9 -12;
S_0000021824ec6d90 .scope generate, "bit_logic[6]" "bit_logic[6]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4420 .param/l "k" 0 8 45, +C4<0110>;
L_00000218250403a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb4eb0_0 .net "left_val", 0 0, L_00000218250403a0;  1 drivers
v0000021824eb3b50_0 .net "right_val", 0 0, L_0000021824fa0c40;  1 drivers
v0000021824eb33d0_0 .net "target_val", 0 0, L_0000021824e23780;  1 drivers
S_0000021824ec4cc0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec6d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e245f0 .functor NOT 1, L_0000021824fa1320, C4<0>, C4<0>, C4<0>;
L_0000021824e24200 .functor AND 1, L_00000218250403a0, L_0000021824e245f0, C4<1>, C4<1>;
L_0000021824e23710 .functor AND 1, L_0000021824fa0c40, L_0000021824fa1320, C4<1>, C4<1>;
L_0000021824e23780 .functor OR 1, L_0000021824e24200, L_0000021824e23710, C4<0>, C4<0>;
v0000021824eb49b0_0 .net "i0", 0 0, L_00000218250403a0;  alias, 1 drivers
v0000021824eb4050_0 .net "i1", 0 0, L_0000021824fa0c40;  alias, 1 drivers
v0000021824eb45f0_0 .net "j", 0 0, L_0000021824fa1320;  1 drivers
v0000021824eb2cf0_0 .net "not_j", 0 0, L_0000021824e245f0;  1 drivers
v0000021824eb3dd0_0 .net "o", 0 0, L_0000021824e23780;  alias, 1 drivers
v0000021824eb2a70_0 .net "w1", 0 0, L_0000021824e24200;  1 drivers
v0000021824eb4230_0 .net "w2", 0 0, L_0000021824e23710;  1 drivers
S_0000021824ec4e50 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec6d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e237f0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e24890 .functor AND 1, L_0000021824fa1fa0, L_0000021824e237f0, C4<1>, C4<1>;
L_0000021824e23cc0 .functor AND 1, L_0000021824e23780, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e23860 .functor OR 1, L_0000021824e24890, L_0000021824e23cc0, C4<0>, C4<0>;
v0000021824eb3ab0_0 .net "i0", 0 0, L_0000021824fa1fa0;  1 drivers
v0000021824eb40f0_0 .net "i1", 0 0, L_0000021824e23780;  alias, 1 drivers
v0000021824eb3650_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb2bb0_0 .net "not_j", 0 0, L_0000021824e237f0;  1 drivers
v0000021824eb4e10_0 .net "o", 0 0, L_0000021824e23860;  1 drivers
v0000021824eb3290_0 .net "w1", 0 0, L_0000021824e24890;  1 drivers
v0000021824eb29d0_0 .net "w2", 0 0, L_0000021824e23cc0;  1 drivers
S_0000021824ec6110 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec6d90;
 .timescale -9 -12;
S_0000021824ec4fe0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec6d90;
 .timescale -9 -12;
S_0000021824ec6a70 .scope generate, "bit_logic[7]" "bit_logic[7]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de3da0 .param/l "k" 0 8 45, +C4<0111>;
L_00000218250403e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb44b0_0 .net "left_val", 0 0, L_00000218250403e8;  1 drivers
v0000021824eb4550_0 .net "right_val", 0 0, L_0000021824fa2040;  1 drivers
v0000021824eb2890_0 .net "target_val", 0 0, L_0000021824e24430;  1 drivers
S_0000021824ec33c0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ec6a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e238d0 .functor NOT 1, L_0000021824fa0d80, C4<0>, C4<0>, C4<0>;
L_0000021824e24270 .functor AND 1, L_00000218250403e8, L_0000021824e238d0, C4<1>, C4<1>;
L_0000021824e23940 .functor AND 1, L_0000021824fa2040, L_0000021824fa0d80, C4<1>, C4<1>;
L_0000021824e24430 .functor OR 1, L_0000021824e24270, L_0000021824e23940, C4<0>, C4<0>;
v0000021824eb2c50_0 .net "i0", 0 0, L_00000218250403e8;  alias, 1 drivers
v0000021824eb2d90_0 .net "i1", 0 0, L_0000021824fa2040;  alias, 1 drivers
v0000021824eb2e30_0 .net "j", 0 0, L_0000021824fa0d80;  1 drivers
v0000021824eb4730_0 .net "not_j", 0 0, L_0000021824e238d0;  1 drivers
v0000021824eb3bf0_0 .net "o", 0 0, L_0000021824e24430;  alias, 1 drivers
v0000021824eb3510_0 .net "w1", 0 0, L_0000021824e24270;  1 drivers
v0000021824eb3d30_0 .net "w2", 0 0, L_0000021824e23940;  1 drivers
S_0000021824ec30a0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ec6a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24510 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e24900 .functor AND 1, L_0000021824fa1500, L_0000021824e24510, C4<1>, C4<1>;
L_0000021824e24580 .functor AND 1, L_0000021824e24430, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e246d0 .functor OR 1, L_0000021824e24900, L_0000021824e24580, C4<0>, C4<0>;
v0000021824eb4f50_0 .net "i0", 0 0, L_0000021824fa1500;  1 drivers
v0000021824eb35b0_0 .net "i1", 0 0, L_0000021824e24430;  alias, 1 drivers
v0000021824eb36f0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb4190_0 .net "not_j", 0 0, L_0000021824e24510;  1 drivers
v0000021824eb4370_0 .net "o", 0 0, L_0000021824e246d0;  1 drivers
v0000021824eb4410_0 .net "w1", 0 0, L_0000021824e24900;  1 drivers
v0000021824eb4ff0_0 .net "w2", 0 0, L_0000021824e24580;  1 drivers
S_0000021824ec36e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ec6a70;
 .timescale -9 -12;
S_0000021824ed97d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ec6a70;
 .timescale -9 -12;
S_0000021824ed8b50 .scope generate, "bit_logic[8]" "bit_logic[8]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4860 .param/l "k" 0 8 45, +C4<01000>;
L_0000021825040430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb5630_0 .net "left_val", 0 0, L_0000021825040430;  1 drivers
v0000021824eb56d0_0 .net "right_val", 0 0, L_0000021824fa0ce0;  1 drivers
v0000021824eb6210_0 .net "target_val", 0 0, L_0000021824e23a20;  1 drivers
S_0000021824ed8e70 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ed8b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24740 .functor NOT 1, L_0000021824fa06a0, C4<0>, C4<0>, C4<0>;
L_0000021824e239b0 .functor AND 1, L_0000021825040430, L_0000021824e24740, C4<1>, C4<1>;
L_0000021824e247b0 .functor AND 1, L_0000021824fa0ce0, L_0000021824fa06a0, C4<1>, C4<1>;
L_0000021824e23a20 .functor OR 1, L_0000021824e239b0, L_0000021824e247b0, C4<0>, C4<0>;
v0000021824eb2930_0 .net "i0", 0 0, L_0000021825040430;  alias, 1 drivers
v0000021824eb47d0_0 .net "i1", 0 0, L_0000021824fa0ce0;  alias, 1 drivers
v0000021824eb59f0_0 .net "j", 0 0, L_0000021824fa06a0;  1 drivers
v0000021824eb5590_0 .net "not_j", 0 0, L_0000021824e24740;  1 drivers
v0000021824eb6a30_0 .net "o", 0 0, L_0000021824e23a20;  alias, 1 drivers
v0000021824eb53b0_0 .net "w1", 0 0, L_0000021824e239b0;  1 drivers
v0000021824eb5810_0 .net "w2", 0 0, L_0000021824e247b0;  1 drivers
S_0000021824ed7bb0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ed8b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24970 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e23d30 .functor AND 1, L_0000021824fa0560, L_0000021824e24970, C4<1>, C4<1>;
L_0000021824e249e0 .functor AND 1, L_0000021824e23a20, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e24a50 .functor OR 1, L_0000021824e23d30, L_0000021824e249e0, C4<0>, C4<0>;
v0000021824eb5db0_0 .net "i0", 0 0, L_0000021824fa0560;  1 drivers
v0000021824eb5bd0_0 .net "i1", 0 0, L_0000021824e23a20;  alias, 1 drivers
v0000021824eb60d0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb6170_0 .net "not_j", 0 0, L_0000021824e24970;  1 drivers
v0000021824eb6e90_0 .net "o", 0 0, L_0000021824e24a50;  1 drivers
v0000021824eb6990_0 .net "w1", 0 0, L_0000021824e23d30;  1 drivers
v0000021824eb6850_0 .net "w2", 0 0, L_0000021824e249e0;  1 drivers
S_0000021824ed9960 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ed8b50;
 .timescale -9 -12;
S_0000021824eda2c0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ed8b50;
 .timescale -9 -12;
S_0000021824ed7890 .scope generate, "bit_logic[9]" "bit_logic[9]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de3de0 .param/l "k" 0 8 45, +C4<01001>;
L_0000021825040478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb5f90_0 .net "left_val", 0 0, L_0000021825040478;  1 drivers
v0000021824eb6350_0 .net "right_val", 0 0, L_0000021824fa22c0;  1 drivers
v0000021824eb6030_0 .net "target_val", 0 0, L_0000021824e25770;  1 drivers
S_0000021824ed9e10 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ed7890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e24ba0 .functor NOT 1, L_0000021824fa0ec0, C4<0>, C4<0>, C4<0>;
L_0000021824e24ac0 .functor AND 1, L_0000021825040478, L_0000021824e24ba0, C4<1>, C4<1>;
L_0000021824e24b30 .functor AND 1, L_0000021824fa22c0, L_0000021824fa0ec0, C4<1>, C4<1>;
L_0000021824e25770 .functor OR 1, L_0000021824e24ac0, L_0000021824e24b30, C4<0>, C4<0>;
v0000021824eb5c70_0 .net "i0", 0 0, L_0000021825040478;  alias, 1 drivers
v0000021824eb5a90_0 .net "i1", 0 0, L_0000021824fa22c0;  alias, 1 drivers
v0000021824eb5310_0 .net "j", 0 0, L_0000021824fa0ec0;  1 drivers
v0000021824eb6df0_0 .net "not_j", 0 0, L_0000021824e24ba0;  1 drivers
v0000021824eb62b0_0 .net "o", 0 0, L_0000021824e25770;  alias, 1 drivers
v0000021824eb6710_0 .net "w1", 0 0, L_0000021824e24ac0;  1 drivers
v0000021824eb5d10_0 .net "w2", 0 0, L_0000021824e24b30;  1 drivers
S_0000021824ed73e0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ed7890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e257e0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e25310 .functor AND 1, L_0000021824fa1dc0, L_0000021824e257e0, C4<1>, C4<1>;
L_0000021824e25f50 .functor AND 1, L_0000021824e25770, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e25230 .functor OR 1, L_0000021824e25310, L_0000021824e25f50, C4<0>, C4<0>;
v0000021824eb5b30_0 .net "i0", 0 0, L_0000021824fa1dc0;  1 drivers
v0000021824eb5770_0 .net "i1", 0 0, L_0000021824e25770;  alias, 1 drivers
v0000021824eb58b0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb5e50_0 .net "not_j", 0 0, L_0000021824e257e0;  1 drivers
v0000021824eb5ef0_0 .net "o", 0 0, L_0000021824e25230;  1 drivers
v0000021824eb65d0_0 .net "w1", 0 0, L_0000021824e25310;  1 drivers
v0000021824eb5950_0 .net "w2", 0 0, L_0000021824e25f50;  1 drivers
S_0000021824eda450 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ed7890;
 .timescale -9 -12;
S_0000021824ed9640 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ed7890;
 .timescale -9 -12;
S_0000021824ed70c0 .scope generate, "bit_logic[10]" "bit_logic[10]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de3e20 .param/l "k" 0 8 45, +C4<01010>;
L_00000218250404c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824eb6d50_0 .net "left_val", 0 0, L_00000218250404c0;  1 drivers
v0000021824eb6f30_0 .net "right_val", 0 0, L_0000021824fa0600;  1 drivers
v0000021824eb5090_0 .net "target_val", 0 0, L_0000021824e25a10;  1 drivers
S_0000021824ed9af0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ed70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e25620 .functor NOT 1, L_0000021824fa1000, C4<0>, C4<0>, C4<0>;
L_0000021824e260a0 .functor AND 1, L_00000218250404c0, L_0000021824e25620, C4<1>, C4<1>;
L_0000021824e25d90 .functor AND 1, L_0000021824fa0600, L_0000021824fa1000, C4<1>, C4<1>;
L_0000021824e25a10 .functor OR 1, L_0000021824e260a0, L_0000021824e25d90, C4<0>, C4<0>;
v0000021824eb63f0_0 .net "i0", 0 0, L_00000218250404c0;  alias, 1 drivers
v0000021824eb5130_0 .net "i1", 0 0, L_0000021824fa0600;  alias, 1 drivers
v0000021824eb6490_0 .net "j", 0 0, L_0000021824fa1000;  1 drivers
v0000021824eb6530_0 .net "not_j", 0 0, L_0000021824e25620;  1 drivers
v0000021824eb5450_0 .net "o", 0 0, L_0000021824e25a10;  alias, 1 drivers
v0000021824eb51d0_0 .net "w1", 0 0, L_0000021824e260a0;  1 drivers
v0000021824eb6670_0 .net "w2", 0 0, L_0000021824e25d90;  1 drivers
S_0000021824ed7250 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ed70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e25d20 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e25cb0 .functor AND 1, L_0000021824fa0e20, L_0000021824e25d20, C4<1>, C4<1>;
L_0000021824e25e00 .functor AND 1, L_0000021824e25a10, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e25380 .functor OR 1, L_0000021824e25cb0, L_0000021824e25e00, C4<0>, C4<0>;
v0000021824eb54f0_0 .net "i0", 0 0, L_0000021824fa0e20;  1 drivers
v0000021824eb67b0_0 .net "i1", 0 0, L_0000021824e25a10;  alias, 1 drivers
v0000021824eb68f0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eb6ad0_0 .net "not_j", 0 0, L_0000021824e25d20;  1 drivers
v0000021824eb6b70_0 .net "o", 0 0, L_0000021824e25380;  1 drivers
v0000021824eb6c10_0 .net "w1", 0 0, L_0000021824e25cb0;  1 drivers
v0000021824eb6cb0_0 .net "w2", 0 0, L_0000021824e25e00;  1 drivers
S_0000021824ed9190 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ed70c0;
 .timescale -9 -12;
S_0000021824eda900 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ed70c0;
 .timescale -9 -12;
S_0000021824ed9fa0 .scope generate, "bit_logic[11]" "bit_logic[11]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de3e60 .param/l "k" 0 8 45, +C4<01011>;
L_0000021825040508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824e978b0_0 .net "left_val", 0 0, L_0000021825040508;  1 drivers
v0000021824e97450_0 .net "right_val", 0 0, L_0000021824fa20e0;  1 drivers
v0000021824e994d0_0 .net "target_val", 0 0, L_0000021824e25c40;  1 drivers
S_0000021824ed9000 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ed9fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e253f0 .functor NOT 1, L_0000021824fa09c0, C4<0>, C4<0>, C4<0>;
L_0000021824e251c0 .functor AND 1, L_0000021825040508, L_0000021824e253f0, C4<1>, C4<1>;
L_0000021824e25e70 .functor AND 1, L_0000021824fa20e0, L_0000021824fa09c0, C4<1>, C4<1>;
L_0000021824e25c40 .functor OR 1, L_0000021824e251c0, L_0000021824e25e70, C4<0>, C4<0>;
v0000021824eb5270_0 .net "i0", 0 0, L_0000021825040508;  alias, 1 drivers
v0000021824e976d0_0 .net "i1", 0 0, L_0000021824fa20e0;  alias, 1 drivers
v0000021824e97770_0 .net "j", 0 0, L_0000021824fa09c0;  1 drivers
v0000021824e99250_0 .net "not_j", 0 0, L_0000021824e253f0;  1 drivers
v0000021824e98710_0 .net "o", 0 0, L_0000021824e25c40;  alias, 1 drivers
v0000021824e98170_0 .net "w1", 0 0, L_0000021824e251c0;  1 drivers
v0000021824e99070_0 .net "w2", 0 0, L_0000021824e25e70;  1 drivers
S_0000021824ed9c80 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ed9fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e259a0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e25850 .functor AND 1, L_0000021824fa01a0, L_0000021824e259a0, C4<1>, C4<1>;
L_0000021824e25a80 .functor AND 1, L_0000021824e25c40, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e25bd0 .functor OR 1, L_0000021824e25850, L_0000021824e25a80, C4<0>, C4<0>;
v0000021824e97310_0 .net "i0", 0 0, L_0000021824fa01a0;  1 drivers
v0000021824e992f0_0 .net "i1", 0 0, L_0000021824e25c40;  alias, 1 drivers
v0000021824e97810_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e99110_0 .net "not_j", 0 0, L_0000021824e259a0;  1 drivers
v0000021824e973b0_0 .net "o", 0 0, L_0000021824e25bd0;  1 drivers
v0000021824e98350_0 .net "w1", 0 0, L_0000021824e25850;  1 drivers
v0000021824e97590_0 .net "w2", 0 0, L_0000021824e25a80;  1 drivers
S_0000021824eda130 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ed9fa0;
 .timescale -9 -12;
S_0000021824eda770 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ed9fa0;
 .timescale -9 -12;
S_0000021824edaa90 .scope generate, "bit_logic[12]" "bit_logic[12]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4160 .param/l "k" 0 8 45, +C4<01100>;
L_0000021825040550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824e99750_0 .net "left_val", 0 0, L_0000021825040550;  1 drivers
v0000021824e97ef0_0 .net "right_val", 0 0, L_0000021824fa15a0;  1 drivers
v0000021824e97c70_0 .net "target_val", 0 0, L_0000021824e25af0;  1 drivers
S_0000021824edac20 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824edaa90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e254d0 .functor NOT 1, L_0000021824fa2360, C4<0>, C4<0>, C4<0>;
L_0000021824e25700 .functor AND 1, L_0000021825040550, L_0000021824e254d0, C4<1>, C4<1>;
L_0000021824e25ee0 .functor AND 1, L_0000021824fa15a0, L_0000021824fa2360, C4<1>, C4<1>;
L_0000021824e25af0 .functor OR 1, L_0000021824e25700, L_0000021824e25ee0, C4<0>, C4<0>;
v0000021824e97950_0 .net "i0", 0 0, L_0000021825040550;  alias, 1 drivers
v0000021824e97f90_0 .net "i1", 0 0, L_0000021824fa15a0;  alias, 1 drivers
v0000021824e974f0_0 .net "j", 0 0, L_0000021824fa2360;  1 drivers
v0000021824e996b0_0 .net "not_j", 0 0, L_0000021824e254d0;  1 drivers
v0000021824e97b30_0 .net "o", 0 0, L_0000021824e25af0;  alias, 1 drivers
v0000021824e98fd0_0 .net "w1", 0 0, L_0000021824e25700;  1 drivers
v0000021824e97d10_0 .net "w2", 0 0, L_0000021824e25ee0;  1 drivers
S_0000021824edadb0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824edaa90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e25930 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e255b0 .functor AND 1, L_0000021824fa0740, L_0000021824e25930, C4<1>, C4<1>;
L_0000021824e26030 .functor AND 1, L_0000021824e25af0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e252a0 .functor OR 1, L_0000021824e255b0, L_0000021824e26030, C4<0>, C4<0>;
v0000021824e979f0_0 .net "i0", 0 0, L_0000021824fa0740;  1 drivers
v0000021824e98670_0 .net "i1", 0 0, L_0000021824e25af0;  alias, 1 drivers
v0000021824e97630_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e98030_0 .net "not_j", 0 0, L_0000021824e25930;  1 drivers
v0000021824e991b0_0 .net "o", 0 0, L_0000021824e252a0;  1 drivers
v0000021824e98df0_0 .net "w1", 0 0, L_0000021824e255b0;  1 drivers
v0000021824e97db0_0 .net "w2", 0 0, L_0000021824e26030;  1 drivers
S_0000021824ed8380 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824edaa90;
 .timescale -9 -12;
S_0000021824ed7570 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824edaa90;
 .timescale -9 -12;
S_0000021824eda5e0 .scope generate, "bit_logic[13]" "bit_logic[13]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de46e0 .param/l "k" 0 8 45, +C4<01101>;
L_0000021825040598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824e98530_0 .net "left_val", 0 0, L_0000021825040598;  1 drivers
v0000021824e99570_0 .net "right_val", 0 0, L_0000021824fa1780;  1 drivers
v0000021824e98850_0 .net "target_val", 0 0, L_0000021824e25540;  1 drivers
S_0000021824ed7700 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824eda5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e258c0 .functor NOT 1, L_0000021824fa1640, C4<0>, C4<0>, C4<0>;
L_0000021824e25fc0 .functor AND 1, L_0000021825040598, L_0000021824e258c0, C4<1>, C4<1>;
L_0000021824e25460 .functor AND 1, L_0000021824fa1780, L_0000021824fa1640, C4<1>, C4<1>;
L_0000021824e25540 .functor OR 1, L_0000021824e25fc0, L_0000021824e25460, C4<0>, C4<0>;
v0000021824e97a90_0 .net "i0", 0 0, L_0000021825040598;  alias, 1 drivers
v0000021824e980d0_0 .net "i1", 0 0, L_0000021824fa1780;  alias, 1 drivers
v0000021824e98210_0 .net "j", 0 0, L_0000021824fa1640;  1 drivers
v0000021824e985d0_0 .net "not_j", 0 0, L_0000021824e258c0;  1 drivers
v0000021824e98b70_0 .net "o", 0 0, L_0000021824e25540;  alias, 1 drivers
v0000021824e97bd0_0 .net "w1", 0 0, L_0000021824e25fc0;  1 drivers
v0000021824e99430_0 .net "w2", 0 0, L_0000021824e25460;  1 drivers
S_0000021824ed7a20 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824eda5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e25b60 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e25690 .functor AND 1, L_0000021824fa16e0, L_0000021824e25b60, C4<1>, C4<1>;
L_0000021824e1e1c0 .functor AND 1, L_0000021824e25540, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e1ebd0 .functor OR 1, L_0000021824e25690, L_0000021824e1e1c0, C4<0>, C4<0>;
v0000021824e987b0_0 .net "i0", 0 0, L_0000021824fa16e0;  1 drivers
v0000021824e97e50_0 .net "i1", 0 0, L_0000021824e25540;  alias, 1 drivers
v0000021824e97090_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e982b0_0 .net "not_j", 0 0, L_0000021824e25b60;  1 drivers
v0000021824e983f0_0 .net "o", 0 0, L_0000021824e1ebd0;  1 drivers
v0000021824e98ad0_0 .net "w1", 0 0, L_0000021824e25690;  1 drivers
v0000021824e98490_0 .net "w2", 0 0, L_0000021824e1e1c0;  1 drivers
S_0000021824ed7d40 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824eda5e0;
 .timescale -9 -12;
S_0000021824ed8060 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824eda5e0;
 .timescale -9 -12;
S_0000021824ed7ed0 .scope generate, "bit_logic[14]" "bit_logic[14]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4720 .param/l "k" 0 8 45, +C4<01110>;
L_00000218250405e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824e99a70_0 .net "left_val", 0 0, L_00000218250405e0;  1 drivers
v0000021824e9bb90_0 .net "right_val", 0 0, L_0000021824fa25e0;  1 drivers
v0000021824e9a5b0_0 .net "target_val", 0 0, L_0000021824e1eee0;  1 drivers
S_0000021824ed81f0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ed7ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1fd50 .functor NOT 1, L_0000021824fa24a0, C4<0>, C4<0>, C4<0>;
L_0000021824e1ea80 .functor AND 1, L_00000218250405e0, L_0000021824e1fd50, C4<1>, C4<1>;
L_0000021824e1fce0 .functor AND 1, L_0000021824fa25e0, L_0000021824fa24a0, C4<1>, C4<1>;
L_0000021824e1eee0 .functor OR 1, L_0000021824e1ea80, L_0000021824e1fce0, C4<0>, C4<0>;
v0000021824e98c10_0 .net "i0", 0 0, L_00000218250405e0;  alias, 1 drivers
v0000021824e97130_0 .net "i1", 0 0, L_0000021824fa25e0;  alias, 1 drivers
v0000021824e99390_0 .net "j", 0 0, L_0000021824fa24a0;  1 drivers
v0000021824e988f0_0 .net "not_j", 0 0, L_0000021824e1fd50;  1 drivers
v0000021824e98990_0 .net "o", 0 0, L_0000021824e1eee0;  alias, 1 drivers
v0000021824e98a30_0 .net "w1", 0 0, L_0000021824e1ea80;  1 drivers
v0000021824e98cb0_0 .net "w2", 0 0, L_0000021824e1fce0;  1 drivers
S_0000021824ed8510 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ed7ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1ee00 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e1f500 .functor AND 1, L_0000021824fa18c0, L_0000021824e1ee00, C4<1>, C4<1>;
L_0000021824e1f8f0 .functor AND 1, L_0000021824e1eee0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e1e8c0 .functor OR 1, L_0000021824e1f500, L_0000021824e1f8f0, C4<0>, C4<0>;
v0000021824e98d50_0 .net "i0", 0 0, L_0000021824fa18c0;  1 drivers
v0000021824e98e90_0 .net "i1", 0 0, L_0000021824e1eee0;  alias, 1 drivers
v0000021824e99610_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e98f30_0 .net "not_j", 0 0, L_0000021824e1ee00;  1 drivers
v0000021824e997f0_0 .net "o", 0 0, L_0000021824e1e8c0;  1 drivers
v0000021824e971d0_0 .net "w1", 0 0, L_0000021824e1f500;  1 drivers
v0000021824e97270_0 .net "w2", 0 0, L_0000021824e1f8f0;  1 drivers
S_0000021824ed8ce0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ed7ed0;
 .timescale -9 -12;
S_0000021824ed86a0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ed7ed0;
 .timescale -9 -12;
S_0000021824ed9320 .scope generate, "bit_logic[15]" "bit_logic[15]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4760 .param/l "k" 0 8 45, +C4<01111>;
L_0000021825040628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824e9a790_0 .net "left_val", 0 0, L_0000021825040628;  1 drivers
v0000021824e9bf50_0 .net "right_val", 0 0, L_0000021824fa0920;  1 drivers
v0000021824e9b9b0_0 .net "target_val", 0 0, L_0000021824e1f6c0;  1 drivers
S_0000021824ed8830 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ed9320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1f880 .functor NOT 1, L_0000021824fa0880, C4<0>, C4<0>, C4<0>;
L_0000021824e1e690 .functor AND 1, L_0000021825040628, L_0000021824e1f880, C4<1>, C4<1>;
L_0000021824e1e380 .functor AND 1, L_0000021824fa0920, L_0000021824fa0880, C4<1>, C4<1>;
L_0000021824e1f6c0 .functor OR 1, L_0000021824e1e690, L_0000021824e1e380, C4<0>, C4<0>;
v0000021824e9a150_0 .net "i0", 0 0, L_0000021825040628;  alias, 1 drivers
v0000021824e9bc30_0 .net "i1", 0 0, L_0000021824fa0920;  alias, 1 drivers
v0000021824e9a0b0_0 .net "j", 0 0, L_0000021824fa0880;  1 drivers
v0000021824e99b10_0 .net "not_j", 0 0, L_0000021824e1f880;  1 drivers
v0000021824e9a1f0_0 .net "o", 0 0, L_0000021824e1f6c0;  alias, 1 drivers
v0000021824e9b550_0 .net "w1", 0 0, L_0000021824e1e690;  1 drivers
v0000021824e99930_0 .net "w2", 0 0, L_0000021824e1e380;  1 drivers
S_0000021824ed89c0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ed9320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1f0a0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e1ea10 .functor AND 1, L_0000021824fa2400, L_0000021824e1f0a0, C4<1>, C4<1>;
L_0000021824e1f420 .functor AND 1, L_0000021824e1f6c0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e1e2a0 .functor OR 1, L_0000021824e1ea10, L_0000021824e1f420, C4<0>, C4<0>;
v0000021824e9b2d0_0 .net "i0", 0 0, L_0000021824fa2400;  1 drivers
v0000021824e9ba50_0 .net "i1", 0 0, L_0000021824e1f6c0;  alias, 1 drivers
v0000021824e9b7d0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e999d0_0 .net "not_j", 0 0, L_0000021824e1f0a0;  1 drivers
v0000021824e9bcd0_0 .net "o", 0 0, L_0000021824e1e2a0;  1 drivers
v0000021824e99bb0_0 .net "w1", 0 0, L_0000021824e1ea10;  1 drivers
v0000021824e99c50_0 .net "w2", 0 0, L_0000021824e1f420;  1 drivers
S_0000021824ed94b0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ed9320;
 .timescale -9 -12;
S_0000021824ee3400 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ed9320;
 .timescale -9 -12;
S_0000021824ee3720 .scope generate, "bit_logic[16]" "bit_logic[16]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5020 .param/l "k" 0 8 45, +C4<010000>;
v0000021824e9baf0_0 .net "left_val", 0 0, L_0000021824fa1c80;  1 drivers
v0000021824e9aa10_0 .net "right_val", 0 0, L_0000021824e1eaf0;  1 drivers
v0000021824e9b0f0_0 .net "target_val", 0 0, L_0000021824e1e230;  1 drivers
S_0000021824ee4210 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ee3720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1e540 .functor NOT 1, L_0000021824fa1960, C4<0>, C4<0>, C4<0>;
L_0000021824e1e9a0 .functor AND 1, L_0000021824fa1c80, L_0000021824e1e540, C4<1>, C4<1>;
L_0000021824e1ec40 .functor AND 1, L_0000021824e1eaf0, L_0000021824fa1960, C4<1>, C4<1>;
L_0000021824e1e230 .functor OR 1, L_0000021824e1e9a0, L_0000021824e1ec40, C4<0>, C4<0>;
v0000021824e9a010_0 .net "i0", 0 0, L_0000021824fa1c80;  alias, 1 drivers
v0000021824e9afb0_0 .net "i1", 0 0, L_0000021824e1eaf0;  alias, 1 drivers
v0000021824e99cf0_0 .net "j", 0 0, L_0000021824fa1960;  1 drivers
v0000021824e9b870_0 .net "not_j", 0 0, L_0000021824e1e540;  1 drivers
v0000021824e9a970_0 .net "o", 0 0, L_0000021824e1e230;  alias, 1 drivers
v0000021824e99ed0_0 .net "w1", 0 0, L_0000021824e1e9a0;  1 drivers
v0000021824e9a290_0 .net "w2", 0 0, L_0000021824e1ec40;  1 drivers
S_0000021824ee5340 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ee3720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1efc0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e1f030 .functor AND 1, L_0000021824fa1a00, L_0000021824e1efc0, C4<1>, C4<1>;
L_0000021824e1f490 .functor AND 1, L_0000021824e1e230, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e1ef50 .functor OR 1, L_0000021824e1f030, L_0000021824e1f490, C4<0>, C4<0>;
v0000021824e9bff0_0 .net "i0", 0 0, L_0000021824fa1a00;  1 drivers
v0000021824e9b370_0 .net "i1", 0 0, L_0000021824e1e230;  alias, 1 drivers
v0000021824e9b050_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e9be10_0 .net "not_j", 0 0, L_0000021824e1efc0;  1 drivers
v0000021824e9abf0_0 .net "o", 0 0, L_0000021824e1ef50;  1 drivers
v0000021824e99890_0 .net "w1", 0 0, L_0000021824e1f030;  1 drivers
v0000021824e9a3d0_0 .net "w2", 0 0, L_0000021824e1f490;  1 drivers
S_0000021824ee30e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ee3720;
 .timescale -9 -12;
S_0000021824ee6600 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ee3720;
 .timescale -9 -12;
L_0000021824e1eaf0 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824ee6470 .scope generate, "bit_logic[17]" "bit_logic[17]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de54a0 .param/l "k" 0 8 45, +C4<010001>;
v0000021824e9ab50_0 .net "left_val", 0 0, L_0000021824fa2540;  1 drivers
v0000021824e9b4b0_0 .net "right_val", 0 0, L_0000021824e1f9d0;  1 drivers
v0000021824e99e30_0 .net "target_val", 0 0, L_0000021824e1eb60;  1 drivers
S_0000021824ee38b0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ee6470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1ecb0 .functor NOT 1, L_0000021824fa1d20, C4<0>, C4<0>, C4<0>;
L_0000021824e1f180 .functor AND 1, L_0000021824fa2540, L_0000021824e1ecb0, C4<1>, C4<1>;
L_0000021824e1e310 .functor AND 1, L_0000021824e1f9d0, L_0000021824fa1d20, C4<1>, C4<1>;
L_0000021824e1eb60 .functor OR 1, L_0000021824e1f180, L_0000021824e1e310, C4<0>, C4<0>;
v0000021824e9bd70_0 .net "i0", 0 0, L_0000021824fa2540;  alias, 1 drivers
v0000021824e9ae70_0 .net "i1", 0 0, L_0000021824e1f9d0;  alias, 1 drivers
v0000021824e9b910_0 .net "j", 0 0, L_0000021824fa1d20;  1 drivers
v0000021824e9aab0_0 .net "not_j", 0 0, L_0000021824e1ecb0;  1 drivers
v0000021824e99f70_0 .net "o", 0 0, L_0000021824e1eb60;  alias, 1 drivers
v0000021824e9a830_0 .net "w1", 0 0, L_0000021824e1f180;  1 drivers
v0000021824e9b190_0 .net "w2", 0 0, L_0000021824e1e310;  1 drivers
S_0000021824ee43a0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ee6470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1ed20 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e1ed90 .functor AND 1, L_0000021824fa1e60, L_0000021824e1ed20, C4<1>, C4<1>;
L_0000021824e1e3f0 .functor AND 1, L_0000021824e1eb60, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e1f960 .functor OR 1, L_0000021824e1ed90, L_0000021824e1e3f0, C4<0>, C4<0>;
v0000021824e9a510_0 .net "i0", 0 0, L_0000021824fa1e60;  1 drivers
v0000021824e9beb0_0 .net "i1", 0 0, L_0000021824e1eb60;  alias, 1 drivers
v0000021824e9b410_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e9a650_0 .net "not_j", 0 0, L_0000021824e1ed20;  1 drivers
v0000021824e9af10_0 .net "o", 0 0, L_0000021824e1f960;  1 drivers
v0000021824e99d90_0 .net "w1", 0 0, L_0000021824e1ed90;  1 drivers
v0000021824e9b230_0 .net "w2", 0 0, L_0000021824e1e3f0;  1 drivers
S_0000021824ee62e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ee6470;
 .timescale -9 -12;
S_0000021824ee5fc0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ee6470;
 .timescale -9 -12;
L_0000021824e1f9d0 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824ee6790 .scope generate, "bit_logic[18]" "bit_logic[18]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5360 .param/l "k" 0 8 45, +C4<010010>;
v0000021824e9d710_0 .net "left_val", 0 0, L_0000021824fa2860;  1 drivers
v0000021824e9d170_0 .net "right_val", 0 0, L_0000021824e1e460;  1 drivers
v0000021824e9e7f0_0 .net "target_val", 0 0, L_0000021824e1f110;  1 drivers
S_0000021824ee3a40 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ee6790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1fa40 .functor NOT 1, L_0000021824fa2720, C4<0>, C4<0>, C4<0>;
L_0000021824e1e930 .functor AND 1, L_0000021824fa2860, L_0000021824e1fa40, C4<1>, C4<1>;
L_0000021824e1ee70 .functor AND 1, L_0000021824e1e460, L_0000021824fa2720, C4<1>, C4<1>;
L_0000021824e1f110 .functor OR 1, L_0000021824e1e930, L_0000021824e1ee70, C4<0>, C4<0>;
v0000021824e9ac90_0 .net "i0", 0 0, L_0000021824fa2860;  alias, 1 drivers
v0000021824e9a330_0 .net "i1", 0 0, L_0000021824e1e460;  alias, 1 drivers
v0000021824e9a470_0 .net "j", 0 0, L_0000021824fa2720;  1 drivers
v0000021824e9a8d0_0 .net "not_j", 0 0, L_0000021824e1fa40;  1 drivers
v0000021824e9ad30_0 .net "o", 0 0, L_0000021824e1f110;  alias, 1 drivers
v0000021824e9add0_0 .net "w1", 0 0, L_0000021824e1e930;  1 drivers
v0000021824e9a6f0_0 .net "w2", 0 0, L_0000021824e1ee70;  1 drivers
S_0000021824ee54d0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ee6790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1f1f0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e1fc70 .functor AND 1, L_0000021824fa27c0, L_0000021824e1f1f0, C4<1>, C4<1>;
L_0000021824e1fab0 .functor AND 1, L_0000021824e1f110, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e1f260 .functor OR 1, L_0000021824e1fc70, L_0000021824e1fab0, C4<0>, C4<0>;
v0000021824e9b5f0_0 .net "i0", 0 0, L_0000021824fa27c0;  1 drivers
v0000021824e9b690_0 .net "i1", 0 0, L_0000021824e1f110;  alias, 1 drivers
v0000021824e9b730_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e9d7b0_0 .net "not_j", 0 0, L_0000021824e1f1f0;  1 drivers
v0000021824e9e390_0 .net "o", 0 0, L_0000021824e1f260;  1 drivers
v0000021824e9d030_0 .net "w1", 0 0, L_0000021824e1fc70;  1 drivers
v0000021824e9d530_0 .net "w2", 0 0, L_0000021824e1fab0;  1 drivers
S_0000021824ee3d60 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ee6790;
 .timescale -9 -12;
S_0000021824ee6920 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ee6790;
 .timescale -9 -12;
L_0000021824e1e460 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824ee5b10 .scope generate, "bit_logic[19]" "bit_logic[19]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5520 .param/l "k" 0 8 45, +C4<010011>;
v0000021824e9c630_0 .net "left_val", 0 0, L_0000021824fa3800;  1 drivers
v0000021824e9d210_0 .net "right_val", 0 0, L_0000021824e1e700;  1 drivers
v0000021824e9cd10_0 .net "target_val", 0 0, L_0000021824e1f810;  1 drivers
S_0000021824ee5020 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ee5b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1e4d0 .functor NOT 1, L_0000021824fa0100, C4<0>, C4<0>, C4<0>;
L_0000021824e1f570 .functor AND 1, L_0000021824fa3800, L_0000021824e1e4d0, C4<1>, C4<1>;
L_0000021824e1f650 .functor AND 1, L_0000021824e1e700, L_0000021824fa0100, C4<1>, C4<1>;
L_0000021824e1f810 .functor OR 1, L_0000021824e1f570, L_0000021824e1f650, C4<0>, C4<0>;
v0000021824e9cbd0_0 .net "i0", 0 0, L_0000021824fa3800;  alias, 1 drivers
v0000021824e9e750_0 .net "i1", 0 0, L_0000021824e1e700;  alias, 1 drivers
v0000021824e9c310_0 .net "j", 0 0, L_0000021824fa0100;  1 drivers
v0000021824e9d350_0 .net "not_j", 0 0, L_0000021824e1e4d0;  1 drivers
v0000021824e9c590_0 .net "o", 0 0, L_0000021824e1f810;  alias, 1 drivers
v0000021824e9e430_0 .net "w1", 0 0, L_0000021824e1f570;  1 drivers
v0000021824e9c090_0 .net "w2", 0 0, L_0000021824e1f650;  1 drivers
S_0000021824ee3ef0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ee5b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1e620 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e1e5b0 .functor AND 1, L_0000021824fa4e80, L_0000021824e1e620, C4<1>, C4<1>;
L_0000021824e1f2d0 .functor AND 1, L_0000021824e1f810, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e1f5e0 .functor OR 1, L_0000021824e1e5b0, L_0000021824e1f2d0, C4<0>, C4<0>;
v0000021824e9c450_0 .net "i0", 0 0, L_0000021824fa4e80;  1 drivers
v0000021824e9c3b0_0 .net "i1", 0 0, L_0000021824e1f810;  alias, 1 drivers
v0000021824e9cc70_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e9d670_0 .net "not_j", 0 0, L_0000021824e1e620;  1 drivers
v0000021824e9e4d0_0 .net "o", 0 0, L_0000021824e1f5e0;  1 drivers
v0000021824e9c130_0 .net "w1", 0 0, L_0000021824e1e5b0;  1 drivers
v0000021824e9cdb0_0 .net "w2", 0 0, L_0000021824e1f2d0;  1 drivers
S_0000021824ee3590 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ee5b10;
 .timescale -9 -12;
S_0000021824ee6dd0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ee5b10;
 .timescale -9 -12;
L_0000021824e1e700 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824ee6ab0 .scope generate, "bit_logic[20]" "bit_logic[20]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5660 .param/l "k" 0 8 45, +C4<010100>;
v0000021824e9c810_0 .net "left_val", 0 0, L_0000021824fa2a40;  1 drivers
v0000021824e9c950_0 .net "right_val", 0 0, L_0000021824e1fc00;  1 drivers
v0000021824e9e570_0 .net "target_val", 0 0, L_0000021824e1e7e0;  1 drivers
S_0000021824ee5660 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ee6ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1f340 .functor NOT 1, L_0000021824fa45c0, C4<0>, C4<0>, C4<0>;
L_0000021824e1e770 .functor AND 1, L_0000021824fa2a40, L_0000021824e1f340, C4<1>, C4<1>;
L_0000021824e1fb20 .functor AND 1, L_0000021824e1fc00, L_0000021824fa45c0, C4<1>, C4<1>;
L_0000021824e1e7e0 .functor OR 1, L_0000021824e1e770, L_0000021824e1fb20, C4<0>, C4<0>;
v0000021824e9d850_0 .net "i0", 0 0, L_0000021824fa2a40;  alias, 1 drivers
v0000021824e9c6d0_0 .net "i1", 0 0, L_0000021824e1fc00;  alias, 1 drivers
v0000021824e9de90_0 .net "j", 0 0, L_0000021824fa45c0;  1 drivers
v0000021824e9c1d0_0 .net "not_j", 0 0, L_0000021824e1f340;  1 drivers
v0000021824e9e6b0_0 .net "o", 0 0, L_0000021824e1e7e0;  alias, 1 drivers
v0000021824e9d2b0_0 .net "w1", 0 0, L_0000021824e1e770;  1 drivers
v0000021824e9dfd0_0 .net "w2", 0 0, L_0000021824e1fb20;  1 drivers
S_0000021824ee6c40 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ee6ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1f3b0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021824e1f730 .functor AND 1, L_0000021824fa4d40, L_0000021824e1f3b0, C4<1>, C4<1>;
L_0000021824e1f7a0 .functor AND 1, L_0000021824e1e7e0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021824e1fb90 .functor OR 1, L_0000021824e1f730, L_0000021824e1f7a0, C4<0>, C4<0>;
v0000021824e9dad0_0 .net "i0", 0 0, L_0000021824fa4d40;  1 drivers
v0000021824e9d0d0_0 .net "i1", 0 0, L_0000021824e1e7e0;  alias, 1 drivers
v0000021824e9d5d0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e9c770_0 .net "not_j", 0 0, L_0000021824e1f3b0;  1 drivers
v0000021824e9c4f0_0 .net "o", 0 0, L_0000021824e1fb90;  1 drivers
v0000021824e9c270_0 .net "w1", 0 0, L_0000021824e1f730;  1 drivers
v0000021824e9ce50_0 .net "w2", 0 0, L_0000021824e1f7a0;  1 drivers
S_0000021824ee3bd0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ee6ab0;
 .timescale -9 -12;
S_0000021824ee4e90 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ee6ab0;
 .timescale -9 -12;
L_0000021824e1fc00 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824ee4080 .scope generate, "bit_logic[21]" "bit_logic[21]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4ce0 .param/l "k" 0 8 45, +C4<010101>;
v0000021824e9dc10_0 .net "left_val", 0 0, L_0000021824fa29a0;  1 drivers
v0000021824e9dcb0_0 .net "right_val", 0 0, L_0000021825037120;  1 drivers
v0000021824e9dd50_0 .net "target_val", 0 0, L_0000021825036940;  1 drivers
S_0000021824ee57f0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ee4080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021824e1e850 .functor NOT 1, L_0000021824fa3080, C4<0>, C4<0>, C4<0>;
L_0000021825037eb0 .functor AND 1, L_0000021824fa29a0, L_0000021824e1e850, C4<1>, C4<1>;
L_0000021825037660 .functor AND 1, L_0000021825037120, L_0000021824fa3080, C4<1>, C4<1>;
L_0000021825036940 .functor OR 1, L_0000021825037eb0, L_0000021825037660, C4<0>, C4<0>;
v0000021824e9c9f0_0 .net "i0", 0 0, L_0000021824fa29a0;  alias, 1 drivers
v0000021824e9c8b0_0 .net "i1", 0 0, L_0000021825037120;  alias, 1 drivers
v0000021824e9df30_0 .net "j", 0 0, L_0000021824fa3080;  1 drivers
v0000021824e9e610_0 .net "not_j", 0 0, L_0000021824e1e850;  1 drivers
v0000021824e9ca90_0 .net "o", 0 0, L_0000021825036940;  alias, 1 drivers
v0000021824e9cef0_0 .net "w1", 0 0, L_0000021825037eb0;  1 drivers
v0000021824e9d8f0_0 .net "w2", 0 0, L_0000021825037660;  1 drivers
S_0000021824ee46c0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ee4080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250376d0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021825037740 .functor AND 1, L_0000021824fa3e40, L_00000218250376d0, C4<1>, C4<1>;
L_0000021825037ba0 .functor AND 1, L_0000021825036940, L_0000021824fa4840, C4<1>, C4<1>;
L_00000218250375f0 .functor OR 1, L_0000021825037740, L_0000021825037ba0, C4<0>, C4<0>;
v0000021824e9d990_0 .net "i0", 0 0, L_0000021824fa3e40;  1 drivers
v0000021824e9da30_0 .net "i1", 0 0, L_0000021825036940;  alias, 1 drivers
v0000021824e9d3f0_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824e9cb30_0 .net "not_j", 0 0, L_00000218250376d0;  1 drivers
v0000021824e9d490_0 .net "o", 0 0, L_00000218250375f0;  1 drivers
v0000021824e9cf90_0 .net "w1", 0 0, L_0000021825037740;  1 drivers
v0000021824e9db70_0 .net "w2", 0 0, L_0000021825037ba0;  1 drivers
S_0000021824ee4530 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ee4080;
 .timescale -9 -12;
S_0000021824ee4850 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ee4080;
 .timescale -9 -12;
L_0000021825037120 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824ee3270 .scope generate, "bit_logic[22]" "bit_logic[22]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5b20 .param/l "k" 0 8 45, +C4<010110>;
v0000021824ee9c00_0 .net "left_val", 0 0, L_0000021824fa4480;  1 drivers
v0000021824ee9160_0 .net "right_val", 0 0, L_0000021825037190;  1 drivers
v0000021824eeb000_0 .net "target_val", 0 0, L_0000021825037a50;  1 drivers
S_0000021824ee6150 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ee3270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250369b0 .functor NOT 1, L_0000021824fa40c0, C4<0>, C4<0>, C4<0>;
L_00000218250368d0 .functor AND 1, L_0000021824fa4480, L_00000218250369b0, C4<1>, C4<1>;
L_0000021825037f20 .functor AND 1, L_0000021825037190, L_0000021824fa40c0, C4<1>, C4<1>;
L_0000021825037a50 .functor OR 1, L_00000218250368d0, L_0000021825037f20, C4<0>, C4<0>;
v0000021824e9e110_0 .net "i0", 0 0, L_0000021824fa4480;  alias, 1 drivers
v0000021824e9e1b0_0 .net "i1", 0 0, L_0000021825037190;  alias, 1 drivers
v0000021824e9ddf0_0 .net "j", 0 0, L_0000021824fa40c0;  1 drivers
v0000021824e9e070_0 .net "not_j", 0 0, L_00000218250369b0;  1 drivers
v0000021824e9e250_0 .net "o", 0 0, L_0000021825037a50;  alias, 1 drivers
v0000021824e9e2f0_0 .net "w1", 0 0, L_00000218250368d0;  1 drivers
v0000021824eeb1e0_0 .net "w2", 0 0, L_0000021825037f20;  1 drivers
S_0000021824ee49e0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ee3270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825037040 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_00000218250370b0 .functor AND 1, L_0000021824fa4ca0, L_0000021825037040, C4<1>, C4<1>;
L_0000021825036a90 .functor AND 1, L_0000021825037a50, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021825036c50 .functor OR 1, L_00000218250370b0, L_0000021825036a90, C4<0>, C4<0>;
v0000021824ee9ac0_0 .net "i0", 0 0, L_0000021824fa4ca0;  1 drivers
v0000021824ee9a20_0 .net "i1", 0 0, L_0000021825037a50;  alias, 1 drivers
v0000021824ee9480_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824ee9f20_0 .net "not_j", 0 0, L_0000021825037040;  1 drivers
v0000021824ee9520_0 .net "o", 0 0, L_0000021825036c50;  1 drivers
v0000021824ee9b60_0 .net "w1", 0 0, L_00000218250370b0;  1 drivers
v0000021824ee9980_0 .net "w2", 0 0, L_0000021825036a90;  1 drivers
S_0000021824ee4b70 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ee3270;
 .timescale -9 -12;
S_0000021824ee4d00 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ee3270;
 .timescale -9 -12;
L_0000021825037190 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824ee51b0 .scope generate, "bit_logic[23]" "bit_logic[23]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5120 .param/l "k" 0 8 45, +C4<010111>;
v0000021824ee92a0_0 .net "left_val", 0 0, L_0000021824fa2fe0;  1 drivers
v0000021824eeb8c0_0 .net "right_val", 0 0, L_0000021825038000;  1 drivers
v0000021824eea7e0_0 .net "target_val", 0 0, L_00000218250382a0;  1 drivers
S_0000021824ee5980 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824ee51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825036da0 .functor NOT 1, L_0000021824fa38a0, C4<0>, C4<0>, C4<0>;
L_0000021825036b70 .functor AND 1, L_0000021824fa2fe0, L_0000021825036da0, C4<1>, C4<1>;
L_0000021825037dd0 .functor AND 1, L_0000021825038000, L_0000021824fa38a0, C4<1>, C4<1>;
L_00000218250382a0 .functor OR 1, L_0000021825036b70, L_0000021825037dd0, C4<0>, C4<0>;
v0000021824ee9ca0_0 .net "i0", 0 0, L_0000021824fa2fe0;  alias, 1 drivers
v0000021824ee9fc0_0 .net "i1", 0 0, L_0000021825038000;  alias, 1 drivers
v0000021824eeb500_0 .net "j", 0 0, L_0000021824fa38a0;  1 drivers
v0000021824eea740_0 .net "not_j", 0 0, L_0000021825036da0;  1 drivers
v0000021824ee9d40_0 .net "o", 0 0, L_00000218250382a0;  alias, 1 drivers
v0000021824eeb5a0_0 .net "w1", 0 0, L_0000021825036b70;  1 drivers
v0000021824eea1a0_0 .net "w2", 0 0, L_0000021825037dd0;  1 drivers
S_0000021824ee5ca0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824ee51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825037f90 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021825036b00 .functor AND 1, L_0000021824fa3260, L_0000021825037f90, C4<1>, C4<1>;
L_0000021825037e40 .functor AND 1, L_00000218250382a0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021825038310 .functor OR 1, L_0000021825036b00, L_0000021825037e40, C4<0>, C4<0>;
v0000021824ee98e0_0 .net "i0", 0 0, L_0000021824fa3260;  1 drivers
v0000021824ee9de0_0 .net "i1", 0 0, L_00000218250382a0;  alias, 1 drivers
v0000021824eeb820_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824ee95c0_0 .net "not_j", 0 0, L_0000021825037f90;  1 drivers
v0000021824ee9840_0 .net "o", 0 0, L_0000021825038310;  1 drivers
v0000021824eea240_0 .net "w1", 0 0, L_0000021825036b00;  1 drivers
v0000021824eea880_0 .net "w2", 0 0, L_0000021825037e40;  1 drivers
S_0000021824ee5e30 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824ee51b0;
 .timescale -9 -12;
S_0000021824f09110 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824ee51b0;
 .timescale -9 -12;
L_0000021825038000 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f0ad30 .scope generate, "bit_logic[24]" "bit_logic[24]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5ba0 .param/l "k" 0 8 45, +C4<011000>;
v0000021824ee9340_0 .net "left_val", 0 0, L_0000021824fa4020;  1 drivers
v0000021824eeaba0_0 .net "right_val", 0 0, L_0000021825037350;  1 drivers
v0000021824eeb0a0_0 .net "target_val", 0 0, L_0000021825037200;  1 drivers
S_0000021824f0a560 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0ad30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825038380 .functor NOT 1, L_0000021824fa47a0, C4<0>, C4<0>, C4<0>;
L_0000021825036cc0 .functor AND 1, L_0000021824fa4020, L_0000021825038380, C4<1>, C4<1>;
L_0000021825036a20 .functor AND 1, L_0000021825037350, L_0000021824fa47a0, C4<1>, C4<1>;
L_0000021825037200 .functor OR 1, L_0000021825036cc0, L_0000021825036a20, C4<0>, C4<0>;
v0000021824eea2e0_0 .net "i0", 0 0, L_0000021824fa4020;  alias, 1 drivers
v0000021824eea6a0_0 .net "i1", 0 0, L_0000021825037350;  alias, 1 drivers
v0000021824ee9e80_0 .net "j", 0 0, L_0000021824fa47a0;  1 drivers
v0000021824ee9200_0 .net "not_j", 0 0, L_0000021825038380;  1 drivers
v0000021824eeaf60_0 .net "o", 0 0, L_0000021825037200;  alias, 1 drivers
v0000021824eea060_0 .net "w1", 0 0, L_0000021825036cc0;  1 drivers
v0000021824eeb280_0 .net "w2", 0 0, L_0000021825036a20;  1 drivers
S_0000021824f0c950 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0ad30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825036be0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021825036d30 .functor AND 1, L_0000021824fa3940, L_0000021825036be0, C4<1>, C4<1>;
L_0000021825036ef0 .functor AND 1, L_0000021825037200, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021825037900 .functor OR 1, L_0000021825036d30, L_0000021825036ef0, C4<0>, C4<0>;
v0000021824eeb780_0 .net "i0", 0 0, L_0000021824fa3940;  1 drivers
v0000021824eeb320_0 .net "i1", 0 0, L_0000021825037200;  alias, 1 drivers
v0000021824eea100_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eea380_0 .net "not_j", 0 0, L_0000021825036be0;  1 drivers
v0000021824eeb3c0_0 .net "o", 0 0, L_0000021825037900;  1 drivers
v0000021824eeb640_0 .net "w1", 0 0, L_0000021825036d30;  1 drivers
v0000021824eeab00_0 .net "w2", 0 0, L_0000021825036ef0;  1 drivers
S_0000021824f09430 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0ad30;
 .timescale -9 -12;
S_0000021824f092a0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0ad30;
 .timescale -9 -12;
L_0000021825037350 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f0c310 .scope generate, "bit_logic[25]" "bit_logic[25]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de53a0 .param/l "k" 0 8 45, +C4<011001>;
v0000021824eeb460_0 .net "left_val", 0 0, L_0000021824fa2c20;  1 drivers
v0000021824eeb6e0_0 .net "right_val", 0 0, L_0000021825037ac0;  1 drivers
v0000021824eeaec0_0 .net "target_val", 0 0, L_0000021825038070;  1 drivers
S_0000021824f0ce00 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0c310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825037c10 .functor NOT 1, L_0000021824fa3620, C4<0>, C4<0>, C4<0>;
L_00000218250377b0 .functor AND 1, L_0000021824fa2c20, L_0000021825037c10, C4<1>, C4<1>;
L_0000021825036e10 .functor AND 1, L_0000021825037ac0, L_0000021824fa3620, C4<1>, C4<1>;
L_0000021825038070 .functor OR 1, L_00000218250377b0, L_0000021825036e10, C4<0>, C4<0>;
v0000021824ee93e0_0 .net "i0", 0 0, L_0000021824fa2c20;  alias, 1 drivers
v0000021824eea420_0 .net "i1", 0 0, L_0000021825037ac0;  alias, 1 drivers
v0000021824eeac40_0 .net "j", 0 0, L_0000021824fa3620;  1 drivers
v0000021824eea4c0_0 .net "not_j", 0 0, L_0000021825037c10;  1 drivers
v0000021824eea600_0 .net "o", 0 0, L_0000021825038070;  alias, 1 drivers
v0000021824eeae20_0 .net "w1", 0 0, L_00000218250377b0;  1 drivers
v0000021824eeace0_0 .net "w2", 0 0, L_0000021825036e10;  1 drivers
S_0000021824f0a3d0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0c310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825037820 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021825038150 .functor AND 1, L_0000021824fa4160, L_0000021825037820, C4<1>, C4<1>;
L_00000218250373c0 .functor AND 1, L_0000021825038070, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021825036e80 .functor OR 1, L_0000021825038150, L_00000218250373c0, C4<0>, C4<0>;
v0000021824ee9660_0 .net "i0", 0 0, L_0000021824fa4160;  1 drivers
v0000021824eea560_0 .net "i1", 0 0, L_0000021825038070;  alias, 1 drivers
v0000021824eead80_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eea920_0 .net "not_j", 0 0, L_0000021825037820;  1 drivers
v0000021824eea9c0_0 .net "o", 0 0, L_0000021825036e80;  1 drivers
v0000021824eeaa60_0 .net "w1", 0 0, L_0000021825038150;  1 drivers
v0000021824eeb140_0 .net "w2", 0 0, L_00000218250373c0;  1 drivers
S_0000021824f0c180 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0c310;
 .timescale -9 -12;
S_0000021824f0bcd0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0c310;
 .timescale -9 -12;
L_0000021825037ac0 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f0be60 .scope generate, "bit_logic[26]" "bit_logic[26]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5960 .param/l "k" 0 8 45, +C4<011010>;
v0000021824eebaa0_0 .net "left_val", 0 0, L_0000021824fa4de0;  1 drivers
v0000021824eee0c0_0 .net "right_val", 0 0, L_00000218250374a0;  1 drivers
v0000021824eecfe0_0 .net "target_val", 0 0, L_0000021825036fd0;  1 drivers
S_0000021824f0aba0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825037270 .functor NOT 1, L_0000021824fa4660, C4<0>, C4<0>, C4<0>;
L_0000021825036f60 .functor AND 1, L_0000021824fa4de0, L_0000021825037270, C4<1>, C4<1>;
L_00000218250381c0 .functor AND 1, L_00000218250374a0, L_0000021824fa4660, C4<1>, C4<1>;
L_0000021825036fd0 .functor OR 1, L_0000021825036f60, L_00000218250381c0, C4<0>, C4<0>;
v0000021824ee9700_0 .net "i0", 0 0, L_0000021824fa4de0;  alias, 1 drivers
v0000021824ee97a0_0 .net "i1", 0 0, L_00000218250374a0;  alias, 1 drivers
v0000021824eecb80_0 .net "j", 0 0, L_0000021824fa4660;  1 drivers
v0000021824eeda80_0 .net "not_j", 0 0, L_0000021825037270;  1 drivers
v0000021824eed080_0 .net "o", 0 0, L_0000021825036fd0;  alias, 1 drivers
v0000021824eebb40_0 .net "w1", 0 0, L_0000021825036f60;  1 drivers
v0000021824eec860_0 .net "w2", 0 0, L_00000218250381c0;  1 drivers
S_0000021824f0bff0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825037890 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_00000218250380e0 .functor AND 1, L_0000021824fa2ae0, L_0000021825037890, C4<1>, C4<1>;
L_00000218250372e0 .functor AND 1, L_0000021825036fd0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021825037430 .functor OR 1, L_00000218250380e0, L_00000218250372e0, C4<0>, C4<0>;
v0000021824eecd60_0 .net "i0", 0 0, L_0000021824fa2ae0;  1 drivers
v0000021824eedb20_0 .net "i1", 0 0, L_0000021825036fd0;  alias, 1 drivers
v0000021824eec540_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eec0e0_0 .net "not_j", 0 0, L_0000021825037890;  1 drivers
v0000021824eed440_0 .net "o", 0 0, L_0000021825037430;  1 drivers
v0000021824eec2c0_0 .net "w1", 0 0, L_00000218250380e0;  1 drivers
v0000021824eecc20_0 .net "w2", 0 0, L_00000218250372e0;  1 drivers
S_0000021824f0a6f0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0be60;
 .timescale -9 -12;
S_0000021824f095c0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0be60;
 .timescale -9 -12;
L_00000218250374a0 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f0b1e0 .scope generate, "bit_logic[27]" "bit_logic[27]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4be0 .param/l "k" 0 8 45, +C4<011011>;
v0000021824eed120_0 .net "left_val", 0 0, L_0000021824fa48e0;  1 drivers
v0000021824eeba00_0 .net "right_val", 0 0, L_0000021825037cf0;  1 drivers
v0000021824eebbe0_0 .net "target_val", 0 0, L_00000218250383f0;  1 drivers
S_0000021824f0aa10 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825038230 .functor NOT 1, L_0000021824fa2b80, C4<0>, C4<0>, C4<0>;
L_0000021825037510 .functor AND 1, L_0000021824fa48e0, L_0000021825038230, C4<1>, C4<1>;
L_0000021825037580 .functor AND 1, L_0000021825037cf0, L_0000021824fa2b80, C4<1>, C4<1>;
L_00000218250383f0 .functor OR 1, L_0000021825037510, L_0000021825037580, C4<0>, C4<0>;
v0000021824eecae0_0 .net "i0", 0 0, L_0000021824fa48e0;  alias, 1 drivers
v0000021824eecea0_0 .net "i1", 0 0, L_0000021825037cf0;  alias, 1 drivers
v0000021824eec4a0_0 .net "j", 0 0, L_0000021824fa2b80;  1 drivers
v0000021824eee020_0 .net "not_j", 0 0, L_0000021825038230;  1 drivers
v0000021824eed760_0 .net "o", 0 0, L_00000218250383f0;  alias, 1 drivers
v0000021824eec400_0 .net "w1", 0 0, L_0000021825037510;  1 drivers
v0000021824eedbc0_0 .net "w2", 0 0, L_0000021825037580;  1 drivers
S_0000021824f09750 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825037970 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_00000218250379e0 .functor AND 1, L_0000021824fa4a20, L_0000021825037970, C4<1>, C4<1>;
L_0000021825037b30 .functor AND 1, L_00000218250383f0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021825037c80 .functor OR 1, L_00000218250379e0, L_0000021825037b30, C4<0>, C4<0>;
v0000021824eedf80_0 .net "i0", 0 0, L_0000021824fa4a20;  1 drivers
v0000021824eedc60_0 .net "i1", 0 0, L_00000218250383f0;  alias, 1 drivers
v0000021824eebd20_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eec360_0 .net "not_j", 0 0, L_0000021825037970;  1 drivers
v0000021824eedd00_0 .net "o", 0 0, L_0000021825037c80;  1 drivers
v0000021824eeb960_0 .net "w1", 0 0, L_00000218250379e0;  1 drivers
v0000021824eec040_0 .net "w2", 0 0, L_0000021825037b30;  1 drivers
S_0000021824f0a880 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0b1e0;
 .timescale -9 -12;
S_0000021824f0b050 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0b1e0;
 .timescale -9 -12;
L_0000021825037cf0 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f098e0 .scope generate, "bit_logic[28]" "bit_logic[28]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de4ee0 .param/l "k" 0 8 45, +C4<011100>;
v0000021824eecf40_0 .net "left_val", 0 0, L_0000021824fa2900;  1 drivers
v0000021824eec680_0 .net "right_val", 0 0, L_0000021825039260;  1 drivers
v0000021824eebf00_0 .net "target_val", 0 0, L_0000021825038e70;  1 drivers
S_0000021824f09d90 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f098e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825037d60 .functor NOT 1, L_0000021824fa5060, C4<0>, C4<0>, C4<0>;
L_0000021825038460 .functor AND 1, L_0000021824fa2900, L_0000021825037d60, C4<1>, C4<1>;
L_00000218250391f0 .functor AND 1, L_0000021825039260, L_0000021824fa5060, C4<1>, C4<1>;
L_0000021825038e70 .functor OR 1, L_0000021825038460, L_00000218250391f0, C4<0>, C4<0>;
v0000021824eebe60_0 .net "i0", 0 0, L_0000021824fa2900;  alias, 1 drivers
v0000021824eedda0_0 .net "i1", 0 0, L_0000021825039260;  alias, 1 drivers
v0000021824eede40_0 .net "j", 0 0, L_0000021824fa5060;  1 drivers
v0000021824eec5e0_0 .net "not_j", 0 0, L_0000021825037d60;  1 drivers
v0000021824eebc80_0 .net "o", 0 0, L_0000021825038e70;  alias, 1 drivers
v0000021824eedee0_0 .net "w1", 0 0, L_0000021825038460;  1 drivers
v0000021824eeccc0_0 .net "w2", 0 0, L_00000218250391f0;  1 drivers
S_0000021824f0aec0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f098e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825038e00 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_00000218250389a0 .functor AND 1, L_0000021824fa4f20, L_0000021825038e00, C4<1>, C4<1>;
L_00000218250393b0 .functor AND 1, L_0000021825038e70, L_0000021824fa4840, C4<1>, C4<1>;
L_00000218250388c0 .functor OR 1, L_00000218250389a0, L_00000218250393b0, C4<0>, C4<0>;
v0000021824eed9e0_0 .net "i0", 0 0, L_0000021824fa4f20;  1 drivers
v0000021824eeca40_0 .net "i1", 0 0, L_0000021825038e70;  alias, 1 drivers
v0000021824eec900_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eec9a0_0 .net "not_j", 0 0, L_0000021825038e00;  1 drivers
v0000021824eed1c0_0 .net "o", 0 0, L_00000218250388c0;  1 drivers
v0000021824eebdc0_0 .net "w1", 0 0, L_00000218250389a0;  1 drivers
v0000021824eece00_0 .net "w2", 0 0, L_00000218250393b0;  1 drivers
S_0000021824f0b370 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f098e0;
 .timescale -9 -12;
S_0000021824f09a70 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f098e0;
 .timescale -9 -12;
L_0000021825039260 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f09c00 .scope generate, "bit_logic[29]" "bit_logic[29]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de51e0 .param/l "k" 0 8 45, +C4<011101>;
v0000021824eed940_0 .net "left_val", 0 0, L_0000021824fa2d60;  1 drivers
v0000021824eeea20_0 .net "right_val", 0 0, L_0000021825038850;  1 drivers
v0000021824eefe20_0 .net "target_val", 0 0, L_0000021825038f50;  1 drivers
S_0000021824f09f20 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f09c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825038a10 .functor NOT 1, L_0000021824fa39e0, C4<0>, C4<0>, C4<0>;
L_0000021825039180 .functor AND 1, L_0000021824fa2d60, L_0000021825038a10, C4<1>, C4<1>;
L_0000021825038a80 .functor AND 1, L_0000021825038850, L_0000021824fa39e0, C4<1>, C4<1>;
L_0000021825038f50 .functor OR 1, L_0000021825039180, L_0000021825038a80, C4<0>, C4<0>;
v0000021824eebfa0_0 .net "i0", 0 0, L_0000021824fa2d60;  alias, 1 drivers
v0000021824eed260_0 .net "i1", 0 0, L_0000021825038850;  alias, 1 drivers
v0000021824eec180_0 .net "j", 0 0, L_0000021824fa39e0;  1 drivers
v0000021824eec220_0 .net "not_j", 0 0, L_0000021825038a10;  1 drivers
v0000021824eec720_0 .net "o", 0 0, L_0000021825038f50;  alias, 1 drivers
v0000021824eed300_0 .net "w1", 0 0, L_0000021825039180;  1 drivers
v0000021824eec7c0_0 .net "w2", 0 0, L_0000021825038a80;  1 drivers
S_0000021824f0c4a0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f09c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825038af0 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021825038b60 .functor AND 1, L_0000021824fa2cc0, L_0000021825038af0, C4<1>, C4<1>;
L_0000021825039340 .functor AND 1, L_0000021825038f50, L_0000021824fa4840, C4<1>, C4<1>;
L_00000218250392d0 .functor OR 1, L_0000021825038b60, L_0000021825039340, C4<0>, C4<0>;
v0000021824eed3a0_0 .net "i0", 0 0, L_0000021824fa2cc0;  1 drivers
v0000021824eed4e0_0 .net "i1", 0 0, L_0000021825038f50;  alias, 1 drivers
v0000021824eed580_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eed620_0 .net "not_j", 0 0, L_0000021825038af0;  1 drivers
v0000021824eed6c0_0 .net "o", 0 0, L_00000218250392d0;  1 drivers
v0000021824eed800_0 .net "w1", 0 0, L_0000021825038b60;  1 drivers
v0000021824eed8a0_0 .net "w2", 0 0, L_0000021825039340;  1 drivers
S_0000021824f0a0b0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f09c00;
 .timescale -9 -12;
S_0000021824f0b500 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f09c00;
 .timescale -9 -12;
L_0000021825038850 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f0cae0 .scope generate, "bit_logic[30]" "bit_logic[30]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de5920 .param/l "k" 0 8 45, +C4<011110>;
v0000021824ef0460_0 .net "left_val", 0 0, L_0000021824fa3300;  1 drivers
v0000021824eef1a0_0 .net "right_val", 0 0, L_0000021825038cb0;  1 drivers
v0000021824eeeac0_0 .net "target_val", 0 0, L_0000021825038fc0;  1 drivers
S_0000021824f0a240 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0cae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250390a0 .functor NOT 1, L_0000021824fa4980, C4<0>, C4<0>, C4<0>;
L_00000218250384d0 .functor AND 1, L_0000021824fa3300, L_00000218250390a0, C4<1>, C4<1>;
L_0000021825038bd0 .functor AND 1, L_0000021825038cb0, L_0000021824fa4980, C4<1>, C4<1>;
L_0000021825038fc0 .functor OR 1, L_00000218250384d0, L_0000021825038bd0, C4<0>, C4<0>;
v0000021824eefba0_0 .net "i0", 0 0, L_0000021824fa3300;  alias, 1 drivers
v0000021824eee5c0_0 .net "i1", 0 0, L_0000021825038cb0;  alias, 1 drivers
v0000021824eeefc0_0 .net "j", 0 0, L_0000021824fa4980;  1 drivers
v0000021824ef05a0_0 .net "not_j", 0 0, L_00000218250390a0;  1 drivers
v0000021824eee2a0_0 .net "o", 0 0, L_0000021825038fc0;  alias, 1 drivers
v0000021824eee480_0 .net "w1", 0 0, L_00000218250384d0;  1 drivers
v0000021824ef0500_0 .net "w2", 0 0, L_0000021825038bd0;  1 drivers
S_0000021824f0c630 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0cae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825038540 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021825038700 .functor AND 1, L_0000021824fa4520, L_0000021825038540, C4<1>, C4<1>;
L_0000021825038930 .functor AND 1, L_0000021825038fc0, L_0000021824fa4840, C4<1>, C4<1>;
L_0000021825038c40 .functor OR 1, L_0000021825038700, L_0000021825038930, C4<0>, C4<0>;
v0000021824eef420_0 .net "i0", 0 0, L_0000021824fa4520;  1 drivers
v0000021824eef4c0_0 .net "i1", 0 0, L_0000021825038fc0;  alias, 1 drivers
v0000021824eefc40_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eef100_0 .net "not_j", 0 0, L_0000021825038540;  1 drivers
v0000021824eee8e0_0 .net "o", 0 0, L_0000021825038c40;  1 drivers
v0000021824eeec00_0 .net "w1", 0 0, L_0000021825038700;  1 drivers
v0000021824eef560_0 .net "w2", 0 0, L_0000021825038930;  1 drivers
S_0000021824f0c7c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0cae0;
 .timescale -9 -12;
S_0000021824f0b690 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0cae0;
 .timescale -9 -12;
L_0000021825038cb0 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f0b820 .scope generate, "bit_logic[31]" "bit_logic[31]" 8 45, 8 45 0, S_0000021824ec5ad0;
 .timescale -9 -12;
P_0000021824de51a0 .param/l "k" 0 8 45, +C4<011111>;
v0000021824ef0640_0 .net "left_val", 0 0, L_0000021824fa3440;  1 drivers
v0000021824eeeb60_0 .net "right_val", 0 0, L_0000021825038770;  1 drivers
v0000021824eee200_0 .net "target_val", 0 0, L_0000021825038ee0;  1 drivers
S_0000021824f0b9b0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0b820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250385b0 .functor NOT 1, L_0000021824fa42a0, C4<0>, C4<0>, C4<0>;
L_0000021825038d20 .functor AND 1, L_0000021824fa3440, L_00000218250385b0, C4<1>, C4<1>;
L_0000021825038620 .functor AND 1, L_0000021825038770, L_0000021824fa42a0, C4<1>, C4<1>;
L_0000021825038ee0 .functor OR 1, L_0000021825038d20, L_0000021825038620, C4<0>, C4<0>;
v0000021824eef060_0 .net "i0", 0 0, L_0000021824fa3440;  alias, 1 drivers
v0000021824eef240_0 .net "i1", 0 0, L_0000021825038770;  alias, 1 drivers
v0000021824eeed40_0 .net "j", 0 0, L_0000021824fa42a0;  1 drivers
v0000021824eefb00_0 .net "not_j", 0 0, L_00000218250385b0;  1 drivers
v0000021824eef2e0_0 .net "o", 0 0, L_0000021825038ee0;  alias, 1 drivers
v0000021824eee3e0_0 .net "w1", 0 0, L_0000021825038d20;  1 drivers
v0000021824ef0780_0 .net "w2", 0 0, L_0000021825038620;  1 drivers
S_0000021824f0bb40 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0b820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825039110 .functor NOT 1, L_0000021824fa4840, C4<0>, C4<0>, C4<0>;
L_0000021825039030 .functor AND 1, L_0000021824fa4fc0, L_0000021825039110, C4<1>, C4<1>;
L_0000021825038d90 .functor AND 1, L_0000021825038ee0, L_0000021824fa4840, C4<1>, C4<1>;
L_00000218250387e0 .functor OR 1, L_0000021825039030, L_0000021825038d90, C4<0>, C4<0>;
v0000021824ef03c0_0 .net "i0", 0 0, L_0000021824fa4fc0;  1 drivers
v0000021824eefce0_0 .net "i1", 0 0, L_0000021825038ee0;  alias, 1 drivers
v0000021824eee980_0 .net "j", 0 0, L_0000021824fa4840;  alias, 1 drivers
v0000021824eee340_0 .net "not_j", 0 0, L_0000021825039110;  1 drivers
v0000021824ef06e0_0 .net "o", 0 0, L_00000218250387e0;  1 drivers
v0000021824eee160_0 .net "w1", 0 0, L_0000021825039030;  1 drivers
v0000021824eee700_0 .net "w2", 0 0, L_0000021825038d90;  1 drivers
S_0000021824f0cc70 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0b820;
 .timescale -9 -12;
S_0000021824f10e10 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0b820;
 .timescale -9 -12;
L_0000021825038770 .functor BUFZ 1, L_0000021825038690, C4<0>, C4<0>, C4<0>;
S_0000021824f0ea20 .scope module, "s2" "shifter_stage" 8 82, 8 29 0, S_0000021824e8a310;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "is_sra";
    .port_info 4 /OUTPUT 32 "o";
P_0000021824de5460 .param/l "DIST" 0 8 29, +C4<00000000000000000000000000000010>;
L_00000218250c9ff0 .functor AND 1, L_0000021824e21e20, L_0000021825099a90, C4<1>, C4<1>;
v0000021824f06da0_0 .net *"_ivl_191", 0 0, L_0000021825099a90;  1 drivers
v0000021824f069e0_0 .net "fill_bit", 0 0, L_00000218250c9ff0;  1 drivers
v0000021824f06a80_0 .net "func3", 2 0, v0000021824f99da0_0;  alias, 1 drivers
v0000021824f057c0_0 .net "i", 31 0, L_0000021825094950;  alias, 1 drivers
v0000021824f05540_0 .net "is_sra", 0 0, L_0000021824e21e20;  alias, 1 drivers
v0000021824f05e00_0 .net "o", 31 0, L_0000021825099b30;  alias, 1 drivers
v0000021824f06620_0 .net "s", 0 0, L_000002182509a7b0;  1 drivers
L_00000218250943b0 .part v0000021824f99da0_0, 2, 1;
L_0000021825094b30 .part L_0000021825094950, 0, 1;
L_00000218250957b0 .part L_0000021825094950, 2, 1;
L_0000021825096250 .part v0000021824f99da0_0, 2, 1;
L_0000021825094bd0 .part L_0000021825094950, 1, 1;
L_0000021825095f30 .part L_0000021825094950, 3, 1;
L_0000021825094d10 .part v0000021824f99da0_0, 2, 1;
L_0000021825094db0 .part L_0000021825094950, 2, 1;
L_0000021825094090 .part L_0000021825094950, 0, 1;
L_0000021825094ef0 .part L_0000021825094950, 4, 1;
L_0000021825094e50 .part v0000021824f99da0_0, 2, 1;
L_0000021825095df0 .part L_0000021825094950, 3, 1;
L_0000021825095b70 .part L_0000021825094950, 1, 1;
L_0000021825095030 .part L_0000021825094950, 5, 1;
L_0000021825095cb0 .part v0000021824f99da0_0, 2, 1;
L_0000021825095670 .part L_0000021825094950, 4, 1;
L_0000021825095850 .part L_0000021825094950, 2, 1;
L_00000218250958f0 .part L_0000021825094950, 6, 1;
L_0000021825094130 .part v0000021824f99da0_0, 2, 1;
L_0000021825095c10 .part L_0000021825094950, 5, 1;
L_0000021825094310 .part L_0000021825094950, 3, 1;
L_0000021825095a30 .part L_0000021825094950, 7, 1;
L_0000021825095d50 .part v0000021824f99da0_0, 2, 1;
L_0000021825095e90 .part L_0000021825094950, 6, 1;
L_0000021825095fd0 .part L_0000021825094950, 4, 1;
L_0000021825096110 .part L_0000021825094950, 8, 1;
L_00000218250961b0 .part v0000021824f99da0_0, 2, 1;
L_00000218250966b0 .part L_0000021825094950, 7, 1;
L_0000021825097a10 .part L_0000021825094950, 5, 1;
L_0000021825097330 .part L_0000021825094950, 9, 1;
L_0000021825097e70 .part v0000021824f99da0_0, 2, 1;
L_00000218250969d0 .part L_0000021825094950, 8, 1;
L_0000021825097dd0 .part L_0000021825094950, 6, 1;
L_0000021825096750 .part L_0000021825094950, 10, 1;
L_00000218250967f0 .part v0000021824f99da0_0, 2, 1;
L_0000021825097790 .part L_0000021825094950, 9, 1;
L_0000021825096e30 .part L_0000021825094950, 7, 1;
L_0000021825098550 .part L_0000021825094950, 11, 1;
L_00000218250971f0 .part v0000021824f99da0_0, 2, 1;
L_0000021825096ed0 .part L_0000021825094950, 10, 1;
L_0000021825097bf0 .part L_0000021825094950, 8, 1;
L_00000218250985f0 .part L_0000021825094950, 12, 1;
L_00000218250989b0 .part v0000021824f99da0_0, 2, 1;
L_0000021825096a70 .part L_0000021825094950, 11, 1;
L_0000021825098410 .part L_0000021825094950, 9, 1;
L_0000021825097290 .part L_0000021825094950, 13, 1;
L_0000021825098370 .part v0000021824f99da0_0, 2, 1;
L_00000218250984b0 .part L_0000021825094950, 12, 1;
L_0000021825097f10 .part L_0000021825094950, 10, 1;
L_00000218250964d0 .part L_0000021825094950, 14, 1;
L_00000218250973d0 .part v0000021824f99da0_0, 2, 1;
L_0000021825096bb0 .part L_0000021825094950, 13, 1;
L_0000021825096570 .part L_0000021825094950, 11, 1;
L_0000021825096610 .part L_0000021825094950, 15, 1;
L_0000021825098690 .part v0000021824f99da0_0, 2, 1;
L_0000021825096890 .part L_0000021825094950, 14, 1;
L_0000021825098870 .part L_0000021825094950, 12, 1;
L_0000021825098a50 .part L_0000021825094950, 16, 1;
L_0000021825098af0 .part v0000021824f99da0_0, 2, 1;
L_0000021825097fb0 .part L_0000021825094950, 15, 1;
L_0000021825097150 .part L_0000021825094950, 13, 1;
L_0000021825097470 .part L_0000021825094950, 17, 1;
L_0000021825096430 .part v0000021824f99da0_0, 2, 1;
L_00000218250987d0 .part L_0000021825094950, 16, 1;
L_0000021825096930 .part L_0000021825094950, 14, 1;
L_0000021825097510 .part L_0000021825094950, 18, 1;
L_0000021825096b10 .part v0000021824f99da0_0, 2, 1;
L_0000021825098730 .part L_0000021825094950, 17, 1;
L_0000021825098910 .part L_0000021825094950, 15, 1;
L_00000218250978d0 .part L_0000021825094950, 19, 1;
L_0000021825097c90 .part v0000021824f99da0_0, 2, 1;
L_0000021825096390 .part L_0000021825094950, 18, 1;
L_0000021825096c50 .part L_0000021825094950, 16, 1;
L_00000218250975b0 .part L_0000021825094950, 20, 1;
L_0000021825096cf0 .part v0000021824f99da0_0, 2, 1;
L_0000021825096d90 .part L_0000021825094950, 19, 1;
L_0000021825096f70 .part L_0000021825094950, 17, 1;
L_0000021825097010 .part L_0000021825094950, 21, 1;
L_0000021825097ab0 .part v0000021824f99da0_0, 2, 1;
L_00000218250970b0 .part L_0000021825094950, 20, 1;
L_00000218250982d0 .part L_0000021825094950, 18, 1;
L_0000021825097650 .part L_0000021825094950, 22, 1;
L_00000218250976f0 .part v0000021824f99da0_0, 2, 1;
L_0000021825097830 .part L_0000021825094950, 21, 1;
L_0000021825097970 .part L_0000021825094950, 19, 1;
L_0000021825097b50 .part L_0000021825094950, 23, 1;
L_0000021825097d30 .part v0000021824f99da0_0, 2, 1;
L_0000021825098050 .part L_0000021825094950, 22, 1;
L_00000218250980f0 .part L_0000021825094950, 20, 1;
L_0000021825098190 .part L_0000021825094950, 24, 1;
L_0000021825098230 .part v0000021824f99da0_0, 2, 1;
L_000002182509a490 .part L_0000021825094950, 23, 1;
L_000002182509b2f0 .part L_0000021825094950, 21, 1;
L_000002182509a3f0 .part L_0000021825094950, 25, 1;
L_0000021825098b90 .part v0000021824f99da0_0, 2, 1;
L_000002182509b070 .part L_0000021825094950, 24, 1;
L_000002182509b110 .part L_0000021825094950, 22, 1;
L_0000021825098c30 .part L_0000021825094950, 26, 1;
L_0000021825098cd0 .part v0000021824f99da0_0, 2, 1;
L_000002182509a210 .part L_0000021825094950, 25, 1;
L_000002182509a530 .part L_0000021825094950, 23, 1;
L_00000218250994f0 .part L_0000021825094950, 27, 1;
L_0000021825099e50 .part v0000021824f99da0_0, 2, 1;
L_000002182509b1b0 .part L_0000021825094950, 26, 1;
L_000002182509b250 .part L_0000021825094950, 24, 1;
L_0000021825098d70 .part L_0000021825094950, 28, 1;
L_0000021825098e10 .part v0000021824f99da0_0, 2, 1;
L_0000021825098eb0 .part L_0000021825094950, 27, 1;
L_000002182509a5d0 .part L_0000021825094950, 25, 1;
L_000002182509a670 .part L_0000021825094950, 29, 1;
L_0000021825099090 .part v0000021824f99da0_0, 2, 1;
L_000002182509a030 .part L_0000021825094950, 28, 1;
L_0000021825098f50 .part L_0000021825094950, 26, 1;
L_0000021825099770 .part L_0000021825094950, 30, 1;
L_0000021825098ff0 .part v0000021824f99da0_0, 2, 1;
L_0000021825099130 .part L_0000021825094950, 29, 1;
L_0000021825099950 .part L_0000021825094950, 27, 1;
L_00000218250991d0 .part L_0000021825094950, 31, 1;
L_0000021825099450 .part v0000021824f99da0_0, 2, 1;
L_0000021825099ef0 .part L_0000021825094950, 30, 1;
L_0000021825099270 .part L_0000021825094950, 28, 1;
L_0000021825099c70 .part v0000021824f99da0_0, 2, 1;
L_000002182509a710 .part L_0000021825094950, 31, 1;
LS_0000021825099b30_0_0 .concat8 [ 1 1 1 1], L_00000218250b73b0, L_00000218250b8df0, L_00000218250b9480, L_00000218250ba2f0;
LS_0000021825099b30_0_4 .concat8 [ 1 1 1 1], L_00000218250b9bf0, L_00000218250b94f0, L_00000218250b9020, L_00000218250ba050;
LS_0000021825099b30_0_8 .concat8 [ 1 1 1 1], L_00000218250ba520, L_00000218250b91e0, L_00000218250bb550, L_00000218250bb9b0;
LS_0000021825099b30_0_12 .concat8 [ 1 1 1 1], L_00000218250bb5c0, L_00000218250bb2b0, L_00000218250bb320, L_00000218250b46a0;
LS_0000021825099b30_0_16 .concat8 [ 1 1 1 1], L_00000218250b5270, L_00000218250b4780, L_00000218250b3d70, L_00000218250b48d0;
LS_0000021825099b30_0_20 .concat8 [ 1 1 1 1], L_00000218250b5120, L_00000218250b4fd0, L_00000218250b4160, L_00000218250b6e00;
LS_0000021825099b30_0_24 .concat8 [ 1 1 1 1], L_00000218250b6070, L_00000218250b5ac0, L_00000218250b6d90, L_00000218250b67e0;
LS_0000021825099b30_0_28 .concat8 [ 1 1 1 1], L_00000218250b64d0, L_00000218250b6700, L_00000218250b6c40, L_00000218250cadf0;
LS_0000021825099b30_1_0 .concat8 [ 4 4 4 4], LS_0000021825099b30_0_0, LS_0000021825099b30_0_4, LS_0000021825099b30_0_8, LS_0000021825099b30_0_12;
LS_0000021825099b30_1_4 .concat8 [ 4 4 4 4], LS_0000021825099b30_0_16, LS_0000021825099b30_0_20, LS_0000021825099b30_0_24, LS_0000021825099b30_0_28;
L_0000021825099b30 .concat8 [ 16 16 0 0], LS_0000021825099b30_1_0, LS_0000021825099b30_1_4;
L_000002182509ad50 .part L_0000021825094950, 29, 1;
L_0000021825099a90 .part L_0000021825094950, 31, 1;
S_0000021824f0e890 .scope generate, "bit_logic[0]" "bit_logic[0]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4f20 .param/l "k" 0 8 45, +C4<00>;
L_00000218250409d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824ef08c0_0 .net "left_val", 0 0, L_00000218250409d0;  1 drivers
v0000021824eeef20_0 .net "right_val", 0 0, L_00000218250957b0;  1 drivers
v0000021824eef880_0 .net "target_val", 0 0, L_00000218250b8a00;  1 drivers
S_0000021824f0f830 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b8d80 .functor NOT 1, L_00000218250943b0, C4<0>, C4<0>, C4<0>;
L_00000218250b8760 .functor AND 1, L_00000218250409d0, L_00000218250b8d80, C4<1>, C4<1>;
L_00000218250b8840 .functor AND 1, L_00000218250957b0, L_00000218250943b0, C4<1>, C4<1>;
L_00000218250b8a00 .functor OR 1, L_00000218250b8760, L_00000218250b8840, C4<0>, C4<0>;
v0000021824eef7e0_0 .net "i0", 0 0, L_00000218250409d0;  alias, 1 drivers
v0000021824eeeca0_0 .net "i1", 0 0, L_00000218250957b0;  alias, 1 drivers
v0000021824eee520_0 .net "j", 0 0, L_00000218250943b0;  1 drivers
v0000021824ef00a0_0 .net "not_j", 0 0, L_00000218250b8d80;  1 drivers
v0000021824eeede0_0 .net "o", 0 0, L_00000218250b8a00;  alias, 1 drivers
v0000021824ef0140_0 .net "w1", 0 0, L_00000218250b8760;  1 drivers
v0000021824ef0320_0 .net "w2", 0 0, L_00000218250b8840;  1 drivers
S_0000021824f10c80 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b88b0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b7420 .functor AND 1, L_0000021825094b30, L_00000218250b88b0, C4<1>, C4<1>;
L_00000218250b76c0 .functor AND 1, L_00000218250b8a00, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b73b0 .functor OR 1, L_00000218250b7420, L_00000218250b76c0, C4<0>, C4<0>;
v0000021824eee7a0_0 .net "i0", 0 0, L_0000021825094b30;  1 drivers
v0000021824eef6a0_0 .net "i1", 0 0, L_00000218250b8a00;  alias, 1 drivers
v0000021824ef0280_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824eeee80_0 .net "not_j", 0 0, L_00000218250b88b0;  1 drivers
v0000021824eee840_0 .net "o", 0 0, L_00000218250b73b0;  1 drivers
v0000021824eef740_0 .net "w1", 0 0, L_00000218250b7420;  1 drivers
v0000021824ef0820_0 .net "w2", 0 0, L_00000218250b76c0;  1 drivers
S_0000021824f0ebb0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0e890;
 .timescale -9 -12;
S_0000021824f0f510 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0e890;
 .timescale -9 -12;
S_0000021824f0ed40 .scope generate, "bit_logic[1]" "bit_logic[1]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de59e0 .param/l "k" 0 8 45, +C4<01>;
L_0000021825040a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824ef1b80_0 .net "left_val", 0 0, L_0000021825040a18;  1 drivers
v0000021824ef1360_0 .net "right_val", 0 0, L_0000021825095f30;  1 drivers
v0000021824ef2b20_0 .net "target_val", 0 0, L_00000218250b77a0;  1 drivers
S_0000021824f104b0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0ed40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b8990 .functor NOT 1, L_0000021825096250, C4<0>, C4<0>, C4<0>;
L_00000218250b8a70 .functor AND 1, L_0000021825040a18, L_00000218250b8990, C4<1>, C4<1>;
L_00000218250b8b50 .functor AND 1, L_0000021825095f30, L_0000021825096250, C4<1>, C4<1>;
L_00000218250b77a0 .functor OR 1, L_00000218250b8a70, L_00000218250b8b50, C4<0>, C4<0>;
v0000021824eef920_0 .net "i0", 0 0, L_0000021825040a18;  alias, 1 drivers
v0000021824eef9c0_0 .net "i1", 0 0, L_0000021825095f30;  alias, 1 drivers
v0000021824eefa60_0 .net "j", 0 0, L_0000021825096250;  1 drivers
v0000021824ef01e0_0 .net "not_j", 0 0, L_00000218250b8990;  1 drivers
v0000021824ef1a40_0 .net "o", 0 0, L_00000218250b77a0;  alias, 1 drivers
v0000021824ef30c0_0 .net "w1", 0 0, L_00000218250b8a70;  1 drivers
v0000021824ef2260_0 .net "w2", 0 0, L_00000218250b8b50;  1 drivers
S_0000021824f0eed0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0ed40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b8bc0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b8c30 .functor AND 1, L_0000021825094bd0, L_00000218250b8bc0, C4<1>, C4<1>;
L_00000218250b8d10 .functor AND 1, L_00000218250b77a0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b8df0 .functor OR 1, L_00000218250b8c30, L_00000218250b8d10, C4<0>, C4<0>;
v0000021824ef2bc0_0 .net "i0", 0 0, L_0000021825094bd0;  1 drivers
v0000021824ef10e0_0 .net "i1", 0 0, L_00000218250b77a0;  alias, 1 drivers
v0000021824ef2760_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef1400_0 .net "not_j", 0 0, L_00000218250b8bc0;  1 drivers
v0000021824ef2a80_0 .net "o", 0 0, L_00000218250b8df0;  1 drivers
v0000021824ef2800_0 .net "w1", 0 0, L_00000218250b8c30;  1 drivers
v0000021824ef1ae0_0 .net "w2", 0 0, L_00000218250b8d10;  1 drivers
S_0000021824f10fa0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0ed40;
 .timescale -9 -12;
S_0000021824f107d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0ed40;
 .timescale -9 -12;
S_0000021824f0f6a0 .scope generate, "bit_logic[2]" "bit_logic[2]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5aa0 .param/l "k" 0 8 45, +C4<010>;
v0000021824ef3020_0 .net "left_val", 0 0, L_0000021825094090;  1 drivers
v0000021824ef2300_0 .net "right_val", 0 0, L_0000021825094ef0;  1 drivers
v0000021824ef2940_0 .net "target_val", 0 0, L_00000218250b7880;  1 drivers
S_0000021824f0dc10 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0f6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b8e60 .functor NOT 1, L_0000021825094d10, C4<0>, C4<0>, C4<0>;
L_00000218250b8ed0 .functor AND 1, L_0000021825094090, L_00000218250b8e60, C4<1>, C4<1>;
L_00000218250b7810 .functor AND 1, L_0000021825094ef0, L_0000021825094d10, C4<1>, C4<1>;
L_00000218250b7880 .functor OR 1, L_00000218250b8ed0, L_00000218250b7810, C4<0>, C4<0>;
v0000021824ef0be0_0 .net "i0", 0 0, L_0000021825094090;  alias, 1 drivers
v0000021824ef1c20_0 .net "i1", 0 0, L_0000021825094ef0;  alias, 1 drivers
v0000021824ef2c60_0 .net "j", 0 0, L_0000021825094d10;  1 drivers
v0000021824ef1cc0_0 .net "not_j", 0 0, L_00000218250b8e60;  1 drivers
v0000021824ef2d00_0 .net "o", 0 0, L_00000218250b7880;  alias, 1 drivers
v0000021824ef15e0_0 .net "w1", 0 0, L_00000218250b8ed0;  1 drivers
v0000021824ef2f80_0 .net "w2", 0 0, L_00000218250b7810;  1 drivers
S_0000021824f11130 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0f6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b7960 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b9800 .functor AND 1, L_0000021825094db0, L_00000218250b7960, C4<1>, C4<1>;
L_00000218250b9790 .functor AND 1, L_00000218250b7880, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b9480 .functor OR 1, L_00000218250b9800, L_00000218250b9790, C4<0>, C4<0>;
v0000021824ef1540_0 .net "i0", 0 0, L_0000021825094db0;  1 drivers
v0000021824ef1040_0 .net "i1", 0 0, L_00000218250b7880;  alias, 1 drivers
v0000021824ef2e40_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef1680_0 .net "not_j", 0 0, L_00000218250b7960;  1 drivers
v0000021824ef1860_0 .net "o", 0 0, L_00000218250b9480;  1 drivers
v0000021824ef1ea0_0 .net "w1", 0 0, L_00000218250b9800;  1 drivers
v0000021824ef0c80_0 .net "w2", 0 0, L_00000218250b9790;  1 drivers
S_0000021824f0f9c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0f6a0;
 .timescale -9 -12;
S_0000021824f10640 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0f6a0;
 .timescale -9 -12;
S_0000021824f0f380 .scope generate, "bit_logic[3]" "bit_logic[3]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5ae0 .param/l "k" 0 8 45, +C4<011>;
v0000021824ef14a0_0 .net "left_val", 0 0, L_0000021825095b70;  1 drivers
v0000021824ef29e0_0 .net "right_val", 0 0, L_0000021825095030;  1 drivers
v0000021824ef21c0_0 .net "target_val", 0 0, L_00000218250b9250;  1 drivers
S_0000021824f0f060 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250baa60 .functor NOT 1, L_0000021825094e50, C4<0>, C4<0>, C4<0>;
L_00000218250ba280 .functor AND 1, L_0000021825095b70, L_00000218250baa60, C4<1>, C4<1>;
L_00000218250b9f00 .functor AND 1, L_0000021825095030, L_0000021825094e50, C4<1>, C4<1>;
L_00000218250b9250 .functor OR 1, L_00000218250ba280, L_00000218250b9f00, C4<0>, C4<0>;
v0000021824ef28a0_0 .net "i0", 0 0, L_0000021825095b70;  alias, 1 drivers
v0000021824ef26c0_0 .net "i1", 0 0, L_0000021825095030;  alias, 1 drivers
v0000021824ef2ee0_0 .net "j", 0 0, L_0000021825094e50;  1 drivers
v0000021824ef2da0_0 .net "not_j", 0 0, L_00000218250baa60;  1 drivers
v0000021824ef0960_0 .net "o", 0 0, L_00000218250b9250;  alias, 1 drivers
v0000021824ef0d20_0 .net "w1", 0 0, L_00000218250ba280;  1 drivers
v0000021824ef0a00_0 .net "w2", 0 0, L_00000218250b9f00;  1 drivers
S_0000021824f0e3e0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b9fe0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250ba6e0 .functor AND 1, L_0000021825095df0, L_00000218250b9fe0, C4<1>, C4<1>;
L_00000218250b9870 .functor AND 1, L_00000218250b9250, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250ba2f0 .functor OR 1, L_00000218250ba6e0, L_00000218250b9870, C4<0>, C4<0>;
v0000021824ef1720_0 .net "i0", 0 0, L_0000021825095df0;  1 drivers
v0000021824ef2440_0 .net "i1", 0 0, L_00000218250b9250;  alias, 1 drivers
v0000021824ef23a0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef17c0_0 .net "not_j", 0 0, L_00000218250b9fe0;  1 drivers
v0000021824ef1220_0 .net "o", 0 0, L_00000218250ba2f0;  1 drivers
v0000021824ef1900_0 .net "w1", 0 0, L_00000218250ba6e0;  1 drivers
v0000021824ef0dc0_0 .net "w2", 0 0, L_00000218250b9870;  1 drivers
S_0000021824f0e700 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0f380;
 .timescale -9 -12;
S_0000021824f0f1f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0f380;
 .timescale -9 -12;
S_0000021824f0fb50 .scope generate, "bit_logic[4]" "bit_logic[4]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5620 .param/l "k" 0 8 45, +C4<0100>;
v0000021824ef0f00_0 .net "left_val", 0 0, L_0000021825095850;  1 drivers
v0000021824ef0fa0_0 .net "right_val", 0 0, L_00000218250958f0;  1 drivers
v0000021824ef12c0_0 .net "target_val", 0 0, L_00000218250ba4b0;  1 drivers
S_0000021824f0d120 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0fb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ba210 .functor NOT 1, L_0000021825095cb0, C4<0>, C4<0>, C4<0>;
L_00000218250ba0c0 .functor AND 1, L_0000021825095850, L_00000218250ba210, C4<1>, C4<1>;
L_00000218250ba7c0 .functor AND 1, L_00000218250958f0, L_0000021825095cb0, C4<1>, C4<1>;
L_00000218250ba4b0 .functor OR 1, L_00000218250ba0c0, L_00000218250ba7c0, C4<0>, C4<0>;
v0000021824ef1180_0 .net "i0", 0 0, L_0000021825095850;  alias, 1 drivers
v0000021824ef24e0_0 .net "i1", 0 0, L_00000218250958f0;  alias, 1 drivers
v0000021824ef0e60_0 .net "j", 0 0, L_0000021825095cb0;  1 drivers
v0000021824ef19a0_0 .net "not_j", 0 0, L_00000218250ba210;  1 drivers
v0000021824ef1d60_0 .net "o", 0 0, L_00000218250ba4b0;  alias, 1 drivers
v0000021824ef0aa0_0 .net "w1", 0 0, L_00000218250ba0c0;  1 drivers
v0000021824ef1e00_0 .net "w2", 0 0, L_00000218250ba7c0;  1 drivers
S_0000021824f10960 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0fb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ba750 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250bab40 .functor AND 1, L_0000021825095670, L_00000218250ba750, C4<1>, C4<1>;
L_00000218250baad0 .functor AND 1, L_00000218250ba4b0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b9bf0 .functor OR 1, L_00000218250bab40, L_00000218250baad0, C4<0>, C4<0>;
v0000021824ef0b40_0 .net "i0", 0 0, L_0000021825095670;  1 drivers
v0000021824ef1f40_0 .net "i1", 0 0, L_00000218250ba4b0;  alias, 1 drivers
v0000021824ef1fe0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef2580_0 .net "not_j", 0 0, L_00000218250ba750;  1 drivers
v0000021824ef2080_0 .net "o", 0 0, L_00000218250b9bf0;  1 drivers
v0000021824ef2120_0 .net "w1", 0 0, L_00000218250bab40;  1 drivers
v0000021824ef2620_0 .net "w2", 0 0, L_00000218250baad0;  1 drivers
S_0000021824f0dda0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0fb50;
 .timescale -9 -12;
S_0000021824f0fce0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0fb50;
 .timescale -9 -12;
S_0000021824f0d2b0 .scope generate, "bit_logic[5]" "bit_logic[5]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5220 .param/l "k" 0 8 45, +C4<0101>;
v0000021824ef5780_0 .net "left_val", 0 0, L_0000021825094310;  1 drivers
v0000021824ef5320_0 .net "right_val", 0 0, L_0000021825095a30;  1 drivers
v0000021824ef3520_0 .net "target_val", 0 0, L_00000218250b9f70;  1 drivers
S_0000021824f11450 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b9090 .functor NOT 1, L_0000021825094130, C4<0>, C4<0>, C4<0>;
L_00000218250b9640 .functor AND 1, L_0000021825094310, L_00000218250b9090, C4<1>, C4<1>;
L_00000218250b99c0 .functor AND 1, L_0000021825095a30, L_0000021825094130, C4<1>, C4<1>;
L_00000218250b9f70 .functor OR 1, L_00000218250b9640, L_00000218250b99c0, C4<0>, C4<0>;
v0000021824ef53c0_0 .net "i0", 0 0, L_0000021825094310;  alias, 1 drivers
v0000021824ef5140_0 .net "i1", 0 0, L_0000021825095a30;  alias, 1 drivers
v0000021824ef4a60_0 .net "j", 0 0, L_0000021825094130;  1 drivers
v0000021824ef4b00_0 .net "not_j", 0 0, L_00000218250b9090;  1 drivers
v0000021824ef4ba0_0 .net "o", 0 0, L_00000218250b9f70;  alias, 1 drivers
v0000021824ef44c0_0 .net "w1", 0 0, L_00000218250b9640;  1 drivers
v0000021824ef46a0_0 .net "w2", 0 0, L_00000218250b99c0;  1 drivers
S_0000021824f10af0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ba130 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b98e0 .functor AND 1, L_0000021825095c10, L_00000218250ba130, C4<1>, C4<1>;
L_00000218250b9950 .functor AND 1, L_00000218250b9f70, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b94f0 .functor OR 1, L_00000218250b98e0, L_00000218250b9950, C4<0>, C4<0>;
v0000021824ef4560_0 .net "i0", 0 0, L_0000021825095c10;  1 drivers
v0000021824ef3160_0 .net "i1", 0 0, L_00000218250b9f70;  alias, 1 drivers
v0000021824ef4240_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef5820_0 .net "not_j", 0 0, L_00000218250ba130;  1 drivers
v0000021824ef4f60_0 .net "o", 0 0, L_00000218250b94f0;  1 drivers
v0000021824ef3c00_0 .net "w1", 0 0, L_00000218250b98e0;  1 drivers
v0000021824ef5280_0 .net "w2", 0 0, L_00000218250b9950;  1 drivers
S_0000021824f112c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0d2b0;
 .timescale -9 -12;
S_0000021824f0fe70 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0d2b0;
 .timescale -9 -12;
S_0000021824f0d8f0 .scope generate, "bit_logic[6]" "bit_logic[6]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de50a0 .param/l "k" 0 8 45, +C4<0110>;
v0000021824ef32a0_0 .net "left_val", 0 0, L_0000021825095fd0;  1 drivers
v0000021824ef4420_0 .net "right_val", 0 0, L_0000021825096110;  1 drivers
v0000021824ef4ce0_0 .net "target_val", 0 0, L_00000218250b9a30;  1 drivers
S_0000021824f0d440 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f0d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ba8a0 .functor NOT 1, L_0000021825095d50, C4<0>, C4<0>, C4<0>;
L_00000218250ba360 .functor AND 1, L_0000021825095fd0, L_00000218250ba8a0, C4<1>, C4<1>;
L_00000218250ba830 .functor AND 1, L_0000021825096110, L_0000021825095d50, C4<1>, C4<1>;
L_00000218250b9a30 .functor OR 1, L_00000218250ba360, L_00000218250ba830, C4<0>, C4<0>;
v0000021824ef3e80_0 .net "i0", 0 0, L_0000021825095fd0;  alias, 1 drivers
v0000021824ef51e0_0 .net "i1", 0 0, L_0000021825096110;  alias, 1 drivers
v0000021824ef4880_0 .net "j", 0 0, L_0000021825095d50;  1 drivers
v0000021824ef58c0_0 .net "not_j", 0 0, L_00000218250ba8a0;  1 drivers
v0000021824ef41a0_0 .net "o", 0 0, L_00000218250b9a30;  alias, 1 drivers
v0000021824ef4c40_0 .net "w1", 0 0, L_00000218250ba360;  1 drivers
v0000021824ef50a0_0 .net "w2", 0 0, L_00000218250ba830;  1 drivers
S_0000021824f10000 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f0d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ba3d0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b8fb0 .functor AND 1, L_0000021825095e90, L_00000218250ba3d0, C4<1>, C4<1>;
L_00000218250b9aa0 .functor AND 1, L_00000218250b9a30, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b9020 .functor OR 1, L_00000218250b8fb0, L_00000218250b9aa0, C4<0>, C4<0>;
v0000021824ef4740_0 .net "i0", 0 0, L_0000021825095e90;  1 drivers
v0000021824ef56e0_0 .net "i1", 0 0, L_00000218250b9a30;  alias, 1 drivers
v0000021824ef3200_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef3700_0 .net "not_j", 0 0, L_00000218250ba3d0;  1 drivers
v0000021824ef4060_0 .net "o", 0 0, L_00000218250b9020;  1 drivers
v0000021824ef5460_0 .net "w1", 0 0, L_00000218250b8fb0;  1 drivers
v0000021824ef4ec0_0 .net "w2", 0 0, L_00000218250b9aa0;  1 drivers
S_0000021824f115e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f0d8f0;
 .timescale -9 -12;
S_0000021824f0d5d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f0d8f0;
 .timescale -9 -12;
S_0000021824f10190 .scope generate, "bit_logic[7]" "bit_logic[7]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de54e0 .param/l "k" 0 8 45, +C4<0111>;
v0000021824ef35c0_0 .net "left_val", 0 0, L_0000021825097a10;  1 drivers
v0000021824ef3660_0 .net "right_val", 0 0, L_0000021825097330;  1 drivers
v0000021824ef4380_0 .net "target_val", 0 0, L_00000218250b9720;  1 drivers
S_0000021824f10320 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f10190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b9b10 .functor NOT 1, L_00000218250961b0, C4<0>, C4<0>, C4<0>;
L_00000218250b96b0 .functor AND 1, L_0000021825097a10, L_00000218250b9b10, C4<1>, C4<1>;
L_00000218250b9410 .functor AND 1, L_0000021825097330, L_00000218250961b0, C4<1>, C4<1>;
L_00000218250b9720 .functor OR 1, L_00000218250b96b0, L_00000218250b9410, C4<0>, C4<0>;
v0000021824ef3f20_0 .net "i0", 0 0, L_0000021825097a10;  alias, 1 drivers
v0000021824ef38e0_0 .net "i1", 0 0, L_0000021825097330;  alias, 1 drivers
v0000021824ef3ac0_0 .net "j", 0 0, L_00000218250961b0;  1 drivers
v0000021824ef3a20_0 .net "not_j", 0 0, L_00000218250b9b10;  1 drivers
v0000021824ef47e0_0 .net "o", 0 0, L_00000218250b9720;  alias, 1 drivers
v0000021824ef3fc0_0 .net "w1", 0 0, L_00000218250b96b0;  1 drivers
v0000021824ef3480_0 .net "w2", 0 0, L_00000218250b9410;  1 drivers
S_0000021824f0da80 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f10190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ba440 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b9b80 .functor AND 1, L_00000218250966b0, L_00000218250ba440, C4<1>, C4<1>;
L_00000218250b9100 .functor AND 1, L_00000218250b9720, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250ba050 .functor OR 1, L_00000218250b9b80, L_00000218250b9100, C4<0>, C4<0>;
v0000021824ef4920_0 .net "i0", 0 0, L_00000218250966b0;  1 drivers
v0000021824ef3340_0 .net "i1", 0 0, L_00000218250b9720;  alias, 1 drivers
v0000021824ef5000_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef33e0_0 .net "not_j", 0 0, L_00000218250ba440;  1 drivers
v0000021824ef42e0_0 .net "o", 0 0, L_00000218250ba050;  1 drivers
v0000021824ef3980_0 .net "w1", 0 0, L_00000218250b9b80;  1 drivers
v0000021824ef4d80_0 .net "w2", 0 0, L_00000218250b9100;  1 drivers
S_0000021824f11770 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f10190;
 .timescale -9 -12;
S_0000021824f0d760 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f10190;
 .timescale -9 -12;
S_0000021824f11900 .scope generate, "bit_logic[8]" "bit_logic[8]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5a60 .param/l "k" 0 8 45, +C4<01000>;
v0000021824ef60e0_0 .net "left_val", 0 0, L_0000021825097dd0;  1 drivers
v0000021824ef7760_0 .net "right_val", 0 0, L_0000021825096750;  1 drivers
v0000021824ef6400_0 .net "target_val", 0 0, L_00000218250b9cd0;  1 drivers
S_0000021824f11a90 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f11900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b9e90 .functor NOT 1, L_0000021825097e70, C4<0>, C4<0>, C4<0>;
L_00000218250ba1a0 .functor AND 1, L_0000021825097dd0, L_00000218250b9e90, C4<1>, C4<1>;
L_00000218250b9c60 .functor AND 1, L_0000021825096750, L_0000021825097e70, C4<1>, C4<1>;
L_00000218250b9cd0 .functor OR 1, L_00000218250ba1a0, L_00000218250b9c60, C4<0>, C4<0>;
v0000021824ef5500_0 .net "i0", 0 0, L_0000021825097dd0;  alias, 1 drivers
v0000021824ef4100_0 .net "i1", 0 0, L_0000021825096750;  alias, 1 drivers
v0000021824ef4600_0 .net "j", 0 0, L_0000021825097e70;  1 drivers
v0000021824ef55a0_0 .net "not_j", 0 0, L_00000218250b9e90;  1 drivers
v0000021824ef37a0_0 .net "o", 0 0, L_00000218250b9cd0;  alias, 1 drivers
v0000021824ef3b60_0 .net "w1", 0 0, L_00000218250ba1a0;  1 drivers
v0000021824ef4e20_0 .net "w2", 0 0, L_00000218250b9c60;  1 drivers
S_0000021824f0e0c0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f11900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b9d40 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250ba910 .functor AND 1, L_00000218250969d0, L_00000218250b9d40, C4<1>, C4<1>;
L_00000218250b9170 .functor AND 1, L_00000218250b9cd0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250ba520 .functor OR 1, L_00000218250ba910, L_00000218250b9170, C4<0>, C4<0>;
v0000021824ef3ca0_0 .net "i0", 0 0, L_00000218250969d0;  1 drivers
v0000021824ef3840_0 .net "i1", 0 0, L_00000218250b9cd0;  alias, 1 drivers
v0000021824ef49c0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef5640_0 .net "not_j", 0 0, L_00000218250b9d40;  1 drivers
v0000021824ef3d40_0 .net "o", 0 0, L_00000218250ba520;  1 drivers
v0000021824ef3de0_0 .net "w1", 0 0, L_00000218250ba910;  1 drivers
v0000021824ef7940_0 .net "w2", 0 0, L_00000218250b9170;  1 drivers
S_0000021824f11c20 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f11900;
 .timescale -9 -12;
S_0000021824f11db0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f11900;
 .timescale -9 -12;
S_0000021824f11f40 .scope generate, "bit_logic[9]" "bit_logic[9]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5a20 .param/l "k" 0 8 45, +C4<01001>;
v0000021824ef6860_0 .net "left_val", 0 0, L_0000021825096e30;  1 drivers
v0000021824ef6900_0 .net "right_val", 0 0, L_0000021825098550;  1 drivers
v0000021824ef7b20_0 .net "target_val", 0 0, L_00000218250b9e20;  1 drivers
S_0000021824f0df30 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f11f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ba980 .functor NOT 1, L_00000218250967f0, C4<0>, C4<0>, C4<0>;
L_00000218250ba590 .functor AND 1, L_0000021825096e30, L_00000218250ba980, C4<1>, C4<1>;
L_00000218250b9db0 .functor AND 1, L_0000021825098550, L_00000218250967f0, C4<1>, C4<1>;
L_00000218250b9e20 .functor OR 1, L_00000218250ba590, L_00000218250b9db0, C4<0>, C4<0>;
v0000021824ef6040_0 .net "i0", 0 0, L_0000021825096e30;  alias, 1 drivers
v0000021824ef5be0_0 .net "i1", 0 0, L_0000021825098550;  alias, 1 drivers
v0000021824ef7da0_0 .net "j", 0 0, L_00000218250967f0;  1 drivers
v0000021824ef7bc0_0 .net "not_j", 0 0, L_00000218250ba980;  1 drivers
v0000021824ef6540_0 .net "o", 0 0, L_00000218250b9e20;  alias, 1 drivers
v0000021824ef6180_0 .net "w1", 0 0, L_00000218250ba590;  1 drivers
v0000021824ef79e0_0 .net "w2", 0 0, L_00000218250b9db0;  1 drivers
S_0000021824f120d0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f11f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b9560 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250ba600 .functor AND 1, L_0000021825097790, L_00000218250b9560, C4<1>, C4<1>;
L_00000218250ba9f0 .functor AND 1, L_00000218250b9e20, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b91e0 .functor OR 1, L_00000218250ba600, L_00000218250ba9f0, C4<0>, C4<0>;
v0000021824ef6f40_0 .net "i0", 0 0, L_0000021825097790;  1 drivers
v0000021824ef69a0_0 .net "i1", 0 0, L_00000218250b9e20;  alias, 1 drivers
v0000021824ef7260_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef78a0_0 .net "not_j", 0 0, L_00000218250b9560;  1 drivers
v0000021824ef65e0_0 .net "o", 0 0, L_00000218250b91e0;  1 drivers
v0000021824ef7c60_0 .net "w1", 0 0, L_00000218250ba600;  1 drivers
v0000021824ef6a40_0 .net "w2", 0 0, L_00000218250ba9f0;  1 drivers
S_0000021824f12260 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f11f40;
 .timescale -9 -12;
S_0000021824f0e250 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f11f40;
 .timescale -9 -12;
S_0000021824f123f0 .scope generate, "bit_logic[10]" "bit_logic[10]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5b60 .param/l "k" 0 8 45, +C4<01010>;
v0000021824ef7ee0_0 .net "left_val", 0 0, L_0000021825097bf0;  1 drivers
v0000021824ef6b80_0 .net "right_val", 0 0, L_00000218250985f0;  1 drivers
v0000021824ef62c0_0 .net "target_val", 0 0, L_00000218250b9330;  1 drivers
S_0000021824f12580 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f123f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ba670 .functor NOT 1, L_00000218250971f0, C4<0>, C4<0>, C4<0>;
L_00000218250b95d0 .functor AND 1, L_0000021825097bf0, L_00000218250ba670, C4<1>, C4<1>;
L_00000218250b92c0 .functor AND 1, L_00000218250985f0, L_00000218250971f0, C4<1>, C4<1>;
L_00000218250b9330 .functor OR 1, L_00000218250b95d0, L_00000218250b92c0, C4<0>, C4<0>;
v0000021824ef7a80_0 .net "i0", 0 0, L_0000021825097bf0;  alias, 1 drivers
v0000021824ef7120_0 .net "i1", 0 0, L_00000218250985f0;  alias, 1 drivers
v0000021824ef76c0_0 .net "j", 0 0, L_00000218250971f0;  1 drivers
v0000021824ef5dc0_0 .net "not_j", 0 0, L_00000218250ba670;  1 drivers
v0000021824ef6ea0_0 .net "o", 0 0, L_00000218250b9330;  alias, 1 drivers
v0000021824ef7d00_0 .net "w1", 0 0, L_00000218250b95d0;  1 drivers
v0000021824ef5960_0 .net "w2", 0 0, L_00000218250b92c0;  1 drivers
S_0000021824f0e570 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f123f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b93a0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250bb400 .functor AND 1, L_0000021825096ed0, L_00000218250b93a0, C4<1>, C4<1>;
L_00000218250bba90 .functor AND 1, L_00000218250b9330, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250bb550 .functor OR 1, L_00000218250bb400, L_00000218250bba90, C4<0>, C4<0>;
v0000021824ef6ae0_0 .net "i0", 0 0, L_0000021825096ed0;  1 drivers
v0000021824ef6fe0_0 .net "i1", 0 0, L_00000218250b9330;  alias, 1 drivers
v0000021824ef6720_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef5c80_0 .net "not_j", 0 0, L_00000218250b93a0;  1 drivers
v0000021824ef7e40_0 .net "o", 0 0, L_00000218250bb550;  1 drivers
v0000021824ef6220_0 .net "w1", 0 0, L_00000218250bb400;  1 drivers
v0000021824ef5aa0_0 .net "w2", 0 0, L_00000218250bba90;  1 drivers
S_0000021824f12710 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f123f0;
 .timescale -9 -12;
S_0000021824f128a0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f123f0;
 .timescale -9 -12;
S_0000021824f12a30 .scope generate, "bit_logic[11]" "bit_logic[11]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4da0 .param/l "k" 0 8 45, +C4<01011>;
v0000021824ef6e00_0 .net "left_val", 0 0, L_0000021825098410;  1 drivers
v0000021824ef8020_0 .net "right_val", 0 0, L_0000021825097290;  1 drivers
v0000021824ef7300_0 .net "target_val", 0 0, L_00000218250bb940;  1 drivers
S_0000021824f12d50 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f12a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250bb010 .functor NOT 1, L_00000218250989b0, C4<0>, C4<0>, C4<0>;
L_00000218250bb710 .functor AND 1, L_0000021825098410, L_00000218250bb010, C4<1>, C4<1>;
L_00000218250bad70 .functor AND 1, L_0000021825097290, L_00000218250989b0, C4<1>, C4<1>;
L_00000218250bb940 .functor OR 1, L_00000218250bb710, L_00000218250bad70, C4<0>, C4<0>;
v0000021824ef5d20_0 .net "i0", 0 0, L_0000021825098410;  alias, 1 drivers
v0000021824ef5e60_0 .net "i1", 0 0, L_0000021825097290;  alias, 1 drivers
v0000021824ef5b40_0 .net "j", 0 0, L_00000218250989b0;  1 drivers
v0000021824ef64a0_0 .net "not_j", 0 0, L_00000218250bb010;  1 drivers
v0000021824ef6360_0 .net "o", 0 0, L_00000218250bb940;  alias, 1 drivers
v0000021824ef6c20_0 .net "w1", 0 0, L_00000218250bb710;  1 drivers
v0000021824ef6cc0_0 .net "w2", 0 0, L_00000218250bad70;  1 drivers
S_0000021824f12bc0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f12a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250bae50 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250bb240 .functor AND 1, L_0000021825096a70, L_00000218250bae50, C4<1>, C4<1>;
L_00000218250bb390 .functor AND 1, L_00000218250bb940, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250bb9b0 .functor OR 1, L_00000218250bb240, L_00000218250bb390, C4<0>, C4<0>;
v0000021824ef7080_0 .net "i0", 0 0, L_0000021825096a70;  1 drivers
v0000021824ef6d60_0 .net "i1", 0 0, L_00000218250bb940;  alias, 1 drivers
v0000021824ef5f00_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef6680_0 .net "not_j", 0 0, L_00000218250bae50;  1 drivers
v0000021824ef67c0_0 .net "o", 0 0, L_00000218250bb9b0;  1 drivers
v0000021824ef71c0_0 .net "w1", 0 0, L_00000218250bb240;  1 drivers
v0000021824ef7f80_0 .net "w2", 0 0, L_00000218250bb390;  1 drivers
S_0000021824f12ee0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f12a30;
 .timescale -9 -12;
S_0000021824f13070 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f12a30;
 .timescale -9 -12;
S_0000021824f13200 .scope generate, "bit_logic[12]" "bit_logic[12]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5260 .param/l "k" 0 8 45, +C4<01100>;
v0000021824ef88e0_0 .net "left_val", 0 0, L_0000021825097f10;  1 drivers
v0000021824ef9ba0_0 .net "right_val", 0 0, L_00000218250964d0;  1 drivers
v0000021824ef85c0_0 .net "target_val", 0 0, L_00000218250bb1d0;  1 drivers
S_0000021824f13390 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f13200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250bb470 .functor NOT 1, L_0000021825098370, C4<0>, C4<0>, C4<0>;
L_00000218250bba20 .functor AND 1, L_0000021825097f10, L_00000218250bb470, C4<1>, C4<1>;
L_00000218250babb0 .functor AND 1, L_00000218250964d0, L_0000021825098370, C4<1>, C4<1>;
L_00000218250bb1d0 .functor OR 1, L_00000218250bba20, L_00000218250babb0, C4<0>, C4<0>;
v0000021824ef73a0_0 .net "i0", 0 0, L_0000021825097f10;  alias, 1 drivers
v0000021824ef5fa0_0 .net "i1", 0 0, L_00000218250964d0;  alias, 1 drivers
v0000021824ef7440_0 .net "j", 0 0, L_0000021825098370;  1 drivers
v0000021824ef74e0_0 .net "not_j", 0 0, L_00000218250bb470;  1 drivers
v0000021824ef7800_0 .net "o", 0 0, L_00000218250bb1d0;  alias, 1 drivers
v0000021824ef7580_0 .net "w1", 0 0, L_00000218250bba20;  1 drivers
v0000021824ef7620_0 .net "w2", 0 0, L_00000218250babb0;  1 drivers
S_0000021824f139d0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f13200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250bb4e0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250bac20 .functor AND 1, L_00000218250984b0, L_00000218250bb4e0, C4<1>, C4<1>;
L_00000218250bac90 .functor AND 1, L_00000218250bb1d0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250bb5c0 .functor OR 1, L_00000218250bac20, L_00000218250bac90, C4<0>, C4<0>;
v0000021824ef80c0_0 .net "i0", 0 0, L_00000218250984b0;  1 drivers
v0000021824ef5a00_0 .net "i1", 0 0, L_00000218250bb1d0;  alias, 1 drivers
v0000021824ef94c0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824efa140_0 .net "not_j", 0 0, L_00000218250bb4e0;  1 drivers
v0000021824ef83e0_0 .net "o", 0 0, L_00000218250bb5c0;  1 drivers
v0000021824ef8e80_0 .net "w1", 0 0, L_00000218250bac20;  1 drivers
v0000021824ef9e20_0 .net "w2", 0 0, L_00000218250bac90;  1 drivers
S_0000021824f13520 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f13200;
 .timescale -9 -12;
S_0000021824f14b00 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f13200;
 .timescale -9 -12;
S_0000021824f14010 .scope generate, "bit_logic[13]" "bit_logic[13]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4c20 .param/l "k" 0 8 45, +C4<01101>;
v0000021824ef9740_0 .net "left_val", 0 0, L_0000021825096570;  1 drivers
v0000021824ef8fc0_0 .net "right_val", 0 0, L_0000021825096610;  1 drivers
v0000021824ef9100_0 .net "target_val", 0 0, L_00000218250bb780;  1 drivers
S_0000021824f13e80 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f14010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250bb8d0 .functor NOT 1, L_00000218250973d0, C4<0>, C4<0>, C4<0>;
L_00000218250bade0 .functor AND 1, L_0000021825096570, L_00000218250bb8d0, C4<1>, C4<1>;
L_00000218250bb080 .functor AND 1, L_0000021825096610, L_00000218250973d0, C4<1>, C4<1>;
L_00000218250bb780 .functor OR 1, L_00000218250bade0, L_00000218250bb080, C4<0>, C4<0>;
v0000021824ef8340_0 .net "i0", 0 0, L_0000021825096570;  alias, 1 drivers
v0000021824ef8ca0_0 .net "i1", 0 0, L_0000021825096610;  alias, 1 drivers
v0000021824efa5a0_0 .net "j", 0 0, L_00000218250973d0;  1 drivers
v0000021824ef9060_0 .net "not_j", 0 0, L_00000218250bb8d0;  1 drivers
v0000021824efa320_0 .net "o", 0 0, L_00000218250bb780;  alias, 1 drivers
v0000021824ef8660_0 .net "w1", 0 0, L_00000218250bade0;  1 drivers
v0000021824ef9c40_0 .net "w2", 0 0, L_00000218250bb080;  1 drivers
S_0000021824f13cf0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f14010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250bad00 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250bb860 .functor AND 1, L_0000021825096bb0, L_00000218250bad00, C4<1>, C4<1>;
L_00000218250bb630 .functor AND 1, L_00000218250bb780, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250bb2b0 .functor OR 1, L_00000218250bb860, L_00000218250bb630, C4<0>, C4<0>;
v0000021824ef8520_0 .net "i0", 0 0, L_0000021825096bb0;  1 drivers
v0000021824ef9ce0_0 .net "i1", 0 0, L_00000218250bb780;  alias, 1 drivers
v0000021824ef8ac0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef9420_0 .net "not_j", 0 0, L_00000218250bad00;  1 drivers
v0000021824ef82a0_0 .net "o", 0 0, L_00000218250bb2b0;  1 drivers
v0000021824efa1e0_0 .net "w1", 0 0, L_00000218250bb860;  1 drivers
v0000021824ef8b60_0 .net "w2", 0 0, L_00000218250bb630;  1 drivers
S_0000021824f147e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f14010;
 .timescale -9 -12;
S_0000021824f136b0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f14010;
 .timescale -9 -12;
S_0000021824f141a0 .scope generate, "bit_logic[14]" "bit_logic[14]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de56a0 .param/l "k" 0 8 45, +C4<01110>;
v0000021824ef8c00_0 .net "left_val", 0 0, L_0000021825098870;  1 drivers
v0000021824efa0a0_0 .net "right_val", 0 0, L_0000021825098a50;  1 drivers
v0000021824efa820_0 .net "target_val", 0 0, L_00000218250bb6a0;  1 drivers
S_0000021824f13b60 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f141a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250bb7f0 .functor NOT 1, L_0000021825098690, C4<0>, C4<0>, C4<0>;
L_00000218250baec0 .functor AND 1, L_0000021825098870, L_00000218250bb7f0, C4<1>, C4<1>;
L_00000218250baf30 .functor AND 1, L_0000021825098a50, L_0000021825098690, C4<1>, C4<1>;
L_00000218250bb6a0 .functor OR 1, L_00000218250baec0, L_00000218250baf30, C4<0>, C4<0>;
v0000021824ef9240_0 .net "i0", 0 0, L_0000021825098870;  alias, 1 drivers
v0000021824efa280_0 .net "i1", 0 0, L_0000021825098a50;  alias, 1 drivers
v0000021824ef8160_0 .net "j", 0 0, L_0000021825098690;  1 drivers
v0000021824efa3c0_0 .net "not_j", 0 0, L_00000218250bb7f0;  1 drivers
v0000021824efa460_0 .net "o", 0 0, L_00000218250bb6a0;  alias, 1 drivers
v0000021824ef92e0_0 .net "w1", 0 0, L_00000218250baec0;  1 drivers
v0000021824efa500_0 .net "w2", 0 0, L_00000218250baf30;  1 drivers
S_0000021824f14650 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f141a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250bafa0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250bb0f0 .functor AND 1, L_0000021825096890, L_00000218250bafa0, C4<1>, C4<1>;
L_00000218250bb160 .functor AND 1, L_00000218250bb6a0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250bb320 .functor OR 1, L_00000218250bb0f0, L_00000218250bb160, C4<0>, C4<0>;
v0000021824efa640_0 .net "i0", 0 0, L_0000021825096890;  1 drivers
v0000021824efa6e0_0 .net "i1", 0 0, L_00000218250bb6a0;  alias, 1 drivers
v0000021824efa8c0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef8840_0 .net "not_j", 0 0, L_00000218250bafa0;  1 drivers
v0000021824efa780_0 .net "o", 0 0, L_00000218250bb320;  1 drivers
v0000021824ef9380_0 .net "w1", 0 0, L_00000218250bb0f0;  1 drivers
v0000021824ef8980_0 .net "w2", 0 0, L_00000218250bb160;  1 drivers
S_0000021824f14970 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f141a0;
 .timescale -9 -12;
S_0000021824f14330 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f141a0;
 .timescale -9 -12;
S_0000021824f14c90 .scope generate, "bit_logic[15]" "bit_logic[15]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de58a0 .param/l "k" 0 8 45, +C4<01111>;
v0000021824ef8de0_0 .net "left_val", 0 0, L_0000021825097150;  1 drivers
v0000021824ef8d40_0 .net "right_val", 0 0, L_0000021825097470;  1 drivers
v0000021824ef8f20_0 .net "target_val", 0 0, L_00000218250b40f0;  1 drivers
S_0000021824f13840 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f14c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b55f0 .functor NOT 1, L_0000021825098af0, C4<0>, C4<0>, C4<0>;
L_00000218250b3d00 .functor AND 1, L_0000021825097150, L_00000218250b55f0, C4<1>, C4<1>;
L_00000218250b4320 .functor AND 1, L_0000021825097470, L_0000021825098af0, C4<1>, C4<1>;
L_00000218250b40f0 .functor OR 1, L_00000218250b3d00, L_00000218250b4320, C4<0>, C4<0>;
v0000021824ef8200_0 .net "i0", 0 0, L_0000021825097150;  alias, 1 drivers
v0000021824ef9d80_0 .net "i1", 0 0, L_0000021825097470;  alias, 1 drivers
v0000021824ef8480_0 .net "j", 0 0, L_0000021825098af0;  1 drivers
v0000021824ef9ec0_0 .net "not_j", 0 0, L_00000218250b55f0;  1 drivers
v0000021824ef9600_0 .net "o", 0 0, L_00000218250b40f0;  alias, 1 drivers
v0000021824ef9880_0 .net "w1", 0 0, L_00000218250b3d00;  1 drivers
v0000021824ef8700_0 .net "w2", 0 0, L_00000218250b4320;  1 drivers
S_0000021824f144c0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f14c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b42b0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b41d0 .functor AND 1, L_0000021825097fb0, L_00000218250b42b0, C4<1>, C4<1>;
L_00000218250b4ef0 .functor AND 1, L_00000218250b40f0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b46a0 .functor OR 1, L_00000218250b41d0, L_00000218250b4ef0, C4<0>, C4<0>;
v0000021824ef9f60_0 .net "i0", 0 0, L_0000021825097fb0;  1 drivers
v0000021824ef91a0_0 .net "i1", 0 0, L_00000218250b40f0;  alias, 1 drivers
v0000021824efa000_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824ef87a0_0 .net "not_j", 0 0, L_00000218250b42b0;  1 drivers
v0000021824ef97e0_0 .net "o", 0 0, L_00000218250b46a0;  1 drivers
v0000021824ef9560_0 .net "w1", 0 0, L_00000218250b41d0;  1 drivers
v0000021824ef8a20_0 .net "w2", 0 0, L_00000218250b4ef0;  1 drivers
S_0000021824f14e20 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f14c90;
 .timescale -9 -12;
S_0000021824f17840 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f14c90;
 .timescale -9 -12;
S_0000021824f15450 .scope generate, "bit_logic[16]" "bit_logic[16]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de59a0 .param/l "k" 0 8 45, +C4<010000>;
v0000021824efcee0_0 .net "left_val", 0 0, L_0000021825096930;  1 drivers
v0000021824efa960_0 .net "right_val", 0 0, L_0000021825097510;  1 drivers
v0000021824efc3a0_0 .net "target_val", 0 0, L_00000218250b4390;  1 drivers
S_0000021824f18b00 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f15450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b4240 .functor NOT 1, L_0000021825096430, C4<0>, C4<0>, C4<0>;
L_00000218250b4550 .functor AND 1, L_0000021825096930, L_00000218250b4240, C4<1>, C4<1>;
L_00000218250b4940 .functor AND 1, L_0000021825097510, L_0000021825096430, C4<1>, C4<1>;
L_00000218250b4390 .functor OR 1, L_00000218250b4550, L_00000218250b4940, C4<0>, C4<0>;
v0000021824ef96a0_0 .net "i0", 0 0, L_0000021825096930;  alias, 1 drivers
v0000021824ef9920_0 .net "i1", 0 0, L_0000021825097510;  alias, 1 drivers
v0000021824ef99c0_0 .net "j", 0 0, L_0000021825096430;  1 drivers
v0000021824ef9a60_0 .net "not_j", 0 0, L_00000218250b4240;  1 drivers
v0000021824ef9b00_0 .net "o", 0 0, L_00000218250b4390;  alias, 1 drivers
v0000021824efcb20_0 .net "w1", 0 0, L_00000218250b4550;  1 drivers
v0000021824efd0c0_0 .net "w2", 0 0, L_00000218250b4940;  1 drivers
S_0000021824f16bc0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f15450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b5430 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b4a90 .functor AND 1, L_00000218250987d0, L_00000218250b5430, C4<1>, C4<1>;
L_00000218250b4400 .functor AND 1, L_00000218250b4390, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b5270 .functor OR 1, L_00000218250b4a90, L_00000218250b4400, C4<0>, C4<0>;
v0000021824efb860_0 .net "i0", 0 0, L_00000218250987d0;  1 drivers
v0000021824efabe0_0 .net "i1", 0 0, L_00000218250b4390;  alias, 1 drivers
v0000021824efcf80_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824efae60_0 .net "not_j", 0 0, L_00000218250b5430;  1 drivers
v0000021824efc260_0 .net "o", 0 0, L_00000218250b5270;  1 drivers
v0000021824efc9e0_0 .net "w1", 0 0, L_00000218250b4a90;  1 drivers
v0000021824efd020_0 .net "w2", 0 0, L_00000218250b4400;  1 drivers
S_0000021824f16710 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f15450;
 .timescale -9 -12;
S_0000021824f152c0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f15450;
 .timescale -9 -12;
S_0000021824f184c0 .scope generate, "bit_logic[17]" "bit_logic[17]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de57a0 .param/l "k" 0 8 45, +C4<010001>;
v0000021824efaaa0_0 .net "left_val", 0 0, L_0000021825098910;  1 drivers
v0000021824efc760_0 .net "right_val", 0 0, L_00000218250978d0;  1 drivers
v0000021824efca80_0 .net "target_val", 0 0, L_00000218250b5660;  1 drivers
S_0000021824f18e20 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f184c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b4da0 .functor NOT 1, L_0000021825096b10, C4<0>, C4<0>, C4<0>;
L_00000218250b5200 .functor AND 1, L_0000021825098910, L_00000218250b4da0, C4<1>, C4<1>;
L_00000218250b5190 .functor AND 1, L_00000218250978d0, L_0000021825096b10, C4<1>, C4<1>;
L_00000218250b5660 .functor OR 1, L_00000218250b5200, L_00000218250b5190, C4<0>, C4<0>;
v0000021824efb2c0_0 .net "i0", 0 0, L_0000021825098910;  alias, 1 drivers
v0000021824efaa00_0 .net "i1", 0 0, L_00000218250978d0;  alias, 1 drivers
v0000021824efbc20_0 .net "j", 0 0, L_0000021825096b10;  1 drivers
v0000021824efc440_0 .net "not_j", 0 0, L_00000218250b4da0;  1 drivers
v0000021824efb540_0 .net "o", 0 0, L_00000218250b5660;  alias, 1 drivers
v0000021824efbe00_0 .net "w1", 0 0, L_00000218250b5200;  1 drivers
v0000021824efb720_0 .net "w2", 0 0, L_00000218250b5190;  1 drivers
S_0000021824f18fb0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f184c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b4710 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b4b00 .functor AND 1, L_0000021825098730, L_00000218250b4710, C4<1>, C4<1>;
L_00000218250b3e50 .functor AND 1, L_00000218250b5660, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b4780 .functor OR 1, L_00000218250b4b00, L_00000218250b3e50, C4<0>, C4<0>;
v0000021824efafa0_0 .net "i0", 0 0, L_0000021825098730;  1 drivers
v0000021824efac80_0 .net "i1", 0 0, L_00000218250b5660;  alias, 1 drivers
v0000021824efbcc0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824efad20_0 .net "not_j", 0 0, L_00000218250b4710;  1 drivers
v0000021824efb7c0_0 .net "o", 0 0, L_00000218250b4780;  1 drivers
v0000021824efb900_0 .net "w1", 0 0, L_00000218250b4b00;  1 drivers
v0000021824efb360_0 .net "w2", 0 0, L_00000218250b3e50;  1 drivers
S_0000021824f15f40 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f184c0;
 .timescale -9 -12;
S_0000021824f18010 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f184c0;
 .timescale -9 -12;
S_0000021824f16d50 .scope generate, "bit_logic[18]" "bit_logic[18]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de56e0 .param/l "k" 0 8 45, +C4<010010>;
v0000021824efb5e0_0 .net "left_val", 0 0, L_0000021825096c50;  1 drivers
v0000021824efbae0_0 .net "right_val", 0 0, L_00000218250975b0;  1 drivers
v0000021824efbfe0_0 .net "target_val", 0 0, L_00000218250b5740;  1 drivers
S_0000021824f15770 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f16d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b4470 .functor NOT 1, L_0000021825097c90, C4<0>, C4<0>, C4<0>;
L_00000218250b3c90 .functor AND 1, L_0000021825096c50, L_00000218250b4470, C4<1>, C4<1>;
L_00000218250b4b70 .functor AND 1, L_00000218250975b0, L_0000021825097c90, C4<1>, C4<1>;
L_00000218250b5740 .functor OR 1, L_00000218250b3c90, L_00000218250b4b70, C4<0>, C4<0>;
v0000021824efbd60_0 .net "i0", 0 0, L_0000021825096c50;  alias, 1 drivers
v0000021824efab40_0 .net "i1", 0 0, L_00000218250975b0;  alias, 1 drivers
v0000021824efadc0_0 .net "j", 0 0, L_0000021825097c90;  1 drivers
v0000021824efbb80_0 .net "not_j", 0 0, L_00000218250b4470;  1 drivers
v0000021824efbf40_0 .net "o", 0 0, L_00000218250b5740;  alias, 1 drivers
v0000021824efc080_0 .net "w1", 0 0, L_00000218250b3c90;  1 drivers
v0000021824efcda0_0 .net "w2", 0 0, L_00000218250b4b70;  1 drivers
S_0000021824f17070 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f16d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b44e0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b4c50 .functor AND 1, L_0000021825096390, L_00000218250b44e0, C4<1>, C4<1>;
L_00000218250b47f0 .functor AND 1, L_00000218250b5740, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b3d70 .functor OR 1, L_00000218250b4c50, L_00000218250b47f0, C4<0>, C4<0>;
v0000021824efb9a0_0 .net "i0", 0 0, L_0000021825096390;  1 drivers
v0000021824efbea0_0 .net "i1", 0 0, L_00000218250b5740;  alias, 1 drivers
v0000021824efcbc0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824efaf00_0 .net "not_j", 0 0, L_00000218250b44e0;  1 drivers
v0000021824efb040_0 .net "o", 0 0, L_00000218250b3d70;  1 drivers
v0000021824efc4e0_0 .net "w1", 0 0, L_00000218250b4c50;  1 drivers
v0000021824efba40_0 .net "w2", 0 0, L_00000218250b47f0;  1 drivers
S_0000021824f16a30 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f16d50;
 .timescale -9 -12;
S_0000021824f160d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f16d50;
 .timescale -9 -12;
S_0000021824f17200 .scope generate, "bit_logic[19]" "bit_logic[19]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4d60 .param/l "k" 0 8 45, +C4<010011>;
v0000021824efcd00_0 .net "left_val", 0 0, L_0000021825096f70;  1 drivers
v0000021824efc8a0_0 .net "right_val", 0 0, L_0000021825097010;  1 drivers
v0000021824efc940_0 .net "target_val", 0 0, L_00000218250b4a20;  1 drivers
S_0000021824f15db0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f17200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b3bb0 .functor NOT 1, L_0000021825096cf0, C4<0>, C4<0>, C4<0>;
L_00000218250b52e0 .functor AND 1, L_0000021825096f70, L_00000218250b3bb0, C4<1>, C4<1>;
L_00000218250b4860 .functor AND 1, L_0000021825097010, L_0000021825096cf0, C4<1>, C4<1>;
L_00000218250b4a20 .functor OR 1, L_00000218250b52e0, L_00000218250b4860, C4<0>, C4<0>;
v0000021824efcc60_0 .net "i0", 0 0, L_0000021825096f70;  alias, 1 drivers
v0000021824efc120_0 .net "i1", 0 0, L_0000021825097010;  alias, 1 drivers
v0000021824efb400_0 .net "j", 0 0, L_0000021825096cf0;  1 drivers
v0000021824efb0e0_0 .net "not_j", 0 0, L_00000218250b3bb0;  1 drivers
v0000021824efb180_0 .net "o", 0 0, L_00000218250b4a20;  alias, 1 drivers
v0000021824efb220_0 .net "w1", 0 0, L_00000218250b52e0;  1 drivers
v0000021824efb4a0_0 .net "w2", 0 0, L_00000218250b4860;  1 drivers
S_0000021824f19140 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f17200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b5350 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b45c0 .functor AND 1, L_0000021825096d90, L_00000218250b5350, C4<1>, C4<1>;
L_00000218250b4be0 .functor AND 1, L_00000218250b4a20, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b48d0 .functor OR 1, L_00000218250b45c0, L_00000218250b4be0, C4<0>, C4<0>;
v0000021824efc300_0 .net "i0", 0 0, L_0000021825096d90;  1 drivers
v0000021824efc1c0_0 .net "i1", 0 0, L_00000218250b4a20;  alias, 1 drivers
v0000021824efb680_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824efc580_0 .net "not_j", 0 0, L_00000218250b5350;  1 drivers
v0000021824efc620_0 .net "o", 0 0, L_00000218250b48d0;  1 drivers
v0000021824efc6c0_0 .net "w1", 0 0, L_00000218250b45c0;  1 drivers
v0000021824efc800_0 .net "w2", 0 0, L_00000218250b4be0;  1 drivers
S_0000021824f187e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f17200;
 .timescale -9 -12;
S_0000021824f16ee0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f17200;
 .timescale -9 -12;
S_0000021824f155e0 .scope generate, "bit_logic[20]" "bit_logic[20]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4c60 .param/l "k" 0 8 45, +C4<010100>;
v0000021824eff320_0 .net "left_val", 0 0, L_00000218250982d0;  1 drivers
v0000021824eff1e0_0 .net "right_val", 0 0, L_0000021825097650;  1 drivers
v0000021824eff280_0 .net "target_val", 0 0, L_00000218250b56d0;  1 drivers
S_0000021824f18970 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f155e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b3c20 .functor NOT 1, L_0000021825097ab0, C4<0>, C4<0>, C4<0>;
L_00000218250b4080 .functor AND 1, L_00000218250982d0, L_00000218250b3c20, C4<1>, C4<1>;
L_00000218250b3de0 .functor AND 1, L_0000021825097650, L_0000021825097ab0, C4<1>, C4<1>;
L_00000218250b56d0 .functor OR 1, L_00000218250b4080, L_00000218250b3de0, C4<0>, C4<0>;
v0000021824efce40_0 .net "i0", 0 0, L_00000218250982d0;  alias, 1 drivers
v0000021824eff8c0_0 .net "i1", 0 0, L_0000021825097650;  alias, 1 drivers
v0000021824efd840_0 .net "j", 0 0, L_0000021825097ab0;  1 drivers
v0000021824efe060_0 .net "not_j", 0 0, L_00000218250b3c20;  1 drivers
v0000021824efe880_0 .net "o", 0 0, L_00000218250b56d0;  alias, 1 drivers
v0000021824eff780_0 .net "w1", 0 0, L_00000218250b4080;  1 drivers
v0000021824efe1a0_0 .net "w2", 0 0, L_00000218250b3de0;  1 drivers
S_0000021824f16580 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f155e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b4f60 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b4630 .functor AND 1, L_00000218250970b0, L_00000218250b4f60, C4<1>, C4<1>;
L_00000218250b3ec0 .functor AND 1, L_00000218250b56d0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b5120 .functor OR 1, L_00000218250b4630, L_00000218250b3ec0, C4<0>, C4<0>;
v0000021824efe240_0 .net "i0", 0 0, L_00000218250970b0;  1 drivers
v0000021824efde80_0 .net "i1", 0 0, L_00000218250b56d0;  alias, 1 drivers
v0000021824efd2a0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824eff6e0_0 .net "not_j", 0 0, L_00000218250b4f60;  1 drivers
v0000021824efe740_0 .net "o", 0 0, L_00000218250b5120;  1 drivers
v0000021824efd700_0 .net "w1", 0 0, L_00000218250b4630;  1 drivers
v0000021824efe100_0 .net "w2", 0 0, L_00000218250b3ec0;  1 drivers
S_0000021824f17390 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f155e0;
 .timescale -9 -12;
S_0000021824f176b0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f155e0;
 .timescale -9 -12;
S_0000021824f179d0 .scope generate, "bit_logic[21]" "bit_logic[21]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de57e0 .param/l "k" 0 8 45, +C4<010101>;
v0000021824efdfc0_0 .net "left_val", 0 0, L_0000021825097970;  1 drivers
v0000021824eff5a0_0 .net "right_val", 0 0, L_0000021825097b50;  1 drivers
v0000021824efd480_0 .net "target_val", 0 0, L_00000218250b4d30;  1 drivers
S_0000021824f17520 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f179d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b3f30 .functor NOT 1, L_00000218250976f0, C4<0>, C4<0>, C4<0>;
L_00000218250b3fa0 .functor AND 1, L_0000021825097970, L_00000218250b3f30, C4<1>, C4<1>;
L_00000218250b4e80 .functor AND 1, L_0000021825097b50, L_00000218250976f0, C4<1>, C4<1>;
L_00000218250b4d30 .functor OR 1, L_00000218250b3fa0, L_00000218250b4e80, C4<0>, C4<0>;
v0000021824efec40_0 .net "i0", 0 0, L_0000021825097970;  alias, 1 drivers
v0000021824efeba0_0 .net "i1", 0 0, L_0000021825097b50;  alias, 1 drivers
v0000021824efe2e0_0 .net "j", 0 0, L_00000218250976f0;  1 drivers
v0000021824efd7a0_0 .net "not_j", 0 0, L_00000218250b3f30;  1 drivers
v0000021824efdac0_0 .net "o", 0 0, L_00000218250b4d30;  alias, 1 drivers
v0000021824efda20_0 .net "w1", 0 0, L_00000218250b3fa0;  1 drivers
v0000021824efe6a0_0 .net "w2", 0 0, L_00000218250b4e80;  1 drivers
S_0000021824f18c90 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f179d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b49b0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b4cc0 .functor AND 1, L_0000021825097830, L_00000218250b49b0, C4<1>, C4<1>;
L_00000218250b4e10 .functor AND 1, L_00000218250b4d30, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b4fd0 .functor OR 1, L_00000218250b4cc0, L_00000218250b4e10, C4<0>, C4<0>;
v0000021824efd340_0 .net "i0", 0 0, L_0000021825097830;  1 drivers
v0000021824efdb60_0 .net "i1", 0 0, L_00000218250b4d30;  alias, 1 drivers
v0000021824efee20_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824efd200_0 .net "not_j", 0 0, L_00000218250b49b0;  1 drivers
v0000021824efdc00_0 .net "o", 0 0, L_00000218250b4fd0;  1 drivers
v0000021824efd160_0 .net "w1", 0 0, L_00000218250b4cc0;  1 drivers
v0000021824efe380_0 .net "w2", 0 0, L_00000218250b4e10;  1 drivers
S_0000021824f168a0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f179d0;
 .timescale -9 -12;
S_0000021824f163f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f179d0;
 .timescale -9 -12;
S_0000021824f15900 .scope generate, "bit_logic[22]" "bit_logic[22]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4ca0 .param/l "k" 0 8 45, +C4<010110>;
v0000021824efd980_0 .net "left_val", 0 0, L_00000218250980f0;  1 drivers
v0000021824efef60_0 .net "right_val", 0 0, L_0000021825098190;  1 drivers
v0000021824efdca0_0 .net "target_val", 0 0, L_00000218250b53c0;  1 drivers
S_0000021824f17b60 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f15900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b4010 .functor NOT 1, L_0000021825097d30, C4<0>, C4<0>, C4<0>;
L_00000218250b5040 .functor AND 1, L_00000218250980f0, L_00000218250b4010, C4<1>, C4<1>;
L_00000218250b50b0 .functor AND 1, L_0000021825098190, L_0000021825097d30, C4<1>, C4<1>;
L_00000218250b53c0 .functor OR 1, L_00000218250b5040, L_00000218250b50b0, C4<0>, C4<0>;
v0000021824efe420_0 .net "i0", 0 0, L_00000218250980f0;  alias, 1 drivers
v0000021824eff820_0 .net "i1", 0 0, L_0000021825098190;  alias, 1 drivers
v0000021824eff3c0_0 .net "j", 0 0, L_0000021825097d30;  1 drivers
v0000021824eff460_0 .net "not_j", 0 0, L_00000218250b4010;  1 drivers
v0000021824efd3e0_0 .net "o", 0 0, L_00000218250b53c0;  alias, 1 drivers
v0000021824eff500_0 .net "w1", 0 0, L_00000218250b5040;  1 drivers
v0000021824eff640_0 .net "w2", 0 0, L_00000218250b50b0;  1 drivers
S_0000021824f17cf0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f15900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b54a0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b5510 .functor AND 1, L_0000021825098050, L_00000218250b54a0, C4<1>, C4<1>;
L_00000218250b5580 .functor AND 1, L_00000218250b53c0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b4160 .functor OR 1, L_00000218250b5510, L_00000218250b5580, C4<0>, C4<0>;
v0000021824efd520_0 .net "i0", 0 0, L_0000021825098050;  1 drivers
v0000021824efd660_0 .net "i1", 0 0, L_00000218250b53c0;  alias, 1 drivers
v0000021824efe4c0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824efd5c0_0 .net "not_j", 0 0, L_00000218250b54a0;  1 drivers
v0000021824efd8e0_0 .net "o", 0 0, L_00000218250b4160;  1 drivers
v0000021824efeb00_0 .net "w1", 0 0, L_00000218250b5510;  1 drivers
v0000021824efece0_0 .net "w2", 0 0, L_00000218250b5580;  1 drivers
S_0000021824f15130 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f15900;
 .timescale -9 -12;
S_0000021824f15a90 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f15900;
 .timescale -9 -12;
S_0000021824f17e80 .scope generate, "bit_logic[23]" "bit_logic[23]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5560 .param/l "k" 0 8 45, +C4<010111>;
v0000021824eff960_0 .net "left_val", 0 0, L_000002182509b2f0;  1 drivers
v0000021824f01800_0 .net "right_val", 0 0, L_000002182509a3f0;  1 drivers
v0000021824f01760_0 .net "target_val", 0 0, L_00000218250b5890;  1 drivers
S_0000021824f181a0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f17e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b65b0 .functor NOT 1, L_0000021825098230, C4<0>, C4<0>, C4<0>;
L_00000218250b72d0 .functor AND 1, L_000002182509b2f0, L_00000218250b65b0, C4<1>, C4<1>;
L_00000218250b5cf0 .functor AND 1, L_000002182509a3f0, L_0000021825098230, C4<1>, C4<1>;
L_00000218250b5890 .functor OR 1, L_00000218250b72d0, L_00000218250b5cf0, C4<0>, C4<0>;
v0000021824efdd40_0 .net "i0", 0 0, L_000002182509b2f0;  alias, 1 drivers
v0000021824efe560_0 .net "i1", 0 0, L_000002182509a3f0;  alias, 1 drivers
v0000021824efdde0_0 .net "j", 0 0, L_0000021825098230;  1 drivers
v0000021824efe600_0 .net "not_j", 0 0, L_00000218250b65b0;  1 drivers
v0000021824efdf20_0 .net "o", 0 0, L_00000218250b5890;  alias, 1 drivers
v0000021824efed80_0 .net "w1", 0 0, L_00000218250b72d0;  1 drivers
v0000021824efeec0_0 .net "w2", 0 0, L_00000218250b5cf0;  1 drivers
S_0000021824f18330 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f17e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b5820 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b5900 .functor AND 1, L_000002182509a490, L_00000218250b5820, C4<1>, C4<1>;
L_00000218250b6770 .functor AND 1, L_00000218250b5890, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b6e00 .functor OR 1, L_00000218250b5900, L_00000218250b6770, C4<0>, C4<0>;
v0000021824efe7e0_0 .net "i0", 0 0, L_000002182509a490;  1 drivers
v0000021824efe920_0 .net "i1", 0 0, L_00000218250b5890;  alias, 1 drivers
v0000021824efe9c0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824efea60_0 .net "not_j", 0 0, L_00000218250b5820;  1 drivers
v0000021824eff000_0 .net "o", 0 0, L_00000218250b6e00;  1 drivers
v0000021824eff140_0 .net "w1", 0 0, L_00000218250b5900;  1 drivers
v0000021824eff0a0_0 .net "w2", 0 0, L_00000218250b6770;  1 drivers
S_0000021824f15c20 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f17e80;
 .timescale -9 -12;
S_0000021824f192d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f17e80;
 .timescale -9 -12;
S_0000021824f18650 .scope generate, "bit_logic[24]" "bit_logic[24]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de50e0 .param/l "k" 0 8 45, +C4<011000>;
v0000021824f014e0_0 .net "left_val", 0 0, L_000002182509b110;  1 drivers
v0000021824effa00_0 .net "right_val", 0 0, L_0000021825098c30;  1 drivers
v0000021824f01bc0_0 .net "target_val", 0 0, L_00000218250b5b30;  1 drivers
S_0000021824f19460 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f18650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b5dd0 .functor NOT 1, L_0000021825098b90, C4<0>, C4<0>, C4<0>;
L_00000218250b6fc0 .functor AND 1, L_000002182509b110, L_00000218250b5dd0, C4<1>, C4<1>;
L_00000218250b6cb0 .functor AND 1, L_0000021825098c30, L_0000021825098b90, C4<1>, C4<1>;
L_00000218250b5b30 .functor OR 1, L_00000218250b6fc0, L_00000218250b6cb0, C4<0>, C4<0>;
v0000021824f00720_0 .net "i0", 0 0, L_000002182509b110;  alias, 1 drivers
v0000021824f01d00_0 .net "i1", 0 0, L_0000021825098c30;  alias, 1 drivers
v0000021824f00f40_0 .net "j", 0 0, L_0000021825098b90;  1 drivers
v0000021824f01080_0 .net "not_j", 0 0, L_00000218250b5dd0;  1 drivers
v0000021824f01da0_0 .net "o", 0 0, L_00000218250b5b30;  alias, 1 drivers
v0000021824f00860_0 .net "w1", 0 0, L_00000218250b6fc0;  1 drivers
v0000021824f01b20_0 .net "w2", 0 0, L_00000218250b6cb0;  1 drivers
S_0000021824f195f0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f18650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b70a0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b6e70 .functor AND 1, L_000002182509b070, L_00000218250b70a0, C4<1>, C4<1>;
L_00000218250b63f0 .functor AND 1, L_00000218250b5b30, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b6070 .functor OR 1, L_00000218250b6e70, L_00000218250b63f0, C4<0>, C4<0>;
v0000021824f00400_0 .net "i0", 0 0, L_000002182509b070;  1 drivers
v0000021824f02020_0 .net "i1", 0 0, L_00000218250b5b30;  alias, 1 drivers
v0000021824f000e0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824f01440_0 .net "not_j", 0 0, L_00000218250b70a0;  1 drivers
v0000021824f00a40_0 .net "o", 0 0, L_00000218250b6070;  1 drivers
v0000021824f00c20_0 .net "w1", 0 0, L_00000218250b6e70;  1 drivers
v0000021824effaa0_0 .net "w2", 0 0, L_00000218250b63f0;  1 drivers
S_0000021824f19780 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f18650;
 .timescale -9 -12;
S_0000021824f19910 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f18650;
 .timescale -9 -12;
S_0000021824f19aa0 .scope generate, "bit_logic[25]" "bit_logic[25]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de55e0 .param/l "k" 0 8 45, +C4<011001>;
v0000021824f01120_0 .net "left_val", 0 0, L_000002182509a530;  1 drivers
v0000021824f00d60_0 .net "right_val", 0 0, L_00000218250994f0;  1 drivers
v0000021824effd20_0 .net "target_val", 0 0, L_00000218250b7180;  1 drivers
S_0000021824f19c30 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f19aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b6380 .functor NOT 1, L_0000021825098cd0, C4<0>, C4<0>, C4<0>;
L_00000218250b6230 .functor AND 1, L_000002182509a530, L_00000218250b6380, C4<1>, C4<1>;
L_00000218250b7260 .functor AND 1, L_00000218250994f0, L_0000021825098cd0, C4<1>, C4<1>;
L_00000218250b7180 .functor OR 1, L_00000218250b6230, L_00000218250b7260, C4<0>, C4<0>;
v0000021824f004a0_0 .net "i0", 0 0, L_000002182509a530;  alias, 1 drivers
v0000021824f01c60_0 .net "i1", 0 0, L_00000218250994f0;  alias, 1 drivers
v0000021824f00180_0 .net "j", 0 0, L_0000021825098cd0;  1 drivers
v0000021824f018a0_0 .net "not_j", 0 0, L_00000218250b6380;  1 drivers
v0000021824effb40_0 .net "o", 0 0, L_00000218250b7180;  alias, 1 drivers
v0000021824f01a80_0 .net "w1", 0 0, L_00000218250b6230;  1 drivers
v0000021824f01e40_0 .net "w2", 0 0, L_00000218250b7260;  1 drivers
S_0000021824f19dc0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f19aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b62a0 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b5c80 .functor AND 1, L_000002182509a210, L_00000218250b62a0, C4<1>, C4<1>;
L_00000218250b7340 .functor AND 1, L_00000218250b7180, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b5ac0 .functor OR 1, L_00000218250b5c80, L_00000218250b7340, C4<0>, C4<0>;
v0000021824f00fe0_0 .net "i0", 0 0, L_000002182509a210;  1 drivers
v0000021824f00ae0_0 .net "i1", 0 0, L_00000218250b7180;  alias, 1 drivers
v0000021824f00360_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824f01ee0_0 .net "not_j", 0 0, L_00000218250b62a0;  1 drivers
v0000021824f00220_0 .net "o", 0 0, L_00000218250b5ac0;  1 drivers
v0000021824f009a0_0 .net "w1", 0 0, L_00000218250b5c80;  1 drivers
v0000021824f00cc0_0 .net "w2", 0 0, L_00000218250b7340;  1 drivers
S_0000021824f19f50 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f19aa0;
 .timescale -9 -12;
S_0000021824f1a0e0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f19aa0;
 .timescale -9 -12;
S_0000021824f1a270 .scope generate, "bit_logic[26]" "bit_logic[26]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4fa0 .param/l "k" 0 8 45, +C4<011010>;
v0000021824f00040_0 .net "left_val", 0 0, L_000002182509b250;  1 drivers
v0000021824effdc0_0 .net "right_val", 0 0, L_0000021825098d70;  1 drivers
v0000021824efff00_0 .net "target_val", 0 0, L_00000218250b6ee0;  1 drivers
S_0000021824f16260 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1a270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b5d60 .functor NOT 1, L_0000021825099e50, C4<0>, C4<0>, C4<0>;
L_00000218250b5c10 .functor AND 1, L_000002182509b250, L_00000218250b5d60, C4<1>, C4<1>;
L_00000218250b5eb0 .functor AND 1, L_0000021825098d70, L_0000021825099e50, C4<1>, C4<1>;
L_00000218250b6ee0 .functor OR 1, L_00000218250b5c10, L_00000218250b5eb0, C4<0>, C4<0>;
v0000021824f002c0_0 .net "i0", 0 0, L_000002182509b250;  alias, 1 drivers
v0000021824effbe0_0 .net "i1", 0 0, L_0000021825098d70;  alias, 1 drivers
v0000021824f007c0_0 .net "j", 0 0, L_0000021825099e50;  1 drivers
v0000021824f01f80_0 .net "not_j", 0 0, L_00000218250b5d60;  1 drivers
v0000021824f011c0_0 .net "o", 0 0, L_00000218250b6ee0;  alias, 1 drivers
v0000021824f00b80_0 .net "w1", 0 0, L_00000218250b5c10;  1 drivers
v0000021824f01940_0 .net "w2", 0 0, L_00000218250b5eb0;  1 drivers
S_0000021824f1a400 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1a270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b7110 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b69a0 .functor AND 1, L_000002182509b1b0, L_00000218250b7110, C4<1>, C4<1>;
L_00000218250b5970 .functor AND 1, L_00000218250b6ee0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b6d90 .functor OR 1, L_00000218250b69a0, L_00000218250b5970, C4<0>, C4<0>;
v0000021824f00540_0 .net "i0", 0 0, L_000002182509b1b0;  1 drivers
v0000021824f020c0_0 .net "i1", 0 0, L_00000218250b6ee0;  alias, 1 drivers
v0000021824f005e0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824f019e0_0 .net "not_j", 0 0, L_00000218250b7110;  1 drivers
v0000021824effc80_0 .net "o", 0 0, L_00000218250b6d90;  1 drivers
v0000021824f00e00_0 .net "w1", 0 0, L_00000218250b69a0;  1 drivers
v0000021824effe60_0 .net "w2", 0 0, L_00000218250b5970;  1 drivers
S_0000021824f1a590 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1a270;
 .timescale -9 -12;
S_0000021824f1a720 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1a270;
 .timescale -9 -12;
S_0000021824f1a8b0 .scope generate, "bit_logic[27]" "bit_logic[27]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4d20 .param/l "k" 0 8 45, +C4<011011>;
v0000021824f04280_0 .net "left_val", 0 0, L_000002182509a5d0;  1 drivers
v0000021824f03920_0 .net "right_val", 0 0, L_000002182509a670;  1 drivers
v0000021824f03ec0_0 .net "target_val", 0 0, L_00000218250b6460;  1 drivers
S_0000021824f1aa40 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b6a80 .functor NOT 1, L_0000021825098e10, C4<0>, C4<0>, C4<0>;
L_00000218250b6620 .functor AND 1, L_000002182509a5d0, L_00000218250b6a80, C4<1>, C4<1>;
L_00000218250b6000 .functor AND 1, L_000002182509a670, L_0000021825098e10, C4<1>, C4<1>;
L_00000218250b6460 .functor OR 1, L_00000218250b6620, L_00000218250b6000, C4<0>, C4<0>;
v0000021824f00680_0 .net "i0", 0 0, L_000002182509a5d0;  alias, 1 drivers
v0000021824f00900_0 .net "i1", 0 0, L_000002182509a670;  alias, 1 drivers
v0000021824efffa0_0 .net "j", 0 0, L_0000021825098e10;  1 drivers
v0000021824f00ea0_0 .net "not_j", 0 0, L_00000218250b6a80;  1 drivers
v0000021824f01260_0 .net "o", 0 0, L_00000218250b6460;  alias, 1 drivers
v0000021824f01300_0 .net "w1", 0 0, L_00000218250b6620;  1 drivers
v0000021824f013a0_0 .net "w2", 0 0, L_00000218250b6000;  1 drivers
S_0000021824f1abd0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b6f50 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b5e40 .functor AND 1, L_0000021825098eb0, L_00000218250b6f50, C4<1>, C4<1>;
L_00000218250b61c0 .functor AND 1, L_00000218250b6460, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b67e0 .functor OR 1, L_00000218250b5e40, L_00000218250b61c0, C4<0>, C4<0>;
v0000021824f01580_0 .net "i0", 0 0, L_0000021825098eb0;  1 drivers
v0000021824f01620_0 .net "i1", 0 0, L_00000218250b6460;  alias, 1 drivers
v0000021824f016c0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824f03ba0_0 .net "not_j", 0 0, L_00000218250b6f50;  1 drivers
v0000021824f03f60_0 .net "o", 0 0, L_00000218250b67e0;  1 drivers
v0000021824f02160_0 .net "w1", 0 0, L_00000218250b5e40;  1 drivers
v0000021824f046e0_0 .net "w2", 0 0, L_00000218250b61c0;  1 drivers
S_0000021824f1ad60 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1a8b0;
 .timescale -9 -12;
S_0000021824f1b3a0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1a8b0;
 .timescale -9 -12;
S_0000021824f1aef0 .scope generate, "bit_logic[28]" "bit_logic[28]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5160 .param/l "k" 0 8 45, +C4<011100>;
v0000021824f025c0_0 .net "left_val", 0 0, L_0000021825098f50;  1 drivers
v0000021824f02660_0 .net "right_val", 0 0, L_0000021825099770;  1 drivers
v0000021824f02340_0 .net "target_val", 0 0, L_00000218250b59e0;  1 drivers
S_0000021824f1b080 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1aef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b60e0 .functor NOT 1, L_0000021825099090, C4<0>, C4<0>, C4<0>;
L_00000218250b5f20 .functor AND 1, L_0000021825098f50, L_00000218250b60e0, C4<1>, C4<1>;
L_00000218250b5f90 .functor AND 1, L_0000021825099770, L_0000021825099090, C4<1>, C4<1>;
L_00000218250b59e0 .functor OR 1, L_00000218250b5f20, L_00000218250b5f90, C4<0>, C4<0>;
v0000021824f03240_0 .net "i0", 0 0, L_0000021825098f50;  alias, 1 drivers
v0000021824f027a0_0 .net "i1", 0 0, L_0000021825099770;  alias, 1 drivers
v0000021824f02480_0 .net "j", 0 0, L_0000021825099090;  1 drivers
v0000021824f03420_0 .net "not_j", 0 0, L_00000218250b60e0;  1 drivers
v0000021824f02520_0 .net "o", 0 0, L_00000218250b59e0;  alias, 1 drivers
v0000021824f02a20_0 .net "w1", 0 0, L_00000218250b5f20;  1 drivers
v0000021824f03060_0 .net "w2", 0 0, L_00000218250b5f90;  1 drivers
S_0000021824f1b210 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1aef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b7030 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b57b0 .functor AND 1, L_000002182509a030, L_00000218250b7030, C4<1>, C4<1>;
L_00000218250b5a50 .functor AND 1, L_00000218250b59e0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b64d0 .functor OR 1, L_00000218250b57b0, L_00000218250b5a50, C4<0>, C4<0>;
v0000021824f03e20_0 .net "i0", 0 0, L_000002182509a030;  1 drivers
v0000021824f03b00_0 .net "i1", 0 0, L_00000218250b59e0;  alias, 1 drivers
v0000021824f04320_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824f041e0_0 .net "not_j", 0 0, L_00000218250b7030;  1 drivers
v0000021824f04000_0 .net "o", 0 0, L_00000218250b64d0;  1 drivers
v0000021824f040a0_0 .net "w1", 0 0, L_00000218250b57b0;  1 drivers
v0000021824f03c40_0 .net "w2", 0 0, L_00000218250b5a50;  1 drivers
S_0000021824f1b530 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1aef0;
 .timescale -9 -12;
S_0000021824f1bd00 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1aef0;
 .timescale -9 -12;
S_0000021824f1be90 .scope generate, "bit_logic[29]" "bit_logic[29]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de4e60 .param/l "k" 0 8 45, +C4<011101>;
v0000021824f045a0_0 .net "left_val", 0 0, L_0000021825099950;  1 drivers
v0000021824f03100_0 .net "right_val", 0 0, L_00000218250991d0;  1 drivers
v0000021824f04820_0 .net "target_val", 0 0, L_00000218250b6310;  1 drivers
S_0000021824f1c020 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1be90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b6af0 .functor NOT 1, L_0000021825098ff0, C4<0>, C4<0>, C4<0>;
L_00000218250b6540 .functor AND 1, L_0000021825099950, L_00000218250b6af0, C4<1>, C4<1>;
L_00000218250b6690 .functor AND 1, L_00000218250991d0, L_0000021825098ff0, C4<1>, C4<1>;
L_00000218250b6310 .functor OR 1, L_00000218250b6540, L_00000218250b6690, C4<0>, C4<0>;
v0000021824f03ce0_0 .net "i0", 0 0, L_0000021825099950;  alias, 1 drivers
v0000021824f02700_0 .net "i1", 0 0, L_00000218250991d0;  alias, 1 drivers
v0000021824f02b60_0 .net "j", 0 0, L_0000021825098ff0;  1 drivers
v0000021824f04140_0 .net "not_j", 0 0, L_00000218250b6af0;  1 drivers
v0000021824f023e0_0 .net "o", 0 0, L_00000218250b6310;  alias, 1 drivers
v0000021824f02e80_0 .net "w1", 0 0, L_00000218250b6540;  1 drivers
v0000021824f043c0_0 .net "w2", 0 0, L_00000218250b6690;  1 drivers
S_0000021824f1b6c0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1be90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b6150 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b5ba0 .functor AND 1, L_0000021825099130, L_00000218250b6150, C4<1>, C4<1>;
L_00000218250b71f0 .functor AND 1, L_00000218250b6310, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b6700 .functor OR 1, L_00000218250b5ba0, L_00000218250b71f0, C4<0>, C4<0>;
v0000021824f028e0_0 .net "i0", 0 0, L_0000021825099130;  1 drivers
v0000021824f03d80_0 .net "i1", 0 0, L_00000218250b6310;  alias, 1 drivers
v0000021824f02840_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824f04460_0 .net "not_j", 0 0, L_00000218250b6150;  1 drivers
v0000021824f022a0_0 .net "o", 0 0, L_00000218250b6700;  1 drivers
v0000021824f02ca0_0 .net "w1", 0 0, L_00000218250b5ba0;  1 drivers
v0000021824f02980_0 .net "w2", 0 0, L_00000218250b71f0;  1 drivers
S_0000021824f1c660 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1be90;
 .timescale -9 -12;
S_0000021824f1c7f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1be90;
 .timescale -9 -12;
S_0000021824f1ce30 .scope generate, "bit_logic[30]" "bit_logic[30]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de52a0 .param/l "k" 0 8 45, +C4<011110>;
v0000021824f02200_0 .net "left_val", 0 0, L_0000021825099270;  1 drivers
v0000021824f048c0_0 .net "right_val", 0 0, L_00000218250ca220;  1 drivers
v0000021824f02f20_0 .net "target_val", 0 0, L_00000218250b68c0;  1 drivers
S_0000021824f1c980 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1ce30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b6b60 .functor NOT 1, L_0000021825099450, C4<0>, C4<0>, C4<0>;
L_00000218250b6850 .functor AND 1, L_0000021825099270, L_00000218250b6b60, C4<1>, C4<1>;
L_00000218250b6d20 .functor AND 1, L_00000218250ca220, L_0000021825099450, C4<1>, C4<1>;
L_00000218250b68c0 .functor OR 1, L_00000218250b6850, L_00000218250b6d20, C4<0>, C4<0>;
v0000021824f02d40_0 .net "i0", 0 0, L_0000021825099270;  alias, 1 drivers
v0000021824f02ac0_0 .net "i1", 0 0, L_00000218250ca220;  alias, 1 drivers
v0000021824f032e0_0 .net "j", 0 0, L_0000021825099450;  1 drivers
v0000021824f034c0_0 .net "not_j", 0 0, L_00000218250b6b60;  1 drivers
v0000021824f02c00_0 .net "o", 0 0, L_00000218250b68c0;  alias, 1 drivers
v0000021824f04500_0 .net "w1", 0 0, L_00000218250b6850;  1 drivers
v0000021824f02de0_0 .net "w2", 0 0, L_00000218250b6d20;  1 drivers
S_0000021824f1cb10 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1ce30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b6930 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250b6a10 .functor AND 1, L_0000021825099ef0, L_00000218250b6930, C4<1>, C4<1>;
L_00000218250b6bd0 .functor AND 1, L_00000218250b68c0, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250b6c40 .functor OR 1, L_00000218250b6a10, L_00000218250b6bd0, C4<0>, C4<0>;
v0000021824f03740_0 .net "i0", 0 0, L_0000021825099ef0;  1 drivers
v0000021824f02fc0_0 .net "i1", 0 0, L_00000218250b68c0;  alias, 1 drivers
v0000021824f031a0_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824f04640_0 .net "not_j", 0 0, L_00000218250b6930;  1 drivers
v0000021824f03a60_0 .net "o", 0 0, L_00000218250b6c40;  1 drivers
v0000021824f039c0_0 .net "w1", 0 0, L_00000218250b6a10;  1 drivers
v0000021824f04780_0 .net "w2", 0 0, L_00000218250b6bd0;  1 drivers
S_0000021824f1c1b0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1ce30;
 .timescale -9 -12;
S_0000021824f1cca0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1ce30;
 .timescale -9 -12;
L_00000218250ca220 .functor BUFZ 1, L_00000218250c9ff0, C4<0>, C4<0>, C4<0>;
S_0000021824f1b850 .scope generate, "bit_logic[31]" "bit_logic[31]" 8 45, 8 45 0, S_0000021824f0ea20;
 .timescale -9 -12;
P_0000021824de5720 .param/l "k" 0 8 45, +C4<011111>;
v0000021824f06940_0 .net "left_val", 0 0, L_000002182509ad50;  1 drivers
v0000021824f066c0_0 .net "right_val", 0 0, L_00000218250c9490;  1 drivers
v0000021824f06ee0_0 .net "target_val", 0 0, L_00000218250c9570;  1 drivers
S_0000021824f1c340 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1b850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250cad10 .functor NOT 1, L_0000021825099c70, C4<0>, C4<0>, C4<0>;
L_00000218250c9500 .functor AND 1, L_000002182509ad50, L_00000218250cad10, C4<1>, C4<1>;
L_00000218250ca840 .functor AND 1, L_00000218250c9490, L_0000021825099c70, C4<1>, C4<1>;
L_00000218250c9570 .functor OR 1, L_00000218250c9500, L_00000218250ca840, C4<0>, C4<0>;
v0000021824f03380_0 .net "i0", 0 0, L_000002182509ad50;  alias, 1 drivers
v0000021824f03560_0 .net "i1", 0 0, L_00000218250c9490;  alias, 1 drivers
v0000021824f03600_0 .net "j", 0 0, L_0000021825099c70;  1 drivers
v0000021824f036a0_0 .net "not_j", 0 0, L_00000218250cad10;  1 drivers
v0000021824f037e0_0 .net "o", 0 0, L_00000218250c9570;  alias, 1 drivers
v0000021824f03880_0 .net "w1", 0 0, L_00000218250c9500;  1 drivers
v0000021824f05040_0 .net "w2", 0 0, L_00000218250ca840;  1 drivers
S_0000021824f1b9e0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1b850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ca610 .functor NOT 1, L_000002182509a7b0, C4<0>, C4<0>, C4<0>;
L_00000218250c9420 .functor AND 1, L_000002182509a710, L_00000218250ca610, C4<1>, C4<1>;
L_00000218250c9dc0 .functor AND 1, L_00000218250c9570, L_000002182509a7b0, C4<1>, C4<1>;
L_00000218250cadf0 .functor OR 1, L_00000218250c9420, L_00000218250c9dc0, C4<0>, C4<0>;
v0000021824f05400_0 .net "i0", 0 0, L_000002182509a710;  1 drivers
v0000021824f068a0_0 .net "i1", 0 0, L_00000218250c9570;  alias, 1 drivers
v0000021824f06f80_0 .net "j", 0 0, L_000002182509a7b0;  alias, 1 drivers
v0000021824f06bc0_0 .net "not_j", 0 0, L_00000218250ca610;  1 drivers
v0000021824f05a40_0 .net "o", 0 0, L_00000218250cadf0;  1 drivers
v0000021824f05680_0 .net "w1", 0 0, L_00000218250c9420;  1 drivers
v0000021824f05f40_0 .net "w2", 0 0, L_00000218250c9dc0;  1 drivers
S_0000021824f1c4d0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1b850;
 .timescale -9 -12;
S_0000021824f1bb70 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1b850;
 .timescale -9 -12;
L_00000218250c9490 .functor BUFZ 1, L_00000218250c9ff0, C4<0>, C4<0>, C4<0>;
S_0000021824f1f6c0 .scope module, "s4" "shifter_stage" 8 81, 8 29 0, S_0000021824e8a310;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "is_sra";
    .port_info 4 /OUTPUT 32 "o";
P_0000021824de55a0 .param/l "DIST" 0 8 29, +C4<00000000000000000000000000000100>;
L_00000218250b86f0 .functor AND 1, L_0000021824e21e20, L_0000021825095990, C4<1>, C4<1>;
v0000021824f3de90_0 .net *"_ivl_187", 0 0, L_0000021825095990;  1 drivers
v0000021824f3d030_0 .net "fill_bit", 0 0, L_00000218250b86f0;  1 drivers
v0000021824f3c450_0 .net "func3", 2 0, v0000021824f99da0_0;  alias, 1 drivers
v0000021824f3cf90_0 .net "i", 31 0, L_0000021825091250;  alias, 1 drivers
v0000021824f3df30_0 .net "is_sra", 0 0, L_0000021824e21e20;  alias, 1 drivers
v0000021824f3d0d0_0 .net "o", 31 0, L_0000021825094950;  alias, 1 drivers
v0000021824f3bf50_0 .net "s", 0 0, L_00000218250949f0;  1 drivers
L_000002182508f130 .part v0000021824f99da0_0, 2, 1;
L_000002182508f4f0 .part L_0000021825091250, 0, 1;
L_0000021825090490 .part L_0000021825091250, 4, 1;
L_000002182508f1d0 .part v0000021824f99da0_0, 2, 1;
L_000002182508f270 .part L_0000021825091250, 1, 1;
L_0000021825090530 .part L_0000021825091250, 5, 1;
L_00000218250905d0 .part v0000021824f99da0_0, 2, 1;
L_0000021825090710 .part L_0000021825091250, 2, 1;
L_000002182508fbd0 .part L_0000021825091250, 6, 1;
L_0000021825090e90 .part v0000021824f99da0_0, 2, 1;
L_000002182508ed70 .part L_0000021825091250, 3, 1;
L_00000218250907b0 .part L_0000021825091250, 7, 1;
L_000002182508f9f0 .part v0000021824f99da0_0, 2, 1;
L_0000021825090850 .part L_0000021825091250, 4, 1;
L_00000218250908f0 .part L_0000021825091250, 0, 1;
L_0000021825090a30 .part L_0000021825091250, 8, 1;
L_0000021825090b70 .part v0000021824f99da0_0, 2, 1;
L_0000021825090cb0 .part L_0000021825091250, 5, 1;
L_0000021825090f30 .part L_0000021825091250, 1, 1;
L_0000021825090d50 .part L_0000021825091250, 9, 1;
L_0000021825091070 .part v0000021824f99da0_0, 2, 1;
L_0000021825091110 .part L_0000021825091250, 6, 1;
L_0000021825092010 .part L_0000021825091250, 2, 1;
L_0000021825092bf0 .part L_0000021825091250, 10, 1;
L_0000021825093410 .part v0000021824f99da0_0, 2, 1;
L_00000218250920b0 .part L_0000021825091250, 7, 1;
L_0000021825092290 .part L_0000021825091250, 3, 1;
L_00000218250934b0 .part L_0000021825091250, 11, 1;
L_0000021825091a70 .part v0000021824f99da0_0, 2, 1;
L_0000021825092150 .part L_0000021825091250, 8, 1;
L_0000021825093870 .part L_0000021825091250, 4, 1;
L_0000021825092dd0 .part L_0000021825091250, 12, 1;
L_0000021825092e70 .part v0000021824f99da0_0, 2, 1;
L_00000218250926f0 .part L_0000021825091250, 9, 1;
L_0000021825093370 .part L_0000021825091250, 5, 1;
L_00000218250914d0 .part L_0000021825091250, 13, 1;
L_0000021825092f10 .part v0000021824f99da0_0, 2, 1;
L_00000218250932d0 .part L_0000021825091250, 10, 1;
L_0000021825091750 .part L_0000021825091250, 6, 1;
L_0000021825092790 .part L_0000021825091250, 14, 1;
L_0000021825091b10 .part v0000021824f99da0_0, 2, 1;
L_0000021825092b50 .part L_0000021825091250, 11, 1;
L_00000218250921f0 .part L_0000021825091250, 7, 1;
L_0000021825092c90 .part L_0000021825091250, 15, 1;
L_0000021825093550 .part v0000021824f99da0_0, 2, 1;
L_0000021825092330 .part L_0000021825091250, 12, 1;
L_00000218250923d0 .part L_0000021825091250, 8, 1;
L_00000218250935f0 .part L_0000021825091250, 16, 1;
L_0000021825091bb0 .part v0000021824f99da0_0, 2, 1;
L_0000021825092470 .part L_0000021825091250, 13, 1;
L_0000021825093910 .part L_0000021825091250, 9, 1;
L_0000021825092fb0 .part L_0000021825091250, 17, 1;
L_0000021825093050 .part v0000021824f99da0_0, 2, 1;
L_0000021825092830 .part L_0000021825091250, 14, 1;
L_0000021825093690 .part L_0000021825091250, 10, 1;
L_0000021825091570 .part L_0000021825091250, 18, 1;
L_00000218250930f0 .part v0000021824f99da0_0, 2, 1;
L_0000021825093730 .part L_0000021825091250, 15, 1;
L_00000218250917f0 .part L_0000021825091250, 11, 1;
L_00000218250928d0 .part L_0000021825091250, 19, 1;
L_0000021825091c50 .part v0000021824f99da0_0, 2, 1;
L_0000021825092a10 .part L_0000021825091250, 16, 1;
L_00000218250937d0 .part L_0000021825091250, 12, 1;
L_0000021825092510 .part L_0000021825091250, 20, 1;
L_0000021825093af0 .part v0000021824f99da0_0, 2, 1;
L_00000218250939b0 .part L_0000021825091250, 17, 1;
L_0000021825093a50 .part L_0000021825091250, 13, 1;
L_0000021825091390 .part L_0000021825091250, 21, 1;
L_0000021825091430 .part v0000021824f99da0_0, 2, 1;
L_0000021825092ab0 .part L_0000021825091250, 18, 1;
L_0000021825092d30 .part L_0000021825091250, 14, 1;
L_0000021825091cf0 .part L_0000021825091250, 22, 1;
L_0000021825093190 .part v0000021824f99da0_0, 2, 1;
L_0000021825091d90 .part L_0000021825091250, 19, 1;
L_00000218250925b0 .part L_0000021825091250, 15, 1;
L_0000021825091610 .part L_0000021825091250, 23, 1;
L_0000021825091e30 .part v0000021824f99da0_0, 2, 1;
L_00000218250916b0 .part L_0000021825091250, 20, 1;
L_0000021825092650 .part L_0000021825091250, 16, 1;
L_0000021825092970 .part L_0000021825091250, 24, 1;
L_0000021825091f70 .part v0000021824f99da0_0, 2, 1;
L_0000021825093230 .part L_0000021825091250, 21, 1;
L_0000021825091890 .part L_0000021825091250, 17, 1;
L_0000021825091930 .part L_0000021825091250, 25, 1;
L_00000218250919d0 .part v0000021824f99da0_0, 2, 1;
L_0000021825091ed0 .part L_0000021825091250, 22, 1;
L_0000021825093eb0 .part L_0000021825091250, 18, 1;
L_0000021825094450 .part L_0000021825091250, 26, 1;
L_00000218250950d0 .part v0000021824f99da0_0, 2, 1;
L_00000218250946d0 .part L_0000021825091250, 23, 1;
L_00000218250941d0 .part L_0000021825091250, 19, 1;
L_0000021825095170 .part L_0000021825091250, 27, 1;
L_0000021825094270 .part v0000021824f99da0_0, 2, 1;
L_0000021825094a90 .part L_0000021825091250, 24, 1;
L_0000021825094f90 .part L_0000021825091250, 20, 1;
L_0000021825095210 .part L_0000021825091250, 28, 1;
L_0000021825094770 .part v0000021824f99da0_0, 2, 1;
L_00000218250962f0 .part L_0000021825091250, 25, 1;
L_00000218250944f0 .part L_0000021825091250, 21, 1;
L_0000021825095350 .part L_0000021825091250, 29, 1;
L_00000218250953f0 .part v0000021824f99da0_0, 2, 1;
L_0000021825096070 .part L_0000021825091250, 26, 1;
L_0000021825094c70 .part L_0000021825091250, 22, 1;
L_00000218250948b0 .part L_0000021825091250, 30, 1;
L_0000021825094590 .part v0000021824f99da0_0, 2, 1;
L_0000021825093f50 .part L_0000021825091250, 27, 1;
L_0000021825095ad0 .part L_0000021825091250, 23, 1;
L_00000218250952b0 .part L_0000021825091250, 31, 1;
L_0000021825095490 .part v0000021824f99da0_0, 2, 1;
L_0000021825094630 .part L_0000021825091250, 28, 1;
L_0000021825095530 .part L_0000021825091250, 24, 1;
L_0000021825093cd0 .part v0000021824f99da0_0, 2, 1;
L_0000021825093c30 .part L_0000021825091250, 29, 1;
L_0000021825093d70 .part L_0000021825091250, 25, 1;
L_0000021825093e10 .part v0000021824f99da0_0, 2, 1;
L_0000021825094810 .part L_0000021825091250, 30, 1;
L_00000218250955d0 .part L_0000021825091250, 26, 1;
L_0000021825095710 .part v0000021824f99da0_0, 2, 1;
L_0000021825093b90 .part L_0000021825091250, 31, 1;
LS_0000021825094950_0_0 .concat8 [ 1 1 1 1], L_00000218250ad510, L_00000218250ace80, L_00000218250adba0, L_00000218250add60;
LS_0000021825094950_0_4 .concat8 [ 1 1 1 1], L_00000218250ae150, L_00000218250ae1c0, L_00000218250aebd0, L_00000218250af6c0;
LS_0000021825094950_0_8 .concat8 [ 1 1 1 1], L_00000218250af730, L_00000218250aed20, L_00000218250ae930, L_00000218250aed90;
LS_0000021825094950_0_12 .concat8 [ 1 1 1 1], L_00000218250af810, L_00000218250af8f0, L_00000218250b0920, L_00000218250b0530;
LS_0000021825094950_0_16 .concat8 [ 1 1 1 1], L_00000218250b00d0, L_00000218250b0840, L_00000218250b0290, L_00000218250b0990;
LS_0000021825094950_0_20 .concat8 [ 1 1 1 1], L_00000218250b1560, L_00000218250b1090, L_00000218250b1db0, L_00000218250b2050;
LS_0000021825094950_0_24 .concat8 [ 1 1 1 1], L_00000218250b2130, L_00000218250b23d0, L_00000218250b28a0, L_00000218250b7ce0;
LS_0000021825094950_0_28 .concat8 [ 1 1 1 1], L_00000218250b8140, L_00000218250b81b0, L_00000218250b8f40, L_00000218250b7500;
LS_0000021825094950_1_0 .concat8 [ 4 4 4 4], LS_0000021825094950_0_0, LS_0000021825094950_0_4, LS_0000021825094950_0_8, LS_0000021825094950_0_12;
LS_0000021825094950_1_4 .concat8 [ 4 4 4 4], LS_0000021825094950_0_16, LS_0000021825094950_0_20, LS_0000021825094950_0_24, LS_0000021825094950_0_28;
L_0000021825094950 .concat8 [ 16 16 0 0], LS_0000021825094950_1_0, LS_0000021825094950_1_4;
L_0000021825093ff0 .part L_0000021825091250, 27, 1;
L_0000021825095990 .part L_0000021825091250, 31, 1;
S_0000021824f1d140 .scope generate, "bit_logic[0]" "bit_logic[0]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de4de0 .param/l "k" 0 8 45, +C4<00>;
L_00000218250408b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f04b40_0 .net "left_val", 0 0, L_00000218250408b0;  1 drivers
v0000021824f06c60_0 .net "right_val", 0 0, L_0000021825090490;  1 drivers
v0000021824f04a00_0 .net "target_val", 0 0, L_00000218250ada50;  1 drivers
S_0000021824f204d0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1d140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ad740 .functor NOT 1, L_000002182508f130, C4<0>, C4<0>, C4<0>;
L_00000218250ac8d0 .functor AND 1, L_00000218250408b0, L_00000218250ad740, C4<1>, C4<1>;
L_00000218250ae2a0 .functor AND 1, L_0000021825090490, L_000002182508f130, C4<1>, C4<1>;
L_00000218250ada50 .functor OR 1, L_00000218250ac8d0, L_00000218250ae2a0, C4<0>, C4<0>;
v0000021824f063a0_0 .net "i0", 0 0, L_00000218250408b0;  alias, 1 drivers
v0000021824f04dc0_0 .net "i1", 0 0, L_0000021825090490;  alias, 1 drivers
v0000021824f05860_0 .net "j", 0 0, L_000002182508f130;  1 drivers
v0000021824f06e40_0 .net "not_j", 0 0, L_00000218250ad740;  1 drivers
v0000021824f04aa0_0 .net "o", 0 0, L_00000218250ada50;  alias, 1 drivers
v0000021824f04c80_0 .net "w1", 0 0, L_00000218250ac8d0;  1 drivers
v0000021824f06d00_0 .net "w2", 0 0, L_00000218250ae2a0;  1 drivers
S_0000021824f1df50 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1d140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250adb30 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250acda0 .functor AND 1, L_000002182508f4f0, L_00000218250adb30, C4<1>, C4<1>;
L_00000218250ace10 .functor AND 1, L_00000218250ada50, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250ad510 .functor OR 1, L_00000218250acda0, L_00000218250ace10, C4<0>, C4<0>;
v0000021824f05c20_0 .net "i0", 0 0, L_000002182508f4f0;  1 drivers
v0000021824f05cc0_0 .net "i1", 0 0, L_00000218250ada50;  alias, 1 drivers
v0000021824f06440_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f05900_0 .net "not_j", 0 0, L_00000218250adb30;  1 drivers
v0000021824f05d60_0 .net "o", 0 0, L_00000218250ad510;  1 drivers
v0000021824f06b20_0 .net "w1", 0 0, L_00000218250acda0;  1 drivers
v0000021824f07020_0 .net "w2", 0 0, L_00000218250ace10;  1 drivers
S_0000021824f1ed60 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1d140;
 .timescale -9 -12;
S_0000021824f1f080 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1d140;
 .timescale -9 -12;
S_0000021824f1ea40 .scope generate, "bit_logic[1]" "bit_logic[1]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de4e20 .param/l "k" 0 8 45, +C4<01>;
L_00000218250408f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f04f00_0 .net "left_val", 0 0, L_00000218250408f8;  1 drivers
v0000021824f050e0_0 .net "right_val", 0 0, L_0000021825090530;  1 drivers
v0000021824f059a0_0 .net "target_val", 0 0, L_00000218250ad200;  1 drivers
S_0000021824f1f850 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1ea40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ae000 .functor NOT 1, L_000002182508f1d0, C4<0>, C4<0>, C4<0>;
L_00000218250ad9e0 .functor AND 1, L_00000218250408f8, L_00000218250ae000, C4<1>, C4<1>;
L_00000218250ac860 .functor AND 1, L_0000021825090530, L_000002182508f1d0, C4<1>, C4<1>;
L_00000218250ad200 .functor OR 1, L_00000218250ad9e0, L_00000218250ac860, C4<0>, C4<0>;
v0000021824f070c0_0 .net "i0", 0 0, L_00000218250408f8;  alias, 1 drivers
v0000021824f064e0_0 .net "i1", 0 0, L_0000021825090530;  alias, 1 drivers
v0000021824f055e0_0 .net "j", 0 0, L_000002182508f1d0;  1 drivers
v0000021824f05220_0 .net "not_j", 0 0, L_00000218250ae000;  1 drivers
v0000021824f054a0_0 .net "o", 0 0, L_00000218250ad200;  alias, 1 drivers
v0000021824f04960_0 .net "w1", 0 0, L_00000218250ad9e0;  1 drivers
v0000021824f05ae0_0 .net "w2", 0 0, L_00000218250ac860;  1 drivers
S_0000021824f1e400 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1ea40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ae230 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250adc80 .functor AND 1, L_000002182508f270, L_00000218250ae230, C4<1>, C4<1>;
L_00000218250ac940 .functor AND 1, L_00000218250ad200, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250ace80 .functor OR 1, L_00000218250adc80, L_00000218250ac940, C4<0>, C4<0>;
v0000021824f06760_0 .net "i0", 0 0, L_000002182508f270;  1 drivers
v0000021824f04be0_0 .net "i1", 0 0, L_00000218250ad200;  alias, 1 drivers
v0000021824f06580_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f04d20_0 .net "not_j", 0 0, L_00000218250ae230;  1 drivers
v0000021824f05fe0_0 .net "o", 0 0, L_00000218250ace80;  1 drivers
v0000021824f05b80_0 .net "w1", 0 0, L_00000218250adc80;  1 drivers
v0000021824f04e60_0 .net "w2", 0 0, L_00000218250ac940;  1 drivers
S_0000021824f1f9e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1ea40;
 .timescale -9 -12;
S_0000021824f207f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1ea40;
 .timescale -9 -12;
S_0000021824f1d5f0 .scope generate, "bit_logic[2]" "bit_logic[2]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de52e0 .param/l "k" 0 8 45, +C4<010>;
L_0000021825040940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f08ec0_0 .net "left_val", 0 0, L_0000021825040940;  1 drivers
v0000021824f07340_0 .net "right_val", 0 0, L_000002182508fbd0;  1 drivers
v0000021824f08060_0 .net "target_val", 0 0, L_00000218250ac9b0;  1 drivers
S_0000021824f1eef0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1d5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ad270 .functor NOT 1, L_00000218250905d0, C4<0>, C4<0>, C4<0>;
L_00000218250ad120 .functor AND 1, L_0000021825040940, L_00000218250ad270, C4<1>, C4<1>;
L_00000218250acef0 .functor AND 1, L_000002182508fbd0, L_00000218250905d0, C4<1>, C4<1>;
L_00000218250ac9b0 .functor OR 1, L_00000218250ad120, L_00000218250acef0, C4<0>, C4<0>;
v0000021824f04fa0_0 .net "i0", 0 0, L_0000021825040940;  alias, 1 drivers
v0000021824f05ea0_0 .net "i1", 0 0, L_000002182508fbd0;  alias, 1 drivers
v0000021824f05720_0 .net "j", 0 0, L_00000218250905d0;  1 drivers
v0000021824f05180_0 .net "not_j", 0 0, L_00000218250ad270;  1 drivers
v0000021824f052c0_0 .net "o", 0 0, L_00000218250ac9b0;  alias, 1 drivers
v0000021824f05360_0 .net "w1", 0 0, L_00000218250ad120;  1 drivers
v0000021824f06080_0 .net "w2", 0 0, L_00000218250acef0;  1 drivers
S_0000021824f20340 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1d5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ae310 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250aca20 .functor AND 1, L_0000021825090710, L_00000218250ae310, C4<1>, C4<1>;
L_00000218250ad7b0 .functor AND 1, L_00000218250ac9b0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250adba0 .functor OR 1, L_00000218250aca20, L_00000218250ad7b0, C4<0>, C4<0>;
v0000021824f06120_0 .net "i0", 0 0, L_0000021825090710;  1 drivers
v0000021824f061c0_0 .net "i1", 0 0, L_00000218250ac9b0;  alias, 1 drivers
v0000021824f06260_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f06300_0 .net "not_j", 0 0, L_00000218250ae310;  1 drivers
v0000021824f06800_0 .net "o", 0 0, L_00000218250adba0;  1 drivers
v0000021824f087e0_0 .net "w1", 0 0, L_00000218250aca20;  1 drivers
v0000021824f07d40_0 .net "w2", 0 0, L_00000218250ad7b0;  1 drivers
S_0000021824f1fe90 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1d5f0;
 .timescale -9 -12;
S_0000021824f1fd00 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1d5f0;
 .timescale -9 -12;
S_0000021824f1e0e0 .scope generate, "bit_logic[3]" "bit_logic[3]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de4ea0 .param/l "k" 0 8 45, +C4<011>;
L_0000021825040988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f07ca0_0 .net "left_val", 0 0, L_0000021825040988;  1 drivers
v0000021824f08d80_0 .net "right_val", 0 0, L_00000218250907b0;  1 drivers
v0000021824f08380_0 .net "target_val", 0 0, L_00000218250ad190;  1 drivers
S_0000021824f1d780 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1e0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ad4a0 .functor NOT 1, L_0000021825090e90, C4<0>, C4<0>, C4<0>;
L_00000218250acf60 .functor AND 1, L_0000021825040988, L_00000218250ad4a0, C4<1>, C4<1>;
L_00000218250acd30 .functor AND 1, L_00000218250907b0, L_0000021825090e90, C4<1>, C4<1>;
L_00000218250ad190 .functor OR 1, L_00000218250acf60, L_00000218250acd30, C4<0>, C4<0>;
v0000021824f077a0_0 .net "i0", 0 0, L_0000021825040988;  alias, 1 drivers
v0000021824f086a0_0 .net "i1", 0 0, L_00000218250907b0;  alias, 1 drivers
v0000021824f07de0_0 .net "j", 0 0, L_0000021825090e90;  1 drivers
v0000021824f081a0_0 .net "not_j", 0 0, L_00000218250ad4a0;  1 drivers
v0000021824f08740_0 .net "o", 0 0, L_00000218250ad190;  alias, 1 drivers
v0000021824f073e0_0 .net "w1", 0 0, L_00000218250acf60;  1 drivers
v0000021824f08ce0_0 .net "w2", 0 0, L_00000218250acd30;  1 drivers
S_0000021824f1fb70 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1e0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250addd0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250aca90 .functor AND 1, L_000002182508ed70, L_00000218250addd0, C4<1>, C4<1>;
L_00000218250adcf0 .functor AND 1, L_00000218250ad190, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250add60 .functor OR 1, L_00000218250aca90, L_00000218250adcf0, C4<0>, C4<0>;
v0000021824f082e0_0 .net "i0", 0 0, L_000002182508ed70;  1 drivers
v0000021824f07840_0 .net "i1", 0 0, L_00000218250ad190;  alias, 1 drivers
v0000021824f07160_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f07e80_0 .net "not_j", 0 0, L_00000218250addd0;  1 drivers
v0000021824f07f20_0 .net "o", 0 0, L_00000218250add60;  1 drivers
v0000021824f08600_0 .net "w1", 0 0, L_00000218250aca90;  1 drivers
v0000021824f07c00_0 .net "w2", 0 0, L_00000218250adcf0;  1 drivers
S_0000021824f1f210 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1e0e0;
 .timescale -9 -12;
S_0000021824f1d460 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1e0e0;
 .timescale -9 -12;
S_0000021824f20020 .scope generate, "bit_logic[4]" "bit_logic[4]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de5320 .param/l "k" 0 8 45, +C4<0100>;
v0000021824f08560_0 .net "left_val", 0 0, L_00000218250908f0;  1 drivers
v0000021824f08240_0 .net "right_val", 0 0, L_0000021825090a30;  1 drivers
v0000021824f08ba0_0 .net "target_val", 0 0, L_00000218250ac7f0;  1 drivers
S_0000021824f21150 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f20020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250acb70 .functor NOT 1, L_000002182508f9f0, C4<0>, C4<0>, C4<0>;
L_00000218250ad040 .functor AND 1, L_00000218250908f0, L_00000218250acb70, C4<1>, C4<1>;
L_00000218250ad580 .functor AND 1, L_0000021825090a30, L_000002182508f9f0, C4<1>, C4<1>;
L_00000218250ac7f0 .functor OR 1, L_00000218250ad040, L_00000218250ad580, C4<0>, C4<0>;
v0000021824f07700_0 .net "i0", 0 0, L_00000218250908f0;  alias, 1 drivers
v0000021824f078e0_0 .net "i1", 0 0, L_0000021825090a30;  alias, 1 drivers
v0000021824f07a20_0 .net "j", 0 0, L_000002182508f9f0;  1 drivers
v0000021824f09000_0 .net "not_j", 0 0, L_00000218250acb70;  1 drivers
v0000021824f07520_0 .net "o", 0 0, L_00000218250ac7f0;  alias, 1 drivers
v0000021824f08880_0 .net "w1", 0 0, L_00000218250ad040;  1 drivers
v0000021824f07fc0_0 .net "w2", 0 0, L_00000218250ad580;  1 drivers
S_0000021824f1ebd0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f20020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ad6d0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250ac780 .functor AND 1, L_0000021825090850, L_00000218250ad6d0, C4<1>, C4<1>;
L_00000218250acfd0 .functor AND 1, L_00000218250ac7f0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250ae150 .functor OR 1, L_00000218250ac780, L_00000218250acfd0, C4<0>, C4<0>;
v0000021824f07b60_0 .net "i0", 0 0, L_0000021825090850;  1 drivers
v0000021824f07480_0 .net "i1", 0 0, L_00000218250ac7f0;  alias, 1 drivers
v0000021824f07200_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f08420_0 .net "not_j", 0 0, L_00000218250ad6d0;  1 drivers
v0000021824f08e20_0 .net "o", 0 0, L_00000218250ae150;  1 drivers
v0000021824f08b00_0 .net "w1", 0 0, L_00000218250ac780;  1 drivers
v0000021824f08100_0 .net "w2", 0 0, L_00000218250acfd0;  1 drivers
S_0000021824f201b0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f20020;
 .timescale -9 -12;
S_0000021824f1e590 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f20020;
 .timescale -9 -12;
S_0000021824f1d2d0 .scope generate, "bit_logic[5]" "bit_logic[5]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de4f60 .param/l "k" 0 8 45, +C4<0101>;
v0000021824f2c910_0 .net "left_val", 0 0, L_0000021825090f30;  1 drivers
v0000021824f2b0b0_0 .net "right_val", 0 0, L_0000021825090d50;  1 drivers
v0000021824f2b150_0 .net "target_val", 0 0, L_00000218250acbe0;  1 drivers
S_0000021824f212e0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f1d2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250adc10 .functor NOT 1, L_0000021825090b70, C4<0>, C4<0>, C4<0>;
L_00000218250ad820 .functor AND 1, L_0000021825090f30, L_00000218250adc10, C4<1>, C4<1>;
L_00000218250ad2e0 .functor AND 1, L_0000021825090d50, L_0000021825090b70, C4<1>, C4<1>;
L_00000218250acbe0 .functor OR 1, L_00000218250ad820, L_00000218250ad2e0, C4<0>, C4<0>;
v0000021824f08920_0 .net "i0", 0 0, L_0000021825090f30;  alias, 1 drivers
v0000021824f072a0_0 .net "i1", 0 0, L_0000021825090d50;  alias, 1 drivers
v0000021824f08f60_0 .net "j", 0 0, L_0000021825090b70;  1 drivers
v0000021824f07980_0 .net "not_j", 0 0, L_00000218250adc10;  1 drivers
v0000021824f084c0_0 .net "o", 0 0, L_00000218250acbe0;  alias, 1 drivers
v0000021824f075c0_0 .net "w1", 0 0, L_00000218250ad820;  1 drivers
v0000021824f07660_0 .net "w2", 0 0, L_00000218250ad2e0;  1 drivers
S_0000021824f1f3a0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f1d2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250adf90 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250ad350 .functor AND 1, L_0000021825090cb0, L_00000218250adf90, C4<1>, C4<1>;
L_00000218250ad660 .functor AND 1, L_00000218250acbe0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250ae1c0 .functor OR 1, L_00000218250ad350, L_00000218250ad660, C4<0>, C4<0>;
v0000021824f089c0_0 .net "i0", 0 0, L_0000021825090cb0;  1 drivers
v0000021824f08a60_0 .net "i1", 0 0, L_00000218250acbe0;  alias, 1 drivers
v0000021824f07ac0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f08c40_0 .net "not_j", 0 0, L_00000218250adf90;  1 drivers
v0000021824f2c2d0_0 .net "o", 0 0, L_00000218250ae1c0;  1 drivers
v0000021824f2c690_0 .net "w1", 0 0, L_00000218250ad350;  1 drivers
v0000021824f2c730_0 .net "w2", 0 0, L_00000218250ad660;  1 drivers
S_0000021824f1e720 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f1d2d0;
 .timescale -9 -12;
S_0000021824f1e270 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f1d2d0;
 .timescale -9 -12;
S_0000021824f20fc0 .scope generate, "bit_logic[6]" "bit_logic[6]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de4fe0 .param/l "k" 0 8 45, +C4<0110>;
v0000021824f2aa70_0 .net "left_val", 0 0, L_0000021825092010;  1 drivers
v0000021824f2a4d0_0 .net "right_val", 0 0, L_0000021825092bf0;  1 drivers
v0000021824f2ab10_0 .net "target_val", 0 0, L_00000218250ad900;  1 drivers
S_0000021824f20660 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f20fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ad3c0 .functor NOT 1, L_0000021825091070, C4<0>, C4<0>, C4<0>;
L_00000218250ad430 .functor AND 1, L_0000021825092010, L_00000218250ad3c0, C4<1>, C4<1>;
L_00000218250ad890 .functor AND 1, L_0000021825092bf0, L_0000021825091070, C4<1>, C4<1>;
L_00000218250ad900 .functor OR 1, L_00000218250ad430, L_00000218250ad890, C4<0>, C4<0>;
v0000021824f2c230_0 .net "i0", 0 0, L_0000021825092010;  alias, 1 drivers
v0000021824f2c370_0 .net "i1", 0 0, L_0000021825092bf0;  alias, 1 drivers
v0000021824f2b970_0 .net "j", 0 0, L_0000021825091070;  1 drivers
v0000021824f2bf10_0 .net "not_j", 0 0, L_00000218250ad3c0;  1 drivers
v0000021824f2b1f0_0 .net "o", 0 0, L_00000218250ad900;  alias, 1 drivers
v0000021824f2b6f0_0 .net "w1", 0 0, L_00000218250ad430;  1 drivers
v0000021824f2be70_0 .net "w2", 0 0, L_00000218250ad890;  1 drivers
S_0000021824f21600 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f20fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ad970 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250adeb0 .functor AND 1, L_0000021825091110, L_00000218250ad970, C4<1>, C4<1>;
L_00000218250adf20 .functor AND 1, L_00000218250ad900, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250aebd0 .functor OR 1, L_00000218250adeb0, L_00000218250adf20, C4<0>, C4<0>;
v0000021824f2b470_0 .net "i0", 0 0, L_0000021825091110;  1 drivers
v0000021824f2bbf0_0 .net "i1", 0 0, L_00000218250ad900;  alias, 1 drivers
v0000021824f2b290_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f2b650_0 .net "not_j", 0 0, L_00000218250ad970;  1 drivers
v0000021824f2af70_0 .net "o", 0 0, L_00000218250aebd0;  1 drivers
v0000021824f2bc90_0 .net "w1", 0 0, L_00000218250adeb0;  1 drivers
v0000021824f2bfb0_0 .net "w2", 0 0, L_00000218250adf20;  1 drivers
S_0000021824f20980 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f20fc0;
 .timescale -9 -12;
S_0000021824f1f530 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f20fc0;
 .timescale -9 -12;
S_0000021824f21470 .scope generate, "bit_logic[7]" "bit_logic[7]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de5060 .param/l "k" 0 8 45, +C4<0111>;
v0000021824f2c4b0_0 .net "left_val", 0 0, L_0000021825092290;  1 drivers
v0000021824f2ad90_0 .net "right_val", 0 0, L_00000218250934b0;  1 drivers
v0000021824f2a890_0 .net "target_val", 0 0, L_00000218250aff10;  1 drivers
S_0000021824f20b10 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f21470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250afb90 .functor NOT 1, L_0000021825093410, C4<0>, C4<0>, C4<0>;
L_00000218250af9d0 .functor AND 1, L_0000021825092290, L_00000218250afb90, C4<1>, C4<1>;
L_00000218250afab0 .functor AND 1, L_00000218250934b0, L_0000021825093410, C4<1>, C4<1>;
L_00000218250aff10 .functor OR 1, L_00000218250af9d0, L_00000218250afab0, C4<0>, C4<0>;
v0000021824f2b830_0 .net "i0", 0 0, L_0000021825092290;  alias, 1 drivers
v0000021824f2abb0_0 .net "i1", 0 0, L_00000218250934b0;  alias, 1 drivers
v0000021824f2a1b0_0 .net "j", 0 0, L_0000021825093410;  1 drivers
v0000021824f2c050_0 .net "not_j", 0 0, L_00000218250afb90;  1 drivers
v0000021824f2a930_0 .net "o", 0 0, L_00000218250aff10;  alias, 1 drivers
v0000021824f2bd30_0 .net "w1", 0 0, L_00000218250af9d0;  1 drivers
v0000021824f2c410_0 .net "w2", 0 0, L_00000218250afab0;  1 drivers
S_0000021824f20ca0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f21470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250afe30 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250ae540 .functor AND 1, L_00000218250920b0, L_00000218250afe30, C4<1>, C4<1>;
L_00000218250aec40 .functor AND 1, L_00000218250aff10, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250af6c0 .functor OR 1, L_00000218250ae540, L_00000218250aec40, C4<0>, C4<0>;
v0000021824f2a6b0_0 .net "i0", 0 0, L_00000218250920b0;  1 drivers
v0000021824f2a390_0 .net "i1", 0 0, L_00000218250aff10;  alias, 1 drivers
v0000021824f2acf0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f2a9d0_0 .net "not_j", 0 0, L_00000218250afe30;  1 drivers
v0000021824f2a430_0 .net "o", 0 0, L_00000218250af6c0;  1 drivers
v0000021824f2b510_0 .net "w1", 0 0, L_00000218250ae540;  1 drivers
v0000021824f2c870_0 .net "w2", 0 0, L_00000218250aec40;  1 drivers
S_0000021824f20e30 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f21470;
 .timescale -9 -12;
S_0000021824f21790 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f21470;
 .timescale -9 -12;
S_0000021824f21920 .scope generate, "bit_logic[8]" "bit_logic[8]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de53e0 .param/l "k" 0 8 45, +C4<01000>;
v0000021824f2b5b0_0 .net "left_val", 0 0, L_0000021825093870;  1 drivers
v0000021824f2aed0_0 .net "right_val", 0 0, L_0000021825092dd0;  1 drivers
v0000021824f2a570_0 .net "target_val", 0 0, L_00000218250ae380;  1 drivers
S_0000021824f1d910 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f21920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aee00 .functor NOT 1, L_0000021825091a70, C4<0>, C4<0>, C4<0>;
L_00000218250afea0 .functor AND 1, L_0000021825093870, L_00000218250aee00, C4<1>, C4<1>;
L_00000218250afb20 .functor AND 1, L_0000021825092dd0, L_0000021825091a70, C4<1>, C4<1>;
L_00000218250ae380 .functor OR 1, L_00000218250afea0, L_00000218250afb20, C4<0>, C4<0>;
v0000021824f2a250_0 .net "i0", 0 0, L_0000021825093870;  alias, 1 drivers
v0000021824f2b010_0 .net "i1", 0 0, L_0000021825092dd0;  alias, 1 drivers
v0000021824f2c550_0 .net "j", 0 0, L_0000021825091a70;  1 drivers
v0000021824f2b790_0 .net "not_j", 0 0, L_00000218250aee00;  1 drivers
v0000021824f2b330_0 .net "o", 0 0, L_00000218250ae380;  alias, 1 drivers
v0000021824f2a2f0_0 .net "w1", 0 0, L_00000218250afea0;  1 drivers
v0000021824f2bab0_0 .net "w2", 0 0, L_00000218250afb20;  1 drivers
S_0000021824f1e8b0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f21920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250afa40 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250afdc0 .functor AND 1, L_0000021825092150, L_00000218250afa40, C4<1>, C4<1>;
L_00000218250ae690 .functor AND 1, L_00000218250ae380, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250af730 .functor OR 1, L_00000218250afdc0, L_00000218250ae690, C4<0>, C4<0>;
v0000021824f2c5f0_0 .net "i0", 0 0, L_0000021825092150;  1 drivers
v0000021824f2ac50_0 .net "i1", 0 0, L_00000218250ae380;  alias, 1 drivers
v0000021824f2c0f0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f2ae30_0 .net "not_j", 0 0, L_00000218250afa40;  1 drivers
v0000021824f2c7d0_0 .net "o", 0 0, L_00000218250af730;  1 drivers
v0000021824f2c190_0 .net "w1", 0 0, L_00000218250afdc0;  1 drivers
v0000021824f2b3d0_0 .net "w2", 0 0, L_00000218250ae690;  1 drivers
S_0000021824f21ab0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f21920;
 .timescale -9 -12;
S_0000021824f1daa0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f21920;
 .timescale -9 -12;
S_0000021824f21c40 .scope generate, "bit_logic[9]" "bit_logic[9]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de58e0 .param/l "k" 0 8 45, +C4<01001>;
v0000021824f2d8b0_0 .net "left_val", 0 0, L_0000021825093370;  1 drivers
v0000021824f2def0_0 .net "right_val", 0 0, L_00000218250914d0;  1 drivers
v0000021824f2e030_0 .net "target_val", 0 0, L_00000218250af3b0;  1 drivers
S_0000021824f1dc30 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f21c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ae460 .functor NOT 1, L_0000021825092e70, C4<0>, C4<0>, C4<0>;
L_00000218250af340 .functor AND 1, L_0000021825093370, L_00000218250ae460, C4<1>, C4<1>;
L_00000218250ae5b0 .functor AND 1, L_00000218250914d0, L_0000021825092e70, C4<1>, C4<1>;
L_00000218250af3b0 .functor OR 1, L_00000218250af340, L_00000218250ae5b0, C4<0>, C4<0>;
v0000021824f2b8d0_0 .net "i0", 0 0, L_0000021825093370;  alias, 1 drivers
v0000021824f2ba10_0 .net "i1", 0 0, L_00000218250914d0;  alias, 1 drivers
v0000021824f2bb50_0 .net "j", 0 0, L_0000021825092e70;  1 drivers
v0000021824f2bdd0_0 .net "not_j", 0 0, L_00000218250ae460;  1 drivers
v0000021824f2a610_0 .net "o", 0 0, L_00000218250af3b0;  alias, 1 drivers
v0000021824f2a750_0 .net "w1", 0 0, L_00000218250af340;  1 drivers
v0000021824f2a7f0_0 .net "w2", 0 0, L_00000218250ae5b0;  1 drivers
S_0000021824f21dd0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f21c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aee70 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250ae620 .functor AND 1, L_00000218250926f0, L_00000218250aee70, C4<1>, C4<1>;
L_00000218250ae9a0 .functor AND 1, L_00000218250af3b0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250aed20 .functor OR 1, L_00000218250ae620, L_00000218250ae9a0, C4<0>, C4<0>;
v0000021824f2df90_0 .net "i0", 0 0, L_00000218250926f0;  1 drivers
v0000021824f2cf50_0 .net "i1", 0 0, L_00000218250af3b0;  alias, 1 drivers
v0000021824f2e7b0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f2eb70_0 .net "not_j", 0 0, L_00000218250aee70;  1 drivers
v0000021824f2e710_0 .net "o", 0 0, L_00000218250aed20;  1 drivers
v0000021824f2ef30_0 .net "w1", 0 0, L_00000218250ae620;  1 drivers
v0000021824f2e0d0_0 .net "w2", 0 0, L_00000218250ae9a0;  1 drivers
S_0000021824f1ddc0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f21c40;
 .timescale -9 -12;
S_0000021824f21f60 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f21c40;
 .timescale -9 -12;
S_0000021824f220f0 .scope generate, "bit_logic[10]" "bit_logic[10]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de5420 .param/l "k" 0 8 45, +C4<01010>;
v0000021824f2d9f0_0 .net "left_val", 0 0, L_0000021825091750;  1 drivers
v0000021824f2e530_0 .net "right_val", 0 0, L_0000021825092790;  1 drivers
v0000021824f2db30_0 .net "target_val", 0 0, L_00000218250aea80;  1 drivers
S_0000021824f22280 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f220f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ae700 .functor NOT 1, L_0000021825092f10, C4<0>, C4<0>, C4<0>;
L_00000218250af7a0 .functor AND 1, L_0000021825091750, L_00000218250ae700, C4<1>, C4<1>;
L_00000218250ae7e0 .functor AND 1, L_0000021825092790, L_0000021825092f10, C4<1>, C4<1>;
L_00000218250aea80 .functor OR 1, L_00000218250af7a0, L_00000218250ae7e0, C4<0>, C4<0>;
v0000021824f2da90_0 .net "i0", 0 0, L_0000021825091750;  alias, 1 drivers
v0000021824f2d6d0_0 .net "i1", 0 0, L_0000021825092790;  alias, 1 drivers
v0000021824f2caf0_0 .net "j", 0 0, L_0000021825092f10;  1 drivers
v0000021824f2f110_0 .net "not_j", 0 0, L_00000218250ae700;  1 drivers
v0000021824f2c9b0_0 .net "o", 0 0, L_00000218250aea80;  alias, 1 drivers
v0000021824f2e3f0_0 .net "w1", 0 0, L_00000218250af7a0;  1 drivers
v0000021824f2e850_0 .net "w2", 0 0, L_00000218250ae7e0;  1 drivers
S_0000021824f22410 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f220f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250afc00 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250ae4d0 .functor AND 1, L_00000218250932d0, L_00000218250afc00, C4<1>, C4<1>;
L_00000218250af880 .functor AND 1, L_00000218250aea80, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250ae930 .functor OR 1, L_00000218250ae4d0, L_00000218250af880, C4<0>, C4<0>;
v0000021824f2ca50_0 .net "i0", 0 0, L_00000218250932d0;  1 drivers
v0000021824f2ccd0_0 .net "i1", 0 0, L_00000218250aea80;  alias, 1 drivers
v0000021824f2efd0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f2e170_0 .net "not_j", 0 0, L_00000218250afc00;  1 drivers
v0000021824f2e490_0 .net "o", 0 0, L_00000218250ae930;  1 drivers
v0000021824f2d950_0 .net "w1", 0 0, L_00000218250ae4d0;  1 drivers
v0000021824f2de50_0 .net "w2", 0 0, L_00000218250af880;  1 drivers
S_0000021824f225a0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f220f0;
 .timescale -9 -12;
S_0000021824f22730 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f220f0;
 .timescale -9 -12;
S_0000021824f228c0 .scope generate, "bit_logic[11]" "bit_logic[11]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de5760 .param/l "k" 0 8 45, +C4<01011>;
v0000021824f2cd70_0 .net "left_val", 0 0, L_00000218250921f0;  1 drivers
v0000021824f2d130_0 .net "right_val", 0 0, L_0000021825092c90;  1 drivers
v0000021824f2d450_0 .net "target_val", 0 0, L_00000218250aecb0;  1 drivers
S_0000021824f22a50 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f228c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250afd50 .functor NOT 1, L_0000021825091b10, C4<0>, C4<0>, C4<0>;
L_00000218250ae3f0 .functor AND 1, L_00000218250921f0, L_00000218250afd50, C4<1>, C4<1>;
L_00000218250af180 .functor AND 1, L_0000021825092c90, L_0000021825091b10, C4<1>, C4<1>;
L_00000218250aecb0 .functor OR 1, L_00000218250ae3f0, L_00000218250af180, C4<0>, C4<0>;
v0000021824f2cb90_0 .net "i0", 0 0, L_00000218250921f0;  alias, 1 drivers
v0000021824f2d270_0 .net "i1", 0 0, L_0000021825092c90;  alias, 1 drivers
v0000021824f2e670_0 .net "j", 0 0, L_0000021825091b10;  1 drivers
v0000021824f2e350_0 .net "not_j", 0 0, L_00000218250afd50;  1 drivers
v0000021824f2e8f0_0 .net "o", 0 0, L_00000218250aecb0;  alias, 1 drivers
v0000021824f2ea30_0 .net "w1", 0 0, L_00000218250ae3f0;  1 drivers
v0000021824f2e990_0 .net "w2", 0 0, L_00000218250af180;  1 drivers
S_0000021824f22be0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f228c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aef50 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250afc70 .functor AND 1, L_0000021825092b50, L_00000218250aef50, C4<1>, C4<1>;
L_00000218250afce0 .functor AND 1, L_00000218250aecb0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250aed90 .functor OR 1, L_00000218250afc70, L_00000218250afce0, C4<0>, C4<0>;
v0000021824f2cc30_0 .net "i0", 0 0, L_0000021825092b50;  1 drivers
v0000021824f2d4f0_0 .net "i1", 0 0, L_00000218250aecb0;  alias, 1 drivers
v0000021824f2d770_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f2ceb0_0 .net "not_j", 0 0, L_00000218250aef50;  1 drivers
v0000021824f2dbd0_0 .net "o", 0 0, L_00000218250aed90;  1 drivers
v0000021824f2ead0_0 .net "w1", 0 0, L_00000218250afc70;  1 drivers
v0000021824f2e210_0 .net "w2", 0 0, L_00000218250afce0;  1 drivers
S_0000021824f22d70 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f228c0;
 .timescale -9 -12;
S_0000021824f22f00 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f228c0;
 .timescale -9 -12;
S_0000021824f23090 .scope generate, "bit_logic[12]" "bit_logic[12]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de5820 .param/l "k" 0 8 45, +C4<01100>;
v0000021824f2e5d0_0 .net "left_val", 0 0, L_00000218250923d0;  1 drivers
v0000021824f2ee90_0 .net "right_val", 0 0, L_00000218250935f0;  1 drivers
v0000021824f2f070_0 .net "target_val", 0 0, L_00000218250aea10;  1 drivers
S_0000021824f23220 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f23090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ae770 .functor NOT 1, L_0000021825093550, C4<0>, C4<0>, C4<0>;
L_00000218250ae850 .functor AND 1, L_00000218250923d0, L_00000218250ae770, C4<1>, C4<1>;
L_00000218250ae8c0 .functor AND 1, L_00000218250935f0, L_0000021825093550, C4<1>, C4<1>;
L_00000218250aea10 .functor OR 1, L_00000218250ae850, L_00000218250ae8c0, C4<0>, C4<0>;
v0000021824f2ce10_0 .net "i0", 0 0, L_00000218250923d0;  alias, 1 drivers
v0000021824f2ec10_0 .net "i1", 0 0, L_00000218250935f0;  alias, 1 drivers
v0000021824f2cff0_0 .net "j", 0 0, L_0000021825093550;  1 drivers
v0000021824f2d810_0 .net "not_j", 0 0, L_00000218250ae770;  1 drivers
v0000021824f2dc70_0 .net "o", 0 0, L_00000218250aea10;  alias, 1 drivers
v0000021824f2ecb0_0 .net "w1", 0 0, L_00000218250ae850;  1 drivers
v0000021824f2e2b0_0 .net "w2", 0 0, L_00000218250ae8c0;  1 drivers
S_0000021824f233b0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f23090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aeaf0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250aeb60 .functor AND 1, L_0000021825092330, L_00000218250aeaf0, C4<1>, C4<1>;
L_00000218250aeee0 .functor AND 1, L_00000218250aea10, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250af810 .functor OR 1, L_00000218250aeb60, L_00000218250aeee0, C4<0>, C4<0>;
v0000021824f2d630_0 .net "i0", 0 0, L_0000021825092330;  1 drivers
v0000021824f2d310_0 .net "i1", 0 0, L_00000218250aea10;  alias, 1 drivers
v0000021824f2dd10_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f2ed50_0 .net "not_j", 0 0, L_00000218250aeaf0;  1 drivers
v0000021824f2ddb0_0 .net "o", 0 0, L_00000218250af810;  1 drivers
v0000021824f2edf0_0 .net "w1", 0 0, L_00000218250aeb60;  1 drivers
v0000021824f2d090_0 .net "w2", 0 0, L_00000218250aeee0;  1 drivers
S_0000021824f24800 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f23090;
 .timescale -9 -12;
S_0000021824f24e40 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f23090;
 .timescale -9 -12;
S_0000021824f24030 .scope generate, "bit_logic[13]" "bit_logic[13]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de5860 .param/l "k" 0 8 45, +C4<01101>;
v0000021824f2fc50_0 .net "left_val", 0 0, L_0000021825093910;  1 drivers
v0000021824f30150_0 .net "right_val", 0 0, L_0000021825092fb0;  1 drivers
v0000021824f2fd90_0 .net "target_val", 0 0, L_00000218250af110;  1 drivers
S_0000021824f23d10 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f24030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aefc0 .functor NOT 1, L_0000021825091bb0, C4<0>, C4<0>, C4<0>;
L_00000218250af030 .functor AND 1, L_0000021825093910, L_00000218250aefc0, C4<1>, C4<1>;
L_00000218250af0a0 .functor AND 1, L_0000021825092fb0, L_0000021825091bb0, C4<1>, C4<1>;
L_00000218250af110 .functor OR 1, L_00000218250af030, L_00000218250af0a0, C4<0>, C4<0>;
v0000021824f2d1d0_0 .net "i0", 0 0, L_0000021825093910;  alias, 1 drivers
v0000021824f2d3b0_0 .net "i1", 0 0, L_0000021825092fb0;  alias, 1 drivers
v0000021824f2d590_0 .net "j", 0 0, L_0000021825091bb0;  1 drivers
v0000021824f2f1b0_0 .net "not_j", 0 0, L_00000218250aefc0;  1 drivers
v0000021824f30bf0_0 .net "o", 0 0, L_00000218250af110;  alias, 1 drivers
v0000021824f308d0_0 .net "w1", 0 0, L_00000218250af030;  1 drivers
v0000021824f2f4d0_0 .net "w2", 0 0, L_00000218250af0a0;  1 drivers
S_0000021824f241c0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f24030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250af1f0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250af260 .functor AND 1, L_0000021825092470, L_00000218250af1f0, C4<1>, C4<1>;
L_00000218250af2d0 .functor AND 1, L_00000218250af110, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250af8f0 .functor OR 1, L_00000218250af260, L_00000218250af2d0, C4<0>, C4<0>;
v0000021824f2fa70_0 .net "i0", 0 0, L_0000021825092470;  1 drivers
v0000021824f31550_0 .net "i1", 0 0, L_00000218250af110;  alias, 1 drivers
v0000021824f2f9d0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f2f2f0_0 .net "not_j", 0 0, L_00000218250af1f0;  1 drivers
v0000021824f30a10_0 .net "o", 0 0, L_00000218250af8f0;  1 drivers
v0000021824f306f0_0 .net "w1", 0 0, L_00000218250af260;  1 drivers
v0000021824f30830_0 .net "w2", 0 0, L_00000218250af2d0;  1 drivers
S_0000021824f24990 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f24030;
 .timescale -9 -12;
S_0000021824f23ea0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f24030;
 .timescale -9 -12;
S_0000021824f23540 .scope generate, "bit_logic[14]" "bit_logic[14]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de6060 .param/l "k" 0 8 45, +C4<01110>;
v0000021824f31410_0 .net "left_val", 0 0, L_0000021825093690;  1 drivers
v0000021824f31190_0 .net "right_val", 0 0, L_0000021825091570;  1 drivers
v0000021824f30c90_0 .net "target_val", 0 0, L_00000218250af570;  1 drivers
S_0000021824f23860 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f23540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250af420 .functor NOT 1, L_0000021825093050, C4<0>, C4<0>, C4<0>;
L_00000218250af490 .functor AND 1, L_0000021825093690, L_00000218250af420, C4<1>, C4<1>;
L_00000218250af500 .functor AND 1, L_0000021825091570, L_0000021825093050, C4<1>, C4<1>;
L_00000218250af570 .functor OR 1, L_00000218250af490, L_00000218250af500, C4<0>, C4<0>;
v0000021824f30790_0 .net "i0", 0 0, L_0000021825093690;  alias, 1 drivers
v0000021824f30970_0 .net "i1", 0 0, L_0000021825091570;  alias, 1 drivers
v0000021824f2f390_0 .net "j", 0 0, L_0000021825093050;  1 drivers
v0000021824f31690_0 .net "not_j", 0 0, L_00000218250af420;  1 drivers
v0000021824f31730_0 .net "o", 0 0, L_00000218250af570;  alias, 1 drivers
v0000021824f2f250_0 .net "w1", 0 0, L_00000218250af490;  1 drivers
v0000021824f2f430_0 .net "w2", 0 0, L_00000218250af500;  1 drivers
S_0000021824f24cb0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f23540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250af5e0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250af650 .functor AND 1, L_0000021825092830, L_00000218250af5e0, C4<1>, C4<1>;
L_00000218250af960 .functor AND 1, L_00000218250af570, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b0920 .functor OR 1, L_00000218250af650, L_00000218250af960, C4<0>, C4<0>;
v0000021824f2f930_0 .net "i0", 0 0, L_0000021825092830;  1 drivers
v0000021824f2fb10_0 .net "i1", 0 0, L_00000218250af570;  alias, 1 drivers
v0000021824f30ab0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f314b0_0 .net "not_j", 0 0, L_00000218250af5e0;  1 drivers
v0000021824f312d0_0 .net "o", 0 0, L_00000218250b0920;  1 drivers
v0000021824f30b50_0 .net "w1", 0 0, L_00000218250af650;  1 drivers
v0000021824f2f570_0 .net "w2", 0 0, L_00000218250af960;  1 drivers
S_0000021824f236d0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f23540;
 .timescale -9 -12;
S_0000021824f24b20 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f23540;
 .timescale -9 -12;
S_0000021824f239f0 .scope generate, "bit_logic[15]" "bit_logic[15]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de65a0 .param/l "k" 0 8 45, +C4<01111>;
v0000021824f2ff70_0 .net "left_val", 0 0, L_00000218250917f0;  1 drivers
v0000021824f31230_0 .net "right_val", 0 0, L_00000218250928d0;  1 drivers
v0000021824f31870_0 .net "target_val", 0 0, L_00000218250b0680;  1 drivers
S_0000021824f24350 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f239f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b0140 .functor NOT 1, L_00000218250930f0, C4<0>, C4<0>, C4<0>;
L_00000218250b13a0 .functor AND 1, L_00000218250917f0, L_00000218250b0140, C4<1>, C4<1>;
L_00000218250b03e0 .functor AND 1, L_00000218250928d0, L_00000218250930f0, C4<1>, C4<1>;
L_00000218250b0680 .functor OR 1, L_00000218250b13a0, L_00000218250b03e0, C4<0>, C4<0>;
v0000021824f2fbb0_0 .net "i0", 0 0, L_00000218250917f0;  alias, 1 drivers
v0000021824f30fb0_0 .net "i1", 0 0, L_00000218250928d0;  alias, 1 drivers
v0000021824f2fcf0_0 .net "j", 0 0, L_00000218250930f0;  1 drivers
v0000021824f2f6b0_0 .net "not_j", 0 0, L_00000218250b0140;  1 drivers
v0000021824f31050_0 .net "o", 0 0, L_00000218250b0680;  alias, 1 drivers
v0000021824f31910_0 .net "w1", 0 0, L_00000218250b13a0;  1 drivers
v0000021824f30d30_0 .net "w2", 0 0, L_00000218250b03e0;  1 drivers
S_0000021824f23b80 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f239f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b1640 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b0060 .functor AND 1, L_0000021825093730, L_00000218250b1640, C4<1>, C4<1>;
L_00000218250b1480 .functor AND 1, L_00000218250b0680, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b0530 .functor OR 1, L_00000218250b0060, L_00000218250b1480, C4<0>, C4<0>;
v0000021824f2fe30_0 .net "i0", 0 0, L_0000021825093730;  1 drivers
v0000021824f31370_0 .net "i1", 0 0, L_00000218250b0680;  alias, 1 drivers
v0000021824f30dd0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f315f0_0 .net "not_j", 0 0, L_00000218250b1640;  1 drivers
v0000021824f317d0_0 .net "o", 0 0, L_00000218250b0530;  1 drivers
v0000021824f2fed0_0 .net "w1", 0 0, L_00000218250b0060;  1 drivers
v0000021824f300b0_0 .net "w2", 0 0, L_00000218250b1480;  1 drivers
S_0000021824f244e0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f239f0;
 .timescale -9 -12;
S_0000021824f24670 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f239f0;
 .timescale -9 -12;
S_0000021824f69dc0 .scope generate, "bit_logic[16]" "bit_logic[16]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de64a0 .param/l "k" 0 8 45, +C4<010000>;
v0000021824f305b0_0 .net "left_val", 0 0, L_00000218250937d0;  1 drivers
v0000021824f30650_0 .net "right_val", 0 0, L_0000021825092510;  1 drivers
v0000021824f33490_0 .net "target_val", 0 0, L_00000218250b07d0;  1 drivers
S_0000021824f6b080 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f69dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b1950 .functor NOT 1, L_0000021825091c50, C4<0>, C4<0>, C4<0>;
L_00000218250afff0 .functor AND 1, L_00000218250937d0, L_00000218250b1950, C4<1>, C4<1>;
L_00000218250b0d80 .functor AND 1, L_0000021825092510, L_0000021825091c50, C4<1>, C4<1>;
L_00000218250b07d0 .functor OR 1, L_00000218250afff0, L_00000218250b0d80, C4<0>, C4<0>;
v0000021824f30e70_0 .net "i0", 0 0, L_00000218250937d0;  alias, 1 drivers
v0000021824f310f0_0 .net "i1", 0 0, L_0000021825092510;  alias, 1 drivers
v0000021824f30f10_0 .net "j", 0 0, L_0000021825091c50;  1 drivers
v0000021824f2f610_0 .net "not_j", 0 0, L_00000218250b1950;  1 drivers
v0000021824f2f750_0 .net "o", 0 0, L_00000218250b07d0;  alias, 1 drivers
v0000021824f2f7f0_0 .net "w1", 0 0, L_00000218250afff0;  1 drivers
v0000021824f2f890_0 .net "w2", 0 0, L_00000218250b0d80;  1 drivers
S_0000021824f687e0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f69dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b0b50 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b1800 .functor AND 1, L_0000021825092a10, L_00000218250b0b50, C4<1>, C4<1>;
L_00000218250b0610 .functor AND 1, L_00000218250b07d0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b00d0 .functor OR 1, L_00000218250b1800, L_00000218250b0610, C4<0>, C4<0>;
v0000021824f30010_0 .net "i0", 0 0, L_0000021825092a10;  1 drivers
v0000021824f301f0_0 .net "i1", 0 0, L_00000218250b07d0;  alias, 1 drivers
v0000021824f30290_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f30330_0 .net "not_j", 0 0, L_00000218250b0b50;  1 drivers
v0000021824f30470_0 .net "o", 0 0, L_00000218250b00d0;  1 drivers
v0000021824f303d0_0 .net "w1", 0 0, L_00000218250b1800;  1 drivers
v0000021824f30510_0 .net "w2", 0 0, L_00000218250b0610;  1 drivers
S_0000021824f6a590 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f69dc0;
 .timescale -9 -12;
S_0000021824f6a0e0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f69dc0;
 .timescale -9 -12;
S_0000021824f68970 .scope generate, "bit_logic[17]" "bit_logic[17]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de6460 .param/l "k" 0 8 45, +C4<010001>;
v0000021824f326d0_0 .net "left_val", 0 0, L_0000021825093a50;  1 drivers
v0000021824f33530_0 .net "right_val", 0 0, L_0000021825091390;  1 drivers
v0000021824f328b0_0 .net "target_val", 0 0, L_00000218250b0300;  1 drivers
S_0000021824f67e80 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f68970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b05a0 .functor NOT 1, L_0000021825093af0, C4<0>, C4<0>, C4<0>;
L_00000218250b1790 .functor AND 1, L_0000021825093a50, L_00000218250b05a0, C4<1>, C4<1>;
L_00000218250b14f0 .functor AND 1, L_0000021825091390, L_0000021825093af0, C4<1>, C4<1>;
L_00000218250b0300 .functor OR 1, L_00000218250b1790, L_00000218250b14f0, C4<0>, C4<0>;
v0000021824f32d10_0 .net "i0", 0 0, L_0000021825093a50;  alias, 1 drivers
v0000021824f31af0_0 .net "i1", 0 0, L_0000021825091390;  alias, 1 drivers
v0000021824f32270_0 .net "j", 0 0, L_0000021825093af0;  1 drivers
v0000021824f33670_0 .net "not_j", 0 0, L_00000218250b05a0;  1 drivers
v0000021824f31a50_0 .net "o", 0 0, L_00000218250b0300;  alias, 1 drivers
v0000021824f337b0_0 .net "w1", 0 0, L_00000218250b1790;  1 drivers
v0000021824f319b0_0 .net "w2", 0 0, L_00000218250b14f0;  1 drivers
S_0000021824f67200 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f68970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b1870 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b16b0 .functor AND 1, L_00000218250939b0, L_00000218250b1870, C4<1>, C4<1>;
L_00000218250b0bc0 .functor AND 1, L_00000218250b0300, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b0840 .functor OR 1, L_00000218250b16b0, L_00000218250b0bc0, C4<0>, C4<0>;
v0000021824f32590_0 .net "i0", 0 0, L_00000218250939b0;  1 drivers
v0000021824f31b90_0 .net "i1", 0 0, L_00000218250b0300;  alias, 1 drivers
v0000021824f324f0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f31cd0_0 .net "not_j", 0 0, L_00000218250b1870;  1 drivers
v0000021824f31d70_0 .net "o", 0 0, L_00000218250b0840;  1 drivers
v0000021824f32bd0_0 .net "w1", 0 0, L_00000218250b16b0;  1 drivers
v0000021824f32f90_0 .net "w2", 0 0, L_00000218250b0bc0;  1 drivers
S_0000021824f68b00 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f68970;
 .timescale -9 -12;
S_0000021824f6aef0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f68970;
 .timescale -9 -12;
S_0000021824f69460 .scope generate, "bit_logic[18]" "bit_logic[18]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de63e0 .param/l "k" 0 8 45, +C4<010010>;
v0000021824f33d50_0 .net "left_val", 0 0, L_0000021825092d30;  1 drivers
v0000021824f33df0_0 .net "right_val", 0 0, L_0000021825091cf0;  1 drivers
v0000021824f329f0_0 .net "target_val", 0 0, L_00000218250b08b0;  1 drivers
S_0000021824f67cf0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f69460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b0c30 .functor NOT 1, L_0000021825091430, C4<0>, C4<0>, C4<0>;
L_00000218250b0a00 .functor AND 1, L_0000021825092d30, L_00000218250b0c30, C4<1>, C4<1>;
L_00000218250b1a30 .functor AND 1, L_0000021825091cf0, L_0000021825091430, C4<1>, C4<1>;
L_00000218250b08b0 .functor OR 1, L_00000218250b0a00, L_00000218250b1a30, C4<0>, C4<0>;
v0000021824f32310_0 .net "i0", 0 0, L_0000021825092d30;  alias, 1 drivers
v0000021824f33cb0_0 .net "i1", 0 0, L_0000021825091cf0;  alias, 1 drivers
v0000021824f32950_0 .net "j", 0 0, L_0000021825091430;  1 drivers
v0000021824f323b0_0 .net "not_j", 0 0, L_00000218250b0c30;  1 drivers
v0000021824f32630_0 .net "o", 0 0, L_00000218250b08b0;  alias, 1 drivers
v0000021824f31c30_0 .net "w1", 0 0, L_00000218250b0a00;  1 drivers
v0000021824f335d0_0 .net "w2", 0 0, L_00000218250b1a30;  1 drivers
S_0000021824f68c90 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f69460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b0a70 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b0450 .functor AND 1, L_0000021825092ab0, L_00000218250b0a70, C4<1>, C4<1>;
L_00000218250b1b10 .functor AND 1, L_00000218250b08b0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b0290 .functor OR 1, L_00000218250b0450, L_00000218250b1b10, C4<0>, C4<0>;
v0000021824f332b0_0 .net "i0", 0 0, L_0000021825092ab0;  1 drivers
v0000021824f33350_0 .net "i1", 0 0, L_00000218250b08b0;  alias, 1 drivers
v0000021824f33210_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f33170_0 .net "not_j", 0 0, L_00000218250b0a70;  1 drivers
v0000021824f32770_0 .net "o", 0 0, L_00000218250b0290;  1 drivers
v0000021824f32810_0 .net "w1", 0 0, L_00000218250b0450;  1 drivers
v0000021824f32130_0 .net "w2", 0 0, L_00000218250b1b10;  1 drivers
S_0000021824f68fb0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f69460;
 .timescale -9 -12;
S_0000021824f6a720 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f69460;
 .timescale -9 -12;
S_0000021824f67b60 .scope generate, "bit_logic[19]" "bit_logic[19]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de5ce0 .param/l "k" 0 8 45, +C4<010011>;
v0000021824f33f30_0 .net "left_val", 0 0, L_00000218250925b0;  1 drivers
v0000021824f33fd0_0 .net "right_val", 0 0, L_0000021825091610;  1 drivers
v0000021824f31eb0_0 .net "target_val", 0 0, L_00000218250b0760;  1 drivers
S_0000021824f68010 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f67b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b06f0 .functor NOT 1, L_0000021825093190, C4<0>, C4<0>, C4<0>;
L_00000218250b01b0 .functor AND 1, L_00000218250925b0, L_00000218250b06f0, C4<1>, C4<1>;
L_00000218250b0220 .functor AND 1, L_0000021825091610, L_0000021825093190, C4<1>, C4<1>;
L_00000218250b0760 .functor OR 1, L_00000218250b01b0, L_00000218250b0220, C4<0>, C4<0>;
v0000021824f34110_0 .net "i0", 0 0, L_00000218250925b0;  alias, 1 drivers
v0000021824f33e90_0 .net "i1", 0 0, L_0000021825091610;  alias, 1 drivers
v0000021824f31e10_0 .net "j", 0 0, L_0000021825093190;  1 drivers
v0000021824f32090_0 .net "not_j", 0 0, L_00000218250b06f0;  1 drivers
v0000021824f33a30_0 .net "o", 0 0, L_00000218250b0760;  alias, 1 drivers
v0000021824f330d0_0 .net "w1", 0 0, L_00000218250b01b0;  1 drivers
v0000021824f33030_0 .net "w2", 0 0, L_00000218250b0220;  1 drivers
S_0000021824f6a8b0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f67b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b12c0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b1250 .functor AND 1, L_0000021825091d90, L_00000218250b12c0, C4<1>, C4<1>;
L_00000218250b1100 .functor AND 1, L_00000218250b0760, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b0990 .functor OR 1, L_00000218250b1250, L_00000218250b1100, C4<0>, C4<0>;
v0000021824f32a90_0 .net "i0", 0 0, L_0000021825091d90;  1 drivers
v0000021824f33850_0 .net "i1", 0 0, L_00000218250b0760;  alias, 1 drivers
v0000021824f33c10_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f333f0_0 .net "not_j", 0 0, L_00000218250b12c0;  1 drivers
v0000021824f31ff0_0 .net "o", 0 0, L_00000218250b0990;  1 drivers
v0000021824f33710_0 .net "w1", 0 0, L_00000218250b1250;  1 drivers
v0000021824f32b30_0 .net "w2", 0 0, L_00000218250b1100;  1 drivers
S_0000021824f67070 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f67b60;
 .timescale -9 -12;
S_0000021824f695f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f67b60;
 .timescale -9 -12;
S_0000021824f681a0 .scope generate, "bit_logic[20]" "bit_logic[20]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de61e0 .param/l "k" 0 8 45, +C4<010100>;
v0000021824f34f70_0 .net "left_val", 0 0, L_0000021825092650;  1 drivers
v0000021824f35c90_0 .net "right_val", 0 0, L_0000021825092970;  1 drivers
v0000021824f35bf0_0 .net "target_val", 0 0, L_00000218250b0e60;  1 drivers
S_0000021824f69780 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f681a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b0ae0 .functor NOT 1, L_0000021825091e30, C4<0>, C4<0>, C4<0>;
L_00000218250b0370 .functor AND 1, L_0000021825092650, L_00000218250b0ae0, C4<1>, C4<1>;
L_00000218250b0f40 .functor AND 1, L_0000021825092970, L_0000021825091e30, C4<1>, C4<1>;
L_00000218250b0e60 .functor OR 1, L_00000218250b0370, L_00000218250b0f40, C4<0>, C4<0>;
v0000021824f338f0_0 .net "i0", 0 0, L_0000021825092650;  alias, 1 drivers
v0000021824f32c70_0 .net "i1", 0 0, L_0000021825092970;  alias, 1 drivers
v0000021824f31f50_0 .net "j", 0 0, L_0000021825091e30;  1 drivers
v0000021824f33990_0 .net "not_j", 0 0, L_00000218250b0ae0;  1 drivers
v0000021824f33ad0_0 .net "o", 0 0, L_00000218250b0e60;  alias, 1 drivers
v0000021824f34070_0 .net "w1", 0 0, L_00000218250b0370;  1 drivers
v0000021824f321d0_0 .net "w2", 0 0, L_00000218250b0f40;  1 drivers
S_0000021824f68330 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f681a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b0ca0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b11e0 .functor AND 1, L_00000218250916b0, L_00000218250b0ca0, C4<1>, C4<1>;
L_00000218250b0d10 .functor AND 1, L_00000218250b0e60, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b1560 .functor OR 1, L_00000218250b11e0, L_00000218250b0d10, C4<0>, C4<0>;
v0000021824f33b70_0 .net "i0", 0 0, L_00000218250916b0;  1 drivers
v0000021824f32450_0 .net "i1", 0 0, L_00000218250b0e60;  alias, 1 drivers
v0000021824f32db0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f32e50_0 .net "not_j", 0 0, L_00000218250b0ca0;  1 drivers
v0000021824f32ef0_0 .net "o", 0 0, L_00000218250b1560;  1 drivers
v0000021824f344d0_0 .net "w1", 0 0, L_00000218250b11e0;  1 drivers
v0000021824f362d0_0 .net "w2", 0 0, L_00000218250b0d10;  1 drivers
S_0000021824f68650 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f681a0;
 .timescale -9 -12;
S_0000021824f69910 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f681a0;
 .timescale -9 -12;
S_0000021824f69aa0 .scope generate, "bit_logic[21]" "bit_logic[21]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de65e0 .param/l "k" 0 8 45, +C4<010101>;
v0000021824f365f0_0 .net "left_val", 0 0, L_0000021825091890;  1 drivers
v0000021824f350b0_0 .net "right_val", 0 0, L_0000021825091930;  1 drivers
v0000021824f36730_0 .net "target_val", 0 0, L_00000218250b0ed0;  1 drivers
S_0000021824f68e20 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f69aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b0df0 .functor NOT 1, L_0000021825091f70, C4<0>, C4<0>, C4<0>;
L_00000218250b19c0 .functor AND 1, L_0000021825091890, L_00000218250b0df0, C4<1>, C4<1>;
L_00000218250b1330 .functor AND 1, L_0000021825091930, L_0000021825091f70, C4<1>, C4<1>;
L_00000218250b0ed0 .functor OR 1, L_00000218250b19c0, L_00000218250b1330, C4<0>, C4<0>;
v0000021824f35d30_0 .net "i0", 0 0, L_0000021825091890;  alias, 1 drivers
v0000021824f34570_0 .net "i1", 0 0, L_0000021825091930;  alias, 1 drivers
v0000021824f34bb0_0 .net "j", 0 0, L_0000021825091f70;  1 drivers
v0000021824f36190_0 .net "not_j", 0 0, L_00000218250b0df0;  1 drivers
v0000021824f34430_0 .net "o", 0 0, L_00000218250b0ed0;  alias, 1 drivers
v0000021824f34ed0_0 .net "w1", 0 0, L_00000218250b19c0;  1 drivers
v0000021824f35e70_0 .net "w2", 0 0, L_00000218250b1330;  1 drivers
S_0000021824f67390 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f69aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b04c0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b0fb0 .functor AND 1, L_0000021825093230, L_00000218250b04c0, C4<1>, C4<1>;
L_00000218250b1020 .functor AND 1, L_00000218250b0ed0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b1090 .functor OR 1, L_00000218250b0fb0, L_00000218250b1020, C4<0>, C4<0>;
v0000021824f34c50_0 .net "i0", 0 0, L_0000021825093230;  1 drivers
v0000021824f36050_0 .net "i1", 0 0, L_00000218250b0ed0;  alias, 1 drivers
v0000021824f36230_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f360f0_0 .net "not_j", 0 0, L_00000218250b04c0;  1 drivers
v0000021824f342f0_0 .net "o", 0 0, L_00000218250b1090;  1 drivers
v0000021824f34cf0_0 .net "w1", 0 0, L_00000218250b0fb0;  1 drivers
v0000021824f34610_0 .net "w2", 0 0, L_00000218250b1020;  1 drivers
S_0000021824f69c30 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f69aa0;
 .timescale -9 -12;
S_0000021824f69f50 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f69aa0;
 .timescale -9 -12;
S_0000021824f67520 .scope generate, "bit_logic[22]" "bit_logic[22]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de6220 .param/l "k" 0 8 45, +C4<010110>;
v0000021824f341b0_0 .net "left_val", 0 0, L_0000021825093eb0;  1 drivers
v0000021824f36410_0 .net "right_val", 0 0, L_0000021825094450;  1 drivers
v0000021824f35fb0_0 .net "target_val", 0 0, L_00000218250b15d0;  1 drivers
S_0000021824f6a270 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f67520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aff80 .functor NOT 1, L_00000218250919d0, C4<0>, C4<0>, C4<0>;
L_00000218250b1170 .functor AND 1, L_0000021825093eb0, L_00000218250aff80, C4<1>, C4<1>;
L_00000218250b1410 .functor AND 1, L_0000021825094450, L_00000218250919d0, C4<1>, C4<1>;
L_00000218250b15d0 .functor OR 1, L_00000218250b1170, L_00000218250b1410, C4<0>, C4<0>;
v0000021824f34d90_0 .net "i0", 0 0, L_0000021825093eb0;  alias, 1 drivers
v0000021824f34890_0 .net "i1", 0 0, L_0000021825094450;  alias, 1 drivers
v0000021824f35290_0 .net "j", 0 0, L_00000218250919d0;  1 drivers
v0000021824f35470_0 .net "not_j", 0 0, L_00000218250aff80;  1 drivers
v0000021824f34390_0 .net "o", 0 0, L_00000218250b15d0;  alias, 1 drivers
v0000021824f36370_0 .net "w1", 0 0, L_00000218250b1170;  1 drivers
v0000021824f34b10_0 .net "w2", 0 0, L_00000218250b1410;  1 drivers
S_0000021824f6a400 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f67520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b1720 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b18e0 .functor AND 1, L_0000021825091ed0, L_00000218250b1720, C4<1>, C4<1>;
L_00000218250b1aa0 .functor AND 1, L_00000218250b15d0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b1db0 .functor OR 1, L_00000218250b18e0, L_00000218250b1aa0, C4<0>, C4<0>;
v0000021824f35790_0 .net "i0", 0 0, L_0000021825091ed0;  1 drivers
v0000021824f35010_0 .net "i1", 0 0, L_00000218250b15d0;  alias, 1 drivers
v0000021824f35150_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f35dd0_0 .net "not_j", 0 0, L_00000218250b1720;  1 drivers
v0000021824f35ab0_0 .net "o", 0 0, L_00000218250b1db0;  1 drivers
v0000021824f35a10_0 .net "w1", 0 0, L_00000218250b18e0;  1 drivers
v0000021824f35970_0 .net "w2", 0 0, L_00000218250b1aa0;  1 drivers
S_0000021824f684c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f67520;
 .timescale -9 -12;
S_0000021824f6aa40 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f67520;
 .timescale -9 -12;
S_0000021824f6b6c0 .scope generate, "bit_logic[23]" "bit_logic[23]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de66e0 .param/l "k" 0 8 45, +C4<010111>;
v0000021824f35510_0 .net "left_val", 0 0, L_00000218250941d0;  1 drivers
v0000021824f355b0_0 .net "right_val", 0 0, L_0000021825095170;  1 drivers
v0000021824f36550_0 .net "target_val", 0 0, L_00000218250b22f0;  1 drivers
S_0000021824f69140 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6b6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b2440 .functor NOT 1, L_00000218250950d0, C4<0>, C4<0>, C4<0>;
L_00000218250b2600 .functor AND 1, L_00000218250941d0, L_00000218250b2440, C4<1>, C4<1>;
L_00000218250b29f0 .functor AND 1, L_0000021825095170, L_00000218250950d0, C4<1>, C4<1>;
L_00000218250b22f0 .functor OR 1, L_00000218250b2600, L_00000218250b29f0, C4<0>, C4<0>;
v0000021824f346b0_0 .net "i0", 0 0, L_00000218250941d0;  alias, 1 drivers
v0000021824f34750_0 .net "i1", 0 0, L_0000021825095170;  alias, 1 drivers
v0000021824f34e30_0 .net "j", 0 0, L_00000218250950d0;  1 drivers
v0000021824f34930_0 .net "not_j", 0 0, L_00000218250b2440;  1 drivers
v0000021824f364b0_0 .net "o", 0 0, L_00000218250b22f0;  alias, 1 drivers
v0000021824f35f10_0 .net "w1", 0 0, L_00000218250b2600;  1 drivers
v0000021824f367d0_0 .net "w2", 0 0, L_00000218250b29f0;  1 drivers
S_0000021824f6abd0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6b6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b1cd0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b1d40 .functor AND 1, L_00000218250946d0, L_00000218250b1cd0, C4<1>, C4<1>;
L_00000218250b27c0 .functor AND 1, L_00000218250b22f0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b2050 .functor OR 1, L_00000218250b1d40, L_00000218250b27c0, C4<0>, C4<0>;
v0000021824f356f0_0 .net "i0", 0 0, L_00000218250946d0;  1 drivers
v0000021824f351f0_0 .net "i1", 0 0, L_00000218250b22f0;  alias, 1 drivers
v0000021824f35330_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f353d0_0 .net "not_j", 0 0, L_00000218250b1cd0;  1 drivers
v0000021824f349d0_0 .net "o", 0 0, L_00000218250b2050;  1 drivers
v0000021824f347f0_0 .net "w1", 0 0, L_00000218250b1d40;  1 drivers
v0000021824f34a70_0 .net "w2", 0 0, L_00000218250b27c0;  1 drivers
S_0000021824f692d0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6b6c0;
 .timescale -9 -12;
S_0000021824f676b0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6b6c0;
 .timescale -9 -12;
S_0000021824f6ad60 .scope generate, "bit_logic[24]" "bit_logic[24]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de61a0 .param/l "k" 0 8 45, +C4<011000>;
v0000021824f38b70_0 .net "left_val", 0 0, L_0000021825094f90;  1 drivers
v0000021824f37f90_0 .net "right_val", 0 0, L_0000021825095210;  1 drivers
v0000021824f37810_0 .net "target_val", 0 0, L_00000218250b20c0;  1 drivers
S_0000021824f6b210 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6ad60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b2590 .functor NOT 1, L_0000021825094270, C4<0>, C4<0>, C4<0>;
L_00000218250b1f70 .functor AND 1, L_0000021825094f90, L_00000218250b2590, C4<1>, C4<1>;
L_00000218250b1fe0 .functor AND 1, L_0000021825095210, L_0000021825094270, C4<1>, C4<1>;
L_00000218250b20c0 .functor OR 1, L_00000218250b1f70, L_00000218250b1fe0, C4<0>, C4<0>;
v0000021824f35650_0 .net "i0", 0 0, L_0000021825094f90;  alias, 1 drivers
v0000021824f35830_0 .net "i1", 0 0, L_0000021825095210;  alias, 1 drivers
v0000021824f358d0_0 .net "j", 0 0, L_0000021825094270;  1 drivers
v0000021824f36690_0 .net "not_j", 0 0, L_00000218250b2590;  1 drivers
v0000021824f35b50_0 .net "o", 0 0, L_00000218250b20c0;  alias, 1 drivers
v0000021824f36870_0 .net "w1", 0 0, L_00000218250b1f70;  1 drivers
v0000021824f36910_0 .net "w2", 0 0, L_00000218250b1fe0;  1 drivers
S_0000021824f6b3a0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6ad60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b1e20 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b21a0 .functor AND 1, L_0000021825094a90, L_00000218250b1e20, C4<1>, C4<1>;
L_00000218250b1e90 .functor AND 1, L_00000218250b20c0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b2130 .functor OR 1, L_00000218250b21a0, L_00000218250b1e90, C4<0>, C4<0>;
v0000021824f34250_0 .net "i0", 0 0, L_0000021825094a90;  1 drivers
v0000021824f36d70_0 .net "i1", 0 0, L_00000218250b20c0;  alias, 1 drivers
v0000021824f38490_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f37a90_0 .net "not_j", 0 0, L_00000218250b1e20;  1 drivers
v0000021824f380d0_0 .net "o", 0 0, L_00000218250b2130;  1 drivers
v0000021824f36af0_0 .net "w1", 0 0, L_00000218250b21a0;  1 drivers
v0000021824f37950_0 .net "w2", 0 0, L_00000218250b1e90;  1 drivers
S_0000021824f6b530 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6ad60;
 .timescale -9 -12;
S_0000021824f6b850 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6ad60;
 .timescale -9 -12;
S_0000021824f67840 .scope generate, "bit_logic[25]" "bit_logic[25]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de60a0 .param/l "k" 0 8 45, +C4<011001>;
v0000021824f38fd0_0 .net "left_val", 0 0, L_00000218250944f0;  1 drivers
v0000021824f387b0_0 .net "right_val", 0 0, L_0000021825095350;  1 drivers
v0000021824f37630_0 .net "target_val", 0 0, L_00000218250b2360;  1 drivers
S_0000021824f6b9e0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f67840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b2210 .functor NOT 1, L_0000021825094770, C4<0>, C4<0>, C4<0>;
L_00000218250b1f00 .functor AND 1, L_00000218250944f0, L_00000218250b2210, C4<1>, C4<1>;
L_00000218250b2280 .functor AND 1, L_0000021825095350, L_0000021825094770, C4<1>, C4<1>;
L_00000218250b2360 .functor OR 1, L_00000218250b1f00, L_00000218250b2280, C4<0>, C4<0>;
v0000021824f38210_0 .net "i0", 0 0, L_00000218250944f0;  alias, 1 drivers
v0000021824f37b30_0 .net "i1", 0 0, L_0000021825095350;  alias, 1 drivers
v0000021824f38990_0 .net "j", 0 0, L_0000021825094770;  1 drivers
v0000021824f369b0_0 .net "not_j", 0 0, L_00000218250b2210;  1 drivers
v0000021824f37c70_0 .net "o", 0 0, L_00000218250b2360;  alias, 1 drivers
v0000021824f38c10_0 .net "w1", 0 0, L_00000218250b1f00;  1 drivers
v0000021824f38d50_0 .net "w2", 0 0, L_00000218250b2280;  1 drivers
S_0000021824f679d0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f67840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b1b80 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b2670 .functor AND 1, L_00000218250962f0, L_00000218250b1b80, C4<1>, C4<1>;
L_00000218250b2910 .functor AND 1, L_00000218250b2360, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b23d0 .functor OR 1, L_00000218250b2670, L_00000218250b2910, C4<0>, C4<0>;
v0000021824f36c30_0 .net "i0", 0 0, L_00000218250962f0;  1 drivers
v0000021824f38df0_0 .net "i1", 0 0, L_00000218250b2360;  alias, 1 drivers
v0000021824f38cb0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f37590_0 .net "not_j", 0 0, L_00000218250b1b80;  1 drivers
v0000021824f38030_0 .net "o", 0 0, L_00000218250b23d0;  1 drivers
v0000021824f38a30_0 .net "w1", 0 0, L_00000218250b2670;  1 drivers
v0000021824f39110_0 .net "w2", 0 0, L_00000218250b2910;  1 drivers
S_0000021824f6bb70 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f67840;
 .timescale -9 -12;
S_0000021824f6bd00 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f67840;
 .timescale -9 -12;
S_0000021824f6c020 .scope generate, "bit_logic[26]" "bit_logic[26]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de64e0 .param/l "k" 0 8 45, +C4<011010>;
v0000021824f36eb0_0 .net "left_val", 0 0, L_0000021825094c70;  1 drivers
v0000021824f376d0_0 .net "right_val", 0 0, L_00000218250948b0;  1 drivers
v0000021824f382b0_0 .net "target_val", 0 0, L_00000218250b2830;  1 drivers
S_0000021824f6be90 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6c020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b24b0 .functor NOT 1, L_00000218250953f0, C4<0>, C4<0>, C4<0>;
L_00000218250b2520 .functor AND 1, L_0000021825094c70, L_00000218250b24b0, C4<1>, C4<1>;
L_00000218250b1bf0 .functor AND 1, L_00000218250948b0, L_00000218250953f0, C4<1>, C4<1>;
L_00000218250b2830 .functor OR 1, L_00000218250b2520, L_00000218250b1bf0, C4<0>, C4<0>;
v0000021824f38f30_0 .net "i0", 0 0, L_0000021825094c70;  alias, 1 drivers
v0000021824f36a50_0 .net "i1", 0 0, L_00000218250948b0;  alias, 1 drivers
v0000021824f383f0_0 .net "j", 0 0, L_00000218250953f0;  1 drivers
v0000021824f388f0_0 .net "not_j", 0 0, L_00000218250b24b0;  1 drivers
v0000021824f36b90_0 .net "o", 0 0, L_00000218250b2830;  alias, 1 drivers
v0000021824f37e50_0 .net "w1", 0 0, L_00000218250b2520;  1 drivers
v0000021824f39070_0 .net "w2", 0 0, L_00000218250b1bf0;  1 drivers
S_0000021824f6c660 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6c020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b26e0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b2750 .functor AND 1, L_0000021825096070, L_00000218250b26e0, C4<1>, C4<1>;
L_00000218250b2a60 .functor AND 1, L_00000218250b2830, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b28a0 .functor OR 1, L_00000218250b2750, L_00000218250b2a60, C4<0>, C4<0>;
v0000021824f38170_0 .net "i0", 0 0, L_0000021825096070;  1 drivers
v0000021824f38710_0 .net "i1", 0 0, L_00000218250b2830;  alias, 1 drivers
v0000021824f36e10_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f37ef0_0 .net "not_j", 0 0, L_00000218250b26e0;  1 drivers
v0000021824f37770_0 .net "o", 0 0, L_00000218250b28a0;  1 drivers
v0000021824f37d10_0 .net "w1", 0 0, L_00000218250b2750;  1 drivers
v0000021824f36cd0_0 .net "w2", 0 0, L_00000218250b2a60;  1 drivers
S_0000021824f6d150 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6c020;
 .timescale -9 -12;
S_0000021824f6c1b0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6c020;
 .timescale -9 -12;
S_0000021824f6d2e0 .scope generate, "bit_logic[27]" "bit_logic[27]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de5be0 .param/l "k" 0 8 45, +C4<011011>;
v0000021824f373b0_0 .net "left_val", 0 0, L_0000021825095ad0;  1 drivers
v0000021824f38ad0_0 .net "right_val", 0 0, L_00000218250952b0;  1 drivers
v0000021824f37450_0 .net "target_val", 0 0, L_00000218250b7c00;  1 drivers
S_0000021824f6c340 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6d2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b2980 .functor NOT 1, L_0000021825094590, C4<0>, C4<0>, C4<0>;
L_00000218250b1c60 .functor AND 1, L_0000021825095ad0, L_00000218250b2980, C4<1>, C4<1>;
L_00000218250b7f80 .functor AND 1, L_00000218250952b0, L_0000021825094590, C4<1>, C4<1>;
L_00000218250b7c00 .functor OR 1, L_00000218250b1c60, L_00000218250b7f80, C4<0>, C4<0>;
v0000021824f379f0_0 .net "i0", 0 0, L_0000021825095ad0;  alias, 1 drivers
v0000021824f378b0_0 .net "i1", 0 0, L_00000218250952b0;  alias, 1 drivers
v0000021824f36f50_0 .net "j", 0 0, L_0000021825094590;  1 drivers
v0000021824f374f0_0 .net "not_j", 0 0, L_00000218250b2980;  1 drivers
v0000021824f36ff0_0 .net "o", 0 0, L_00000218250b7c00;  alias, 1 drivers
v0000021824f37090_0 .net "w1", 0 0, L_00000218250b1c60;  1 drivers
v0000021824f37bd0_0 .net "w2", 0 0, L_00000218250b7f80;  1 drivers
S_0000021824f6c4d0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6d2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b7c70 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b7490 .functor AND 1, L_0000021825093f50, L_00000218250b7c70, C4<1>, C4<1>;
L_00000218250b8370 .functor AND 1, L_00000218250b7c00, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b7ce0 .functor OR 1, L_00000218250b7490, L_00000218250b8370, C4<0>, C4<0>;
v0000021824f37130_0 .net "i0", 0 0, L_0000021825093f50;  1 drivers
v0000021824f371d0_0 .net "i1", 0 0, L_00000218250b7c00;  alias, 1 drivers
v0000021824f37270_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f37db0_0 .net "not_j", 0 0, L_00000218250b7c70;  1 drivers
v0000021824f38350_0 .net "o", 0 0, L_00000218250b7ce0;  1 drivers
v0000021824f38e90_0 .net "w1", 0 0, L_00000218250b7490;  1 drivers
v0000021824f37310_0 .net "w2", 0 0, L_00000218250b8370;  1 drivers
S_0000021824f6c7f0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6d2e0;
 .timescale -9 -12;
S_0000021824f6c980 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6d2e0;
 .timescale -9 -12;
S_0000021824f6cb10 .scope generate, "bit_logic[28]" "bit_logic[28]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de6720 .param/l "k" 0 8 45, +C4<011100>;
v0000021824f3b230_0 .net "left_val", 0 0, L_0000021825095530;  1 drivers
v0000021824f3a290_0 .net "right_val", 0 0, L_00000218250b87d0;  1 drivers
v0000021824f3a0b0_0 .net "target_val", 0 0, L_00000218250b7ea0;  1 drivers
S_0000021824f6cca0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b7570 .functor NOT 1, L_0000021825095490, C4<0>, C4<0>, C4<0>;
L_00000218250b75e0 .functor AND 1, L_0000021825095530, L_00000218250b7570, C4<1>, C4<1>;
L_00000218250b83e0 .functor AND 1, L_00000218250b87d0, L_0000021825095490, C4<1>, C4<1>;
L_00000218250b7ea0 .functor OR 1, L_00000218250b75e0, L_00000218250b83e0, C4<0>, C4<0>;
v0000021824f38530_0 .net "i0", 0 0, L_0000021825095530;  alias, 1 drivers
v0000021824f385d0_0 .net "i1", 0 0, L_00000218250b87d0;  alias, 1 drivers
v0000021824f38670_0 .net "j", 0 0, L_0000021825095490;  1 drivers
v0000021824f38850_0 .net "not_j", 0 0, L_00000218250b7570;  1 drivers
v0000021824f3a970_0 .net "o", 0 0, L_00000218250b7ea0;  alias, 1 drivers
v0000021824f3aa10_0 .net "w1", 0 0, L_00000218250b75e0;  1 drivers
v0000021824f39cf0_0 .net "w2", 0 0, L_00000218250b83e0;  1 drivers
S_0000021824f6ce30 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b8680 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b79d0 .functor AND 1, L_0000021825094630, L_00000218250b8680, C4<1>, C4<1>;
L_00000218250b7a40 .functor AND 1, L_00000218250b7ea0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b8140 .functor OR 1, L_00000218250b79d0, L_00000218250b7a40, C4<0>, C4<0>;
v0000021824f3b370_0 .net "i0", 0 0, L_0000021825094630;  1 drivers
v0000021824f3a330_0 .net "i1", 0 0, L_00000218250b7ea0;  alias, 1 drivers
v0000021824f3aab0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f39e30_0 .net "not_j", 0 0, L_00000218250b8680;  1 drivers
v0000021824f3b7d0_0 .net "o", 0 0, L_00000218250b8140;  1 drivers
v0000021824f3b2d0_0 .net "w1", 0 0, L_00000218250b79d0;  1 drivers
v0000021824f3a3d0_0 .net "w2", 0 0, L_00000218250b7a40;  1 drivers
S_0000021824f6cfc0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6cb10;
 .timescale -9 -12;
S_0000021824f6d790 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6cb10;
 .timescale -9 -12;
L_00000218250b87d0 .functor BUFZ 1, L_00000218250b86f0, C4<0>, C4<0>, C4<0>;
S_0000021824f6e280 .scope generate, "bit_logic[29]" "bit_logic[29]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de6520 .param/l "k" 0 8 45, +C4<011101>;
v0000021824f391b0_0 .net "left_val", 0 0, L_0000021825093d70;  1 drivers
v0000021824f3b870_0 .net "right_val", 0 0, L_00000218250b7f10;  1 drivers
v0000021824f3a150_0 .net "target_val", 0 0, L_00000218250b7dc0;  1 drivers
S_0000021824f6e5a0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6e280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b7b90 .functor NOT 1, L_0000021825093cd0, C4<0>, C4<0>, C4<0>;
L_00000218250b7650 .functor AND 1, L_0000021825093d70, L_00000218250b7b90, C4<1>, C4<1>;
L_00000218250b8920 .functor AND 1, L_00000218250b7f10, L_0000021825093cd0, C4<1>, C4<1>;
L_00000218250b7dc0 .functor OR 1, L_00000218250b7650, L_00000218250b8920, C4<0>, C4<0>;
v0000021824f3b410_0 .net "i0", 0 0, L_0000021825093d70;  alias, 1 drivers
v0000021824f3a470_0 .net "i1", 0 0, L_00000218250b7f10;  alias, 1 drivers
v0000021824f3afb0_0 .net "j", 0 0, L_0000021825093cd0;  1 drivers
v0000021824f3b4b0_0 .net "not_j", 0 0, L_00000218250b7b90;  1 drivers
v0000021824f3a790_0 .net "o", 0 0, L_00000218250b7dc0;  alias, 1 drivers
v0000021824f3b730_0 .net "w1", 0 0, L_00000218250b7650;  1 drivers
v0000021824f3a830_0 .net "w2", 0 0, L_00000218250b8920;  1 drivers
S_0000021824f6e8c0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6e280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b7ff0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b7730 .functor AND 1, L_0000021825093c30, L_00000218250b7ff0, C4<1>, C4<1>;
L_00000218250b7d50 .functor AND 1, L_00000218250b7dc0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b81b0 .functor OR 1, L_00000218250b7730, L_00000218250b7d50, C4<0>, C4<0>;
v0000021824f3a650_0 .net "i0", 0 0, L_0000021825093c30;  1 drivers
v0000021824f3a8d0_0 .net "i1", 0 0, L_00000218250b7dc0;  alias, 1 drivers
v0000021824f3b910_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f3b550_0 .net "not_j", 0 0, L_00000218250b7ff0;  1 drivers
v0000021824f39250_0 .net "o", 0 0, L_00000218250b81b0;  1 drivers
v0000021824f3a510_0 .net "w1", 0 0, L_00000218250b7730;  1 drivers
v0000021824f3a010_0 .net "w2", 0 0, L_00000218250b7d50;  1 drivers
S_0000021824f6e410 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6e280;
 .timescale -9 -12;
S_0000021824f6ea50 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6e280;
 .timescale -9 -12;
L_00000218250b7f10 .functor BUFZ 1, L_00000218250b86f0, C4<0>, C4<0>, C4<0>;
S_0000021824f6e730 .scope generate, "bit_logic[30]" "bit_logic[30]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de6860 .param/l "k" 0 8 45, +C4<011110>;
v0000021824f396b0_0 .net "left_val", 0 0, L_00000218250955d0;  1 drivers
v0000021824f3ab50_0 .net "right_val", 0 0, L_00000218250b7ab0;  1 drivers
v0000021824f3a6f0_0 .net "target_val", 0 0, L_00000218250b8ae0;  1 drivers
S_0000021824f6ebe0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6e730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b8300 .functor NOT 1, L_0000021825093e10, C4<0>, C4<0>, C4<0>;
L_00000218250b7e30 .functor AND 1, L_00000218250955d0, L_00000218250b8300, C4<1>, C4<1>;
L_00000218250b8060 .functor AND 1, L_00000218250b7ab0, L_0000021825093e10, C4<1>, C4<1>;
L_00000218250b8ae0 .functor OR 1, L_00000218250b7e30, L_00000218250b8060, C4<0>, C4<0>;
v0000021824f394d0_0 .net "i0", 0 0, L_00000218250955d0;  alias, 1 drivers
v0000021824f3a5b0_0 .net "i1", 0 0, L_00000218250b7ab0;  alias, 1 drivers
v0000021824f3b5f0_0 .net "j", 0 0, L_0000021825093e10;  1 drivers
v0000021824f399d0_0 .net "not_j", 0 0, L_00000218250b8300;  1 drivers
v0000021824f39390_0 .net "o", 0 0, L_00000218250b8ae0;  alias, 1 drivers
v0000021824f3b690_0 .net "w1", 0 0, L_00000218250b7e30;  1 drivers
v0000021824f392f0_0 .net "w2", 0 0, L_00000218250b8060;  1 drivers
S_0000021824f6ddd0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6e730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b80d0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b8220 .functor AND 1, L_0000021825094810, L_00000218250b80d0, C4<1>, C4<1>;
L_00000218250b8450 .functor AND 1, L_00000218250b8ae0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b8f40 .functor OR 1, L_00000218250b8220, L_00000218250b8450, C4<0>, C4<0>;
v0000021824f39430_0 .net "i0", 0 0, L_0000021825094810;  1 drivers
v0000021824f39d90_0 .net "i1", 0 0, L_00000218250b8ae0;  alias, 1 drivers
v0000021824f39890_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f39930_0 .net "not_j", 0 0, L_00000218250b80d0;  1 drivers
v0000021824f39b10_0 .net "o", 0 0, L_00000218250b8f40;  1 drivers
v0000021824f39570_0 .net "w1", 0 0, L_00000218250b8220;  1 drivers
v0000021824f39610_0 .net "w2", 0 0, L_00000218250b8450;  1 drivers
S_0000021824f6d470 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6e730;
 .timescale -9 -12;
S_0000021824f6df60 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6e730;
 .timescale -9 -12;
L_00000218250b7ab0 .functor BUFZ 1, L_00000218250b86f0, C4<0>, C4<0>, C4<0>;
S_0000021824f6d600 .scope generate, "bit_logic[31]" "bit_logic[31]" 8 45, 8 45 0, S_0000021824f1f6c0;
 .timescale -9 -12;
P_0000021824de6660 .param/l "k" 0 8 45, +C4<011111>;
v0000021824f3af10_0 .net "left_val", 0 0, L_0000021825093ff0;  1 drivers
v0000021824f3b0f0_0 .net "right_val", 0 0, L_00000218250b8610;  1 drivers
v0000021824f3b190_0 .net "target_val", 0 0, L_00000218250b8ca0;  1 drivers
S_0000021824f6d920 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b8290 .functor NOT 1, L_0000021825095710, C4<0>, C4<0>, C4<0>;
L_00000218250b78f0 .functor AND 1, L_0000021825093ff0, L_00000218250b8290, C4<1>, C4<1>;
L_00000218250b7b20 .functor AND 1, L_00000218250b8610, L_0000021825095710, C4<1>, C4<1>;
L_00000218250b8ca0 .functor OR 1, L_00000218250b78f0, L_00000218250b7b20, C4<0>, C4<0>;
v0000021824f39ed0_0 .net "i0", 0 0, L_0000021825093ff0;  alias, 1 drivers
v0000021824f39f70_0 .net "i1", 0 0, L_00000218250b8610;  alias, 1 drivers
v0000021824f39750_0 .net "j", 0 0, L_0000021825095710;  1 drivers
v0000021824f397f0_0 .net "not_j", 0 0, L_00000218250b8290;  1 drivers
v0000021824f39c50_0 .net "o", 0 0, L_00000218250b8ca0;  alias, 1 drivers
v0000021824f39a70_0 .net "w1", 0 0, L_00000218250b78f0;  1 drivers
v0000021824f3b050_0 .net "w2", 0 0, L_00000218250b7b20;  1 drivers
S_0000021824f6ed70 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6d600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250b84c0 .functor NOT 1, L_00000218250949f0, C4<0>, C4<0>, C4<0>;
L_00000218250b8530 .functor AND 1, L_0000021825093b90, L_00000218250b84c0, C4<1>, C4<1>;
L_00000218250b85a0 .functor AND 1, L_00000218250b8ca0, L_00000218250949f0, C4<1>, C4<1>;
L_00000218250b7500 .functor OR 1, L_00000218250b8530, L_00000218250b85a0, C4<0>, C4<0>;
v0000021824f39bb0_0 .net "i0", 0 0, L_0000021825093b90;  1 drivers
v0000021824f3a1f0_0 .net "i1", 0 0, L_00000218250b8ca0;  alias, 1 drivers
v0000021824f3abf0_0 .net "j", 0 0, L_00000218250949f0;  alias, 1 drivers
v0000021824f3ac90_0 .net "not_j", 0 0, L_00000218250b84c0;  1 drivers
v0000021824f3ad30_0 .net "o", 0 0, L_00000218250b7500;  1 drivers
v0000021824f3add0_0 .net "w1", 0 0, L_00000218250b8530;  1 drivers
v0000021824f3ae70_0 .net "w2", 0 0, L_00000218250b85a0;  1 drivers
S_0000021824f6dab0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6d600;
 .timescale -9 -12;
S_0000021824f6e0f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6d600;
 .timescale -9 -12;
L_00000218250b8610 .functor BUFZ 1, L_00000218250b86f0, C4<0>, C4<0>, C4<0>;
S_0000021824f6dc40 .scope module, "s8" "shifter_stage" 8 80, 8 29 0, S_0000021824e8a310;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "is_sra";
    .port_info 4 /OUTPUT 32 "o";
P_0000021824de6ae0 .param/l "DIST" 0 8 29, +C4<00000000000000000000000000001000>;
L_00000218250ad0b0 .functor AND 1, L_0000021824e21e20, L_000002182508ecd0, C4<1>, C4<1>;
v0000021824f8df00_0 .net *"_ivl_179", 0 0, L_000002182508ecd0;  1 drivers
v0000021824f8c600_0 .net "fill_bit", 0 0, L_00000218250ad0b0;  1 drivers
v0000021824f8e4a0_0 .net "func3", 2 0, v0000021824f99da0_0;  alias, 1 drivers
v0000021824f8e5e0_0 .net "i", 31 0, L_0000021824fa3c60;  alias, 1 drivers
v0000021824f8c6a0_0 .net "is_sra", 0 0, L_0000021824e21e20;  alias, 1 drivers
v0000021824f8c740_0 .net "o", 31 0, L_0000021825091250;  alias, 1 drivers
v0000021824f8c7e0_0 .net "s", 0 0, L_000002182508eeb0;  1 drivers
L_0000021824fa34e0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4700 .part L_0000021824fa3c60, 0, 1;
L_0000021824fa3f80 .part L_0000021824fa3c60, 8, 1;
L_0000021824fa2e00 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa2ea0 .part L_0000021824fa3c60, 1, 1;
L_0000021824fa2f40 .part L_0000021824fa3c60, 9, 1;
L_0000021824fa3120 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa3ee0 .part L_0000021824fa3c60, 2, 1;
L_0000021824fa43e0 .part L_0000021824fa3c60, 10, 1;
L_0000021824fa4b60 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa3bc0 .part L_0000021824fa3c60, 3, 1;
L_0000021824fa31c0 .part L_0000021824fa3c60, 11, 1;
L_0000021824fa33a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa3a80 .part L_0000021824fa3c60, 4, 1;
L_0000021824fa3580 .part L_0000021824fa3c60, 12, 1;
L_0000021824fa36c0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa3b20 .part L_0000021824fa3c60, 5, 1;
L_0000021824fa4200 .part L_0000021824fa3c60, 13, 1;
L_0000021824fa3d00 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa3da0 .part L_0000021824fa3c60, 6, 1;
L_0000021824fa3760 .part L_0000021824fa3c60, 14, 1;
L_0000021824fa4c00 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa4340 .part L_0000021824fa3c60, 7, 1;
L_0000021824fa66e0 .part L_0000021824fa3c60, 15, 1;
L_0000021824fa65a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa54c0 .part L_0000021824fa3c60, 8, 1;
L_0000021824fa5ec0 .part L_0000021824fa3c60, 0, 1;
L_0000021824fa6000 .part L_0000021824fa3c60, 16, 1;
L_0000021824fa56a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa6280 .part L_0000021824fa3c60, 9, 1;
L_0000021824fa6be0 .part L_0000021824fa3c60, 1, 1;
L_0000021824fa5e20 .part L_0000021824fa3c60, 17, 1;
L_0000021824fa68c0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa5f60 .part L_0000021824fa3c60, 10, 1;
L_0000021824fa6d20 .part L_0000021824fa3c60, 2, 1;
L_0000021824fa5880 .part L_0000021824fa3c60, 18, 1;
L_0000021824fa6f00 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa6fa0 .part L_0000021824fa3c60, 11, 1;
L_0000021824fa5100 .part L_0000021824fa3c60, 3, 1;
L_0000021824fa5ce0 .part L_0000021824fa3c60, 19, 1;
L_0000021824fa5380 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa6500 .part L_0000021824fa3c60, 12, 1;
L_0000021824fa60a0 .part L_0000021824fa3c60, 4, 1;
L_0000021824fa5c40 .part L_0000021824fa3c60, 20, 1;
L_0000021824fa5d80 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa6a00 .part L_0000021824fa3c60, 13, 1;
L_0000021824fa5920 .part L_0000021824fa3c60, 5, 1;
L_0000021824fa5240 .part L_0000021824fa3c60, 21, 1;
L_0000021824fa51a0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa6e60 .part L_0000021824fa3c60, 14, 1;
L_0000021824fa52e0 .part L_0000021824fa3c60, 6, 1;
L_0000021824fa5420 .part L_0000021824fa3c60, 22, 1;
L_0000021824fa5560 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa5740 .part L_0000021824fa3c60, 15, 1;
L_0000021824fa5600 .part L_0000021824fa3c60, 7, 1;
L_0000021824fa6320 .part L_0000021824fa3c60, 23, 1;
L_0000021824fa6b40 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa6820 .part L_0000021824fa3c60, 16, 1;
L_0000021824fa6aa0 .part L_0000021824fa3c60, 8, 1;
L_0000021824fa6dc0 .part L_0000021824fa3c60, 24, 1;
L_0000021824fa63c0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa57e0 .part L_0000021824fa3c60, 17, 1;
L_0000021824fa6140 .part L_0000021824fa3c60, 9, 1;
L_0000021824fa61e0 .part L_0000021824fa3c60, 25, 1;
L_0000021824fa59c0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa6460 .part L_0000021824fa3c60, 18, 1;
L_0000021824fa5a60 .part L_0000021824fa3c60, 10, 1;
L_0000021824fa5b00 .part L_0000021824fa3c60, 26, 1;
L_0000021824fa5ba0 .part v0000021824f99da0_0, 2, 1;
L_0000021824fa6640 .part L_0000021824fa3c60, 19, 1;
L_0000021824fa6780 .part L_0000021824fa3c60, 11, 1;
L_0000021824fa6960 .part L_0000021824fa3c60, 27, 1;
L_0000021824fa6c80 .part v0000021824f99da0_0, 2, 1;
L_0000021825090ad0 .part L_0000021824fa3c60, 20, 1;
L_000002182508ef50 .part L_0000021824fa3c60, 12, 1;
L_000002182508fef0 .part L_0000021824fa3c60, 28, 1;
L_000002182508f310 .part v0000021824f99da0_0, 2, 1;
L_0000021825090210 .part L_0000021824fa3c60, 21, 1;
L_0000021825090df0 .part L_0000021824fa3c60, 13, 1;
L_000002182508fc70 .part L_0000021824fa3c60, 29, 1;
L_0000021825090990 .part v0000021824f99da0_0, 2, 1;
L_000002182508fd10 .part L_0000021824fa3c60, 22, 1;
L_0000021825090fd0 .part L_0000021824fa3c60, 14, 1;
L_000002182508f590 .part L_0000021824fa3c60, 30, 1;
L_00000218250911b0 .part v0000021824f99da0_0, 2, 1;
L_00000218250912f0 .part L_0000021824fa3c60, 23, 1;
L_000002182508eb90 .part L_0000021824fa3c60, 15, 1;
L_000002182508fa90 .part L_0000021824fa3c60, 31, 1;
L_000002182508fdb0 .part v0000021824f99da0_0, 2, 1;
L_0000021825090170 .part L_0000021824fa3c60, 24, 1;
L_000002182508fe50 .part L_0000021824fa3c60, 16, 1;
L_000002182508ff90 .part v0000021824f99da0_0, 2, 1;
L_000002182508f950 .part L_0000021824fa3c60, 25, 1;
L_0000021825090030 .part L_0000021824fa3c60, 17, 1;
L_0000021825090c10 .part v0000021824f99da0_0, 2, 1;
L_00000218250902b0 .part L_0000021824fa3c60, 26, 1;
L_000002182508eff0 .part L_0000021824fa3c60, 18, 1;
L_00000218250900d0 .part v0000021824f99da0_0, 2, 1;
L_0000021825090670 .part L_0000021824fa3c60, 27, 1;
L_000002182508f450 .part L_0000021824fa3c60, 19, 1;
L_000002182508f630 .part v0000021824f99da0_0, 2, 1;
L_000002182508fb30 .part L_0000021824fa3c60, 28, 1;
L_000002182508f810 .part L_0000021824fa3c60, 20, 1;
L_000002182508f8b0 .part v0000021824f99da0_0, 2, 1;
L_0000021825090350 .part L_0000021824fa3c60, 29, 1;
L_000002182508f770 .part L_0000021824fa3c60, 21, 1;
L_000002182508ec30 .part v0000021824f99da0_0, 2, 1;
L_000002182508f6d0 .part L_0000021824fa3c60, 30, 1;
L_000002182508f3b0 .part L_0000021824fa3c60, 22, 1;
L_000002182508f090 .part v0000021824f99da0_0, 2, 1;
L_000002182508ee10 .part L_0000021824fa3c60, 31, 1;
LS_0000021825091250_0_0 .concat8 [ 1 1 1 1], L_0000021825031540, L_0000021825031d90, L_0000021825032b20, L_0000021825032730;
LS_0000021825091250_0_4 .concat8 [ 1 1 1 1], L_0000021825031b60, L_00000218250322d0, L_0000021825032ab0, L_00000218250318c0;
LS_0000021825091250_0_8 .concat8 [ 1 1 1 1], L_0000021825033680, L_0000021825033220, L_0000021825034870, L_00000218250335a0;
LS_0000021825091250_0_12 .concat8 [ 1 1 1 1], L_0000021825034410, L_0000021825034170, L_0000021825033e60, L_0000021825034720;
LS_0000021825091250_0_16 .concat8 [ 1 1 1 1], L_0000021825036390, L_00000218250354b0, L_0000021825036470, L_0000021825036010;
LS_0000021825091250_0_20 .concat8 [ 1 1 1 1], L_0000021825035130, L_00000218250351a0, L_0000021825035b40, L_0000021825036240;
LS_0000021825091250_0_24 .concat8 [ 1 1 1 1], L_00000218250ab590, L_00000218250ac320, L_00000218250abc20, L_00000218250ab520;
LS_0000021825091250_0_28 .concat8 [ 1 1 1 1], L_00000218250ab750, L_00000218250ab8a0, L_00000218250ab1a0, L_00000218250accc0;
LS_0000021825091250_1_0 .concat8 [ 4 4 4 4], LS_0000021825091250_0_0, LS_0000021825091250_0_4, LS_0000021825091250_0_8, LS_0000021825091250_0_12;
LS_0000021825091250_1_4 .concat8 [ 4 4 4 4], LS_0000021825091250_0_16, LS_0000021825091250_0_20, LS_0000021825091250_0_24, LS_0000021825091250_0_28;
L_0000021825091250 .concat8 [ 16 16 0 0], LS_0000021825091250_1_0, LS_0000021825091250_1_4;
L_00000218250903f0 .part L_0000021824fa3c60, 23, 1;
L_000002182508ecd0 .part L_0000021824fa3c60, 31, 1;
S_0000021824f72280 .scope generate, "bit_logic[0]" "bit_logic[0]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6560 .param/l "k" 0 8 45, +C4<00>;
L_0000021825040670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f3d3f0_0 .net "left_val", 0 0, L_0000021825040670;  1 drivers
v0000021824f3c270_0 .net "right_val", 0 0, L_0000021824fa3f80;  1 drivers
v0000021824f3c630_0 .net "target_val", 0 0, L_0000021825032420;  1 drivers
S_0000021824f71ab0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f72280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825032570 .functor NOT 1, L_0000021824fa34e0, C4<0>, C4<0>, C4<0>;
L_0000021825032ea0 .functor AND 1, L_0000021825040670, L_0000021825032570, C4<1>, C4<1>;
L_00000218250327a0 .functor AND 1, L_0000021824fa3f80, L_0000021824fa34e0, C4<1>, C4<1>;
L_0000021825032420 .functor OR 1, L_0000021825032ea0, L_00000218250327a0, C4<0>, C4<0>;
v0000021824f3ce50_0 .net "i0", 0 0, L_0000021825040670;  alias, 1 drivers
v0000021824f3d670_0 .net "i1", 0 0, L_0000021824fa3f80;  alias, 1 drivers
v0000021824f3b9b0_0 .net "j", 0 0, L_0000021824fa34e0;  1 drivers
v0000021824f3dfd0_0 .net "not_j", 0 0, L_0000021825032570;  1 drivers
v0000021824f3d170_0 .net "o", 0 0, L_0000021825032420;  alias, 1 drivers
v0000021824f3d2b0_0 .net "w1", 0 0, L_0000021825032ea0;  1 drivers
v0000021824f3cd10_0 .net "w2", 0 0, L_00000218250327a0;  1 drivers
S_0000021824f71c40 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f72280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825031a10 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250320a0 .functor AND 1, L_0000021824fa4700, L_0000021825031a10, C4<1>, C4<1>;
L_0000021825032c00 .functor AND 1, L_0000021825032420, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825031540 .functor OR 1, L_00000218250320a0, L_0000021825032c00, C4<0>, C4<0>;
v0000021824f3dd50_0 .net "i0", 0 0, L_0000021824fa4700;  1 drivers
v0000021824f3c1d0_0 .net "i1", 0 0, L_0000021825032420;  alias, 1 drivers
v0000021824f3bc30_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f3c6d0_0 .net "not_j", 0 0, L_0000021825031a10;  1 drivers
v0000021824f3d710_0 .net "o", 0 0, L_0000021825031540;  1 drivers
v0000021824f3d350_0 .net "w1", 0 0, L_00000218250320a0;  1 drivers
v0000021824f3d7b0_0 .net "w2", 0 0, L_0000021825032c00;  1 drivers
S_0000021824f70020 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f72280;
 .timescale -9 -12;
S_0000021824f72410 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f72280;
 .timescale -9 -12;
S_0000021824f70340 .scope generate, "bit_logic[1]" "bit_logic[1]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de68a0 .param/l "k" 0 8 45, +C4<01>;
L_00000218250406b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f3dc10_0 .net "left_val", 0 0, L_00000218250406b8;  1 drivers
v0000021824f3bb90_0 .net "right_val", 0 0, L_0000021824fa2f40;  1 drivers
v0000021824f3bd70_0 .net "target_val", 0 0, L_00000218250325e0;  1 drivers
S_0000021824f701b0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f70340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825032ce0 .functor NOT 1, L_0000021824fa2e00, C4<0>, C4<0>, C4<0>;
L_0000021825031f50 .functor AND 1, L_00000218250406b8, L_0000021825032ce0, C4<1>, C4<1>;
L_0000021825033060 .functor AND 1, L_0000021824fa2f40, L_0000021824fa2e00, C4<1>, C4<1>;
L_00000218250325e0 .functor OR 1, L_0000021825031f50, L_0000021825033060, C4<0>, C4<0>;
v0000021824f3d850_0 .net "i0", 0 0, L_00000218250406b8;  alias, 1 drivers
v0000021824f3e110_0 .net "i1", 0 0, L_0000021824fa2f40;  alias, 1 drivers
v0000021824f3d530_0 .net "j", 0 0, L_0000021824fa2e00;  1 drivers
v0000021824f3e070_0 .net "not_j", 0 0, L_0000021825032ce0;  1 drivers
v0000021824f3d210_0 .net "o", 0 0, L_00000218250325e0;  alias, 1 drivers
v0000021824f3cb30_0 .net "w1", 0 0, L_0000021825031f50;  1 drivers
v0000021824f3ddf0_0 .net "w2", 0 0, L_0000021825033060;  1 drivers
S_0000021824f71470 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f70340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250329d0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250321f0 .functor AND 1, L_0000021824fa2ea0, L_00000218250329d0, C4<1>, C4<1>;
L_0000021825032110 .functor AND 1, L_00000218250325e0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825031d90 .functor OR 1, L_00000218250321f0, L_0000021825032110, C4<0>, C4<0>;
v0000021824f3ba50_0 .net "i0", 0 0, L_0000021824fa2ea0;  1 drivers
v0000021824f3c090_0 .net "i1", 0 0, L_00000218250325e0;  alias, 1 drivers
v0000021824f3c8b0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f3bcd0_0 .net "not_j", 0 0, L_00000218250329d0;  1 drivers
v0000021824f3baf0_0 .net "o", 0 0, L_0000021825031d90;  1 drivers
v0000021824f3d5d0_0 .net "w1", 0 0, L_00000218250321f0;  1 drivers
v0000021824f3c770_0 .net "w2", 0 0, L_0000021825032110;  1 drivers
S_0000021824f71dd0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f70340;
 .timescale -9 -12;
S_0000021824f71f60 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f70340;
 .timescale -9 -12;
S_0000021824f707f0 .scope generate, "bit_logic[2]" "bit_logic[2]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de67e0 .param/l "k" 0 8 45, +C4<010>;
L_0000021825040700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f3da30_0 .net "left_val", 0 0, L_0000021825040700;  1 drivers
v0000021824f3c590_0 .net "right_val", 0 0, L_0000021824fa43e0;  1 drivers
v0000021824f3dad0_0 .net "target_val", 0 0, L_00000218250323b0;  1 drivers
S_0000021824f720f0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f707f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825031e70 .functor NOT 1, L_0000021824fa3120, C4<0>, C4<0>, C4<0>;
L_0000021825031d20 .functor AND 1, L_0000021825040700, L_0000021825031e70, C4<1>, C4<1>;
L_0000021825032180 .functor AND 1, L_0000021824fa43e0, L_0000021824fa3120, C4<1>, C4<1>;
L_00000218250323b0 .functor OR 1, L_0000021825031d20, L_0000021825032180, C4<0>, C4<0>;
v0000021824f3d490_0 .net "i0", 0 0, L_0000021825040700;  alias, 1 drivers
v0000021824f3be10_0 .net "i1", 0 0, L_0000021824fa43e0;  alias, 1 drivers
v0000021824f3beb0_0 .net "j", 0 0, L_0000021824fa3120;  1 drivers
v0000021824f3d8f0_0 .net "not_j", 0 0, L_0000021825031e70;  1 drivers
v0000021824f3bff0_0 .net "o", 0 0, L_00000218250323b0;  alias, 1 drivers
v0000021824f3d990_0 .net "w1", 0 0, L_0000021825031d20;  1 drivers
v0000021824f3c950_0 .net "w2", 0 0, L_0000021825032180;  1 drivers
S_0000021824f725a0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f707f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825032810 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825031e00 .functor AND 1, L_0000021824fa3ee0, L_0000021825032810, C4<1>, C4<1>;
L_0000021825031fc0 .functor AND 1, L_00000218250323b0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825032b20 .functor OR 1, L_0000021825031e00, L_0000021825031fc0, C4<0>, C4<0>;
v0000021824f3c130_0 .net "i0", 0 0, L_0000021824fa3ee0;  1 drivers
v0000021824f3c310_0 .net "i1", 0 0, L_00000218250323b0;  alias, 1 drivers
v0000021824f3cdb0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f3c3b0_0 .net "not_j", 0 0, L_0000021825032810;  1 drivers
v0000021824f3cef0_0 .net "o", 0 0, L_0000021825032b20;  1 drivers
v0000021824f3c810_0 .net "w1", 0 0, L_0000021825031e00;  1 drivers
v0000021824f3c4f0_0 .net "w2", 0 0, L_0000021825031fc0;  1 drivers
S_0000021824f6f210 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f707f0;
 .timescale -9 -12;
S_0000021824f6fe90 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f707f0;
 .timescale -9 -12;
S_0000021824f72730 .scope generate, "bit_logic[3]" "bit_logic[3]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de60e0 .param/l "k" 0 8 45, +C4<011>;
L_0000021825040748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f3f6f0_0 .net "left_val", 0 0, L_0000021825040748;  1 drivers
v0000021824f3ed90_0 .net "right_val", 0 0, L_0000021824fa31c0;  1 drivers
v0000021824f3e2f0_0 .net "target_val", 0 0, L_0000021825031690;  1 drivers
S_0000021824f728c0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f72730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825031ee0 .functor NOT 1, L_0000021824fa4b60, C4<0>, C4<0>, C4<0>;
L_0000021825031700 .functor AND 1, L_0000021825040748, L_0000021825031ee0, C4<1>, C4<1>;
L_0000021825032dc0 .functor AND 1, L_0000021824fa31c0, L_0000021824fa4b60, C4<1>, C4<1>;
L_0000021825031690 .functor OR 1, L_0000021825031700, L_0000021825032dc0, C4<0>, C4<0>;
v0000021824f3db70_0 .net "i0", 0 0, L_0000021825040748;  alias, 1 drivers
v0000021824f3cc70_0 .net "i1", 0 0, L_0000021824fa31c0;  alias, 1 drivers
v0000021824f3c9f0_0 .net "j", 0 0, L_0000021824fa4b60;  1 drivers
v0000021824f3ca90_0 .net "not_j", 0 0, L_0000021825031ee0;  1 drivers
v0000021824f3cbd0_0 .net "o", 0 0, L_0000021825031690;  alias, 1 drivers
v0000021824f3dcb0_0 .net "w1", 0 0, L_0000021825031700;  1 drivers
v0000021824f3ecf0_0 .net "w2", 0 0, L_0000021825032dc0;  1 drivers
S_0000021824f72d70 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f72730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250315b0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825031930 .functor AND 1, L_0000021824fa3bc0, L_00000218250315b0, C4<1>, C4<1>;
L_0000021825031bd0 .functor AND 1, L_0000021825031690, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825032730 .functor OR 1, L_0000021825031930, L_0000021825031bd0, C4<0>, C4<0>;
v0000021824f3e250_0 .net "i0", 0 0, L_0000021824fa3bc0;  1 drivers
v0000021824f3f150_0 .net "i1", 0 0, L_0000021825031690;  alias, 1 drivers
v0000021824f3f5b0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f3ec50_0 .net "not_j", 0 0, L_00000218250315b0;  1 drivers
v0000021824f3f650_0 .net "o", 0 0, L_0000021825032730;  1 drivers
v0000021824f3e570_0 .net "w1", 0 0, L_0000021825031930;  1 drivers
v0000021824f3e890_0 .net "w2", 0 0, L_0000021825031bd0;  1 drivers
S_0000021824f72a50 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f72730;
 .timescale -9 -12;
S_0000021824f70980 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f72730;
 .timescale -9 -12;
S_0000021824f73090 .scope generate, "bit_logic[4]" "bit_logic[4]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6620 .param/l "k" 0 8 45, +C4<0100>;
L_0000021825040790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f3e750_0 .net "left_val", 0 0, L_0000021825040790;  1 drivers
v0000021824f3f510_0 .net "right_val", 0 0, L_0000021824fa3580;  1 drivers
v0000021824f3ea70_0 .net "target_val", 0 0, L_0000021825032f10;  1 drivers
S_0000021824f72be0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f73090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825032a40 .functor NOT 1, L_0000021824fa33a0, C4<0>, C4<0>, C4<0>;
L_0000021825031a80 .functor AND 1, L_0000021825040790, L_0000021825032a40, C4<1>, C4<1>;
L_0000021825031850 .functor AND 1, L_0000021824fa3580, L_0000021824fa33a0, C4<1>, C4<1>;
L_0000021825032f10 .functor OR 1, L_0000021825031a80, L_0000021825031850, C4<0>, C4<0>;
v0000021824f3ee30_0 .net "i0", 0 0, L_0000021825040790;  alias, 1 drivers
v0000021824f40910_0 .net "i1", 0 0, L_0000021824fa3580;  alias, 1 drivers
v0000021824f3e390_0 .net "j", 0 0, L_0000021824fa33a0;  1 drivers
v0000021824f3e1b0_0 .net "not_j", 0 0, L_0000021825032a40;  1 drivers
v0000021824f3e430_0 .net "o", 0 0, L_0000021825032f10;  alias, 1 drivers
v0000021824f3fbf0_0 .net "w1", 0 0, L_0000021825031a80;  1 drivers
v0000021824f3ffb0_0 .net "w2", 0 0, L_0000021825031850;  1 drivers
S_0000021824f72f00 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f73090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825032260 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825031c40 .functor AND 1, L_0000021824fa3a80, L_0000021825032260, C4<1>, C4<1>;
L_0000021825031af0 .functor AND 1, L_0000021825032f10, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825031b60 .functor OR 1, L_0000021825031c40, L_0000021825031af0, C4<0>, C4<0>;
v0000021824f3e4d0_0 .net "i0", 0 0, L_0000021824fa3a80;  1 drivers
v0000021824f3e610_0 .net "i1", 0 0, L_0000021825032f10;  alias, 1 drivers
v0000021824f3f830_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f3f010_0 .net "not_j", 0 0, L_0000021825032260;  1 drivers
v0000021824f3ff10_0 .net "o", 0 0, L_0000021825031b60;  1 drivers
v0000021824f3e6b0_0 .net "w1", 0 0, L_0000021825031c40;  1 drivers
v0000021824f3f790_0 .net "w2", 0 0, L_0000021825031af0;  1 drivers
S_0000021824f6f080 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f73090;
 .timescale -9 -12;
S_0000021824f71920 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f73090;
 .timescale -9 -12;
S_0000021824f6f850 .scope generate, "bit_logic[5]" "bit_logic[5]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5f60 .param/l "k" 0 8 45, +C4<0101>;
L_00000218250407d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f3f330_0 .net "left_val", 0 0, L_00000218250407d8;  1 drivers
v0000021824f3f3d0_0 .net "right_val", 0 0, L_0000021824fa4200;  1 drivers
v0000021824f3f970_0 .net "target_val", 0 0, L_0000021825032650;  1 drivers
S_0000021824f704d0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6f850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825032030 .functor NOT 1, L_0000021824fa36c0, C4<0>, C4<0>, C4<0>;
L_0000021825032880 .functor AND 1, L_00000218250407d8, L_0000021825032030, C4<1>, C4<1>;
L_0000021825032d50 .functor AND 1, L_0000021824fa4200, L_0000021824fa36c0, C4<1>, C4<1>;
L_0000021825032650 .functor OR 1, L_0000021825032880, L_0000021825032d50, C4<0>, C4<0>;
v0000021824f3e7f0_0 .net "i0", 0 0, L_00000218250407d8;  alias, 1 drivers
v0000021824f3eed0_0 .net "i1", 0 0, L_0000021824fa4200;  alias, 1 drivers
v0000021824f3f8d0_0 .net "j", 0 0, L_0000021824fa36c0;  1 drivers
v0000021824f3eb10_0 .net "not_j", 0 0, L_0000021825032030;  1 drivers
v0000021824f402d0_0 .net "o", 0 0, L_0000021825032650;  alias, 1 drivers
v0000021824f3f1f0_0 .net "w1", 0 0, L_0000021825032880;  1 drivers
v0000021824f3ef70_0 .net "w2", 0 0, L_0000021825032d50;  1 drivers
S_0000021824f73220 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6f850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825031cb0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250326c0 .functor AND 1, L_0000021824fa3b20, L_0000021825031cb0, C4<1>, C4<1>;
L_0000021825032b90 .functor AND 1, L_0000021825032650, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250322d0 .functor OR 1, L_00000218250326c0, L_0000021825032b90, C4<0>, C4<0>;
v0000021824f3f470_0 .net "i0", 0 0, L_0000021824fa3b20;  1 drivers
v0000021824f3e930_0 .net "i1", 0 0, L_0000021825032650;  alias, 1 drivers
v0000021824f3e9d0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f40550_0 .net "not_j", 0 0, L_0000021825031cb0;  1 drivers
v0000021824f3ebb0_0 .net "o", 0 0, L_00000218250322d0;  1 drivers
v0000021824f3f0b0_0 .net "w1", 0 0, L_00000218250326c0;  1 drivers
v0000021824f3f290_0 .net "w2", 0 0, L_0000021825032b90;  1 drivers
S_0000021824f733b0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6f850;
 .timescale -9 -12;
S_0000021824f6f3a0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6f850;
 .timescale -9 -12;
S_0000021824f73540 .scope generate, "bit_logic[6]" "bit_logic[6]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5ee0 .param/l "k" 0 8 45, +C4<0110>;
L_0000021825040820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f405f0_0 .net "left_val", 0 0, L_0000021825040820;  1 drivers
v0000021824f40690_0 .net "right_val", 0 0, L_0000021824fa3760;  1 drivers
v0000021824f40730_0 .net "target_val", 0 0, L_00000218250328f0;  1 drivers
S_0000021824f70fc0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f73540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825032340 .functor NOT 1, L_0000021824fa3d00, C4<0>, C4<0>, C4<0>;
L_0000021825032c70 .functor AND 1, L_0000021825040820, L_0000021825032340, C4<1>, C4<1>;
L_0000021825032490 .functor AND 1, L_0000021824fa3760, L_0000021824fa3d00, C4<1>, C4<1>;
L_00000218250328f0 .functor OR 1, L_0000021825032c70, L_0000021825032490, C4<0>, C4<0>;
v0000021824f3fa10_0 .net "i0", 0 0, L_0000021825040820;  alias, 1 drivers
v0000021824f40190_0 .net "i1", 0 0, L_0000021824fa3760;  alias, 1 drivers
v0000021824f3fab0_0 .net "j", 0 0, L_0000021824fa3d00;  1 drivers
v0000021824f3fb50_0 .net "not_j", 0 0, L_0000021825032340;  1 drivers
v0000021824f3fc90_0 .net "o", 0 0, L_00000218250328f0;  alias, 1 drivers
v0000021824f40370_0 .net "w1", 0 0, L_0000021825032c70;  1 drivers
v0000021824f3fd30_0 .net "w2", 0 0, L_0000021825032490;  1 drivers
S_0000021824f70e30 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f73540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250319a0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825032500 .functor AND 1, L_0000021824fa3da0, L_00000218250319a0, C4<1>, C4<1>;
L_0000021825032960 .functor AND 1, L_00000218250328f0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825032ab0 .functor OR 1, L_0000021825032500, L_0000021825032960, C4<0>, C4<0>;
v0000021824f3fdd0_0 .net "i0", 0 0, L_0000021824fa3da0;  1 drivers
v0000021824f3fe70_0 .net "i1", 0 0, L_00000218250328f0;  alias, 1 drivers
v0000021824f40050_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f40410_0 .net "not_j", 0 0, L_00000218250319a0;  1 drivers
v0000021824f400f0_0 .net "o", 0 0, L_0000021825032ab0;  1 drivers
v0000021824f40230_0 .net "w1", 0 0, L_0000021825032500;  1 drivers
v0000021824f404b0_0 .net "w2", 0 0, L_0000021825032960;  1 drivers
S_0000021824f6f530 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f73540;
 .timescale -9 -12;
S_0000021824f736d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f73540;
 .timescale -9 -12;
S_0000021824f712e0 .scope generate, "bit_logic[7]" "bit_logic[7]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5fe0 .param/l "k" 0 8 45, +C4<0111>;
L_0000021825040868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021824f42990_0 .net "left_val", 0 0, L_0000021825040868;  1 drivers
v0000021824f40a50_0 .net "right_val", 0 0, L_0000021824fa66e0;  1 drivers
v0000021824f42ad0_0 .net "target_val", 0 0, L_0000021825032ff0;  1 drivers
S_0000021824f70b10 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f712e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825032e30 .functor NOT 1, L_0000021824fa4c00, C4<0>, C4<0>, C4<0>;
L_00000218250314d0 .functor AND 1, L_0000021825040868, L_0000021825032e30, C4<1>, C4<1>;
L_0000021825032f80 .functor AND 1, L_0000021824fa66e0, L_0000021824fa4c00, C4<1>, C4<1>;
L_0000021825032ff0 .functor OR 1, L_00000218250314d0, L_0000021825032f80, C4<0>, C4<0>;
v0000021824f407d0_0 .net "i0", 0 0, L_0000021825040868;  alias, 1 drivers
v0000021824f40870_0 .net "i1", 0 0, L_0000021824fa66e0;  alias, 1 drivers
v0000021824f418b0_0 .net "j", 0 0, L_0000021824fa4c00;  1 drivers
v0000021824f41ef0_0 .net "not_j", 0 0, L_0000021825032e30;  1 drivers
v0000021824f40c30_0 .net "o", 0 0, L_0000021825032ff0;  alias, 1 drivers
v0000021824f42fd0_0 .net "w1", 0 0, L_00000218250314d0;  1 drivers
v0000021824f42530_0 .net "w2", 0 0, L_0000021825032f80;  1 drivers
S_0000021824f6f9e0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f712e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825031620 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825031770 .functor AND 1, L_0000021824fa4340, L_0000021825031620, C4<1>, C4<1>;
L_00000218250317e0 .functor AND 1, L_0000021825032ff0, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250318c0 .functor OR 1, L_0000021825031770, L_00000218250317e0, C4<0>, C4<0>;
v0000021824f425d0_0 .net "i0", 0 0, L_0000021824fa4340;  1 drivers
v0000021824f41f90_0 .net "i1", 0 0, L_0000021825032ff0;  alias, 1 drivers
v0000021824f41810_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f43110_0 .net "not_j", 0 0, L_0000021825031620;  1 drivers
v0000021824f422b0_0 .net "o", 0 0, L_00000218250318c0;  1 drivers
v0000021824f42350_0 .net "w1", 0 0, L_0000021825031770;  1 drivers
v0000021824f409b0_0 .net "w2", 0 0, L_00000218250317e0;  1 drivers
S_0000021824f6f6c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f712e0;
 .timescale -9 -12;
S_0000021824f70ca0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f712e0;
 .timescale -9 -12;
S_0000021824f73860 .scope generate, "bit_logic[8]" "bit_logic[8]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6a20 .param/l "k" 0 8 45, +C4<01000>;
v0000021824f427b0_0 .net "left_val", 0 0, L_0000021824fa5ec0;  1 drivers
v0000021824f40b90_0 .net "right_val", 0 0, L_0000021824fa6000;  1 drivers
v0000021824f41e50_0 .net "target_val", 0 0, L_00000218250337d0;  1 drivers
S_0000021824f739f0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f73860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250343a0 .functor NOT 1, L_0000021824fa65a0, C4<0>, C4<0>, C4<0>;
L_00000218250344f0 .functor AND 1, L_0000021824fa5ec0, L_00000218250343a0, C4<1>, C4<1>;
L_0000021825033530 .functor AND 1, L_0000021824fa6000, L_0000021824fa65a0, C4<1>, C4<1>;
L_00000218250337d0 .functor OR 1, L_00000218250344f0, L_0000021825033530, C4<0>, C4<0>;
v0000021824f40cd0_0 .net "i0", 0 0, L_0000021824fa5ec0;  alias, 1 drivers
v0000021824f42df0_0 .net "i1", 0 0, L_0000021824fa6000;  alias, 1 drivers
v0000021824f42c10_0 .net "j", 0 0, L_0000021824fa65a0;  1 drivers
v0000021824f40af0_0 .net "not_j", 0 0, L_00000218250343a0;  1 drivers
v0000021824f41090_0 .net "o", 0 0, L_00000218250337d0;  alias, 1 drivers
v0000021824f42e90_0 .net "w1", 0 0, L_00000218250344f0;  1 drivers
v0000021824f41a90_0 .net "w2", 0 0, L_0000021825033530;  1 drivers
S_0000021824f73b80 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f73860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825034790 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250331b0 .functor AND 1, L_0000021824fa54c0, L_0000021825034790, C4<1>, C4<1>;
L_00000218250345d0 .functor AND 1, L_00000218250337d0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825033680 .functor OR 1, L_00000218250331b0, L_00000218250345d0, C4<0>, C4<0>;
v0000021824f419f0_0 .net "i0", 0 0, L_0000021824fa54c0;  1 drivers
v0000021824f41770_0 .net "i1", 0 0, L_00000218250337d0;  alias, 1 drivers
v0000021824f42a30_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f41b30_0 .net "not_j", 0 0, L_0000021825034790;  1 drivers
v0000021824f42030_0 .net "o", 0 0, L_0000021825033680;  1 drivers
v0000021824f41450_0 .net "w1", 0 0, L_00000218250331b0;  1 drivers
v0000021824f42d50_0 .net "w2", 0 0, L_00000218250345d0;  1 drivers
S_0000021824f6fb70 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f73860;
 .timescale -9 -12;
S_0000021824f73d10 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f73860;
 .timescale -9 -12;
S_0000021824f6fd00 .scope generate, "bit_logic[9]" "bit_logic[9]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6ba0 .param/l "k" 0 8 45, +C4<01001>;
v0000021824f42850_0 .net "left_val", 0 0, L_0000021824fa6be0;  1 drivers
v0000021824f414f0_0 .net "right_val", 0 0, L_0000021824fa5e20;  1 drivers
v0000021824f41bd0_0 .net "target_val", 0 0, L_0000021825033920;  1 drivers
S_0000021824f71150 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f6fd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825034aa0 .functor NOT 1, L_0000021824fa56a0, C4<0>, C4<0>, C4<0>;
L_0000021825033140 .functor AND 1, L_0000021824fa6be0, L_0000021825034aa0, C4<1>, C4<1>;
L_0000021825033ed0 .functor AND 1, L_0000021824fa5e20, L_0000021824fa56a0, C4<1>, C4<1>;
L_0000021825033920 .functor OR 1, L_0000021825033140, L_0000021825033ed0, C4<0>, C4<0>;
v0000021824f41950_0 .net "i0", 0 0, L_0000021824fa6be0;  alias, 1 drivers
v0000021824f41590_0 .net "i1", 0 0, L_0000021824fa5e20;  alias, 1 drivers
v0000021824f420d0_0 .net "j", 0 0, L_0000021824fa56a0;  1 drivers
v0000021824f42670_0 .net "not_j", 0 0, L_0000021825034aa0;  1 drivers
v0000021824f42490_0 .net "o", 0 0, L_0000021825033920;  alias, 1 drivers
v0000021824f423f0_0 .net "w1", 0 0, L_0000021825033140;  1 drivers
v0000021824f42f30_0 .net "w2", 0 0, L_0000021825033ed0;  1 drivers
S_0000021824f73ea0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f6fd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033ca0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825034950 .functor AND 1, L_0000021824fa6280, L_0000021825033ca0, C4<1>, C4<1>;
L_0000021825033760 .functor AND 1, L_0000021825033920, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825033220 .functor OR 1, L_0000021825034950, L_0000021825033760, C4<0>, C4<0>;
v0000021824f40d70_0 .net "i0", 0 0, L_0000021824fa6280;  1 drivers
v0000021824f41270_0 .net "i1", 0 0, L_0000021825033920;  alias, 1 drivers
v0000021824f43070_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f41d10_0 .net "not_j", 0 0, L_0000021825033ca0;  1 drivers
v0000021824f42b70_0 .net "o", 0 0, L_0000021825033220;  1 drivers
v0000021824f42210_0 .net "w1", 0 0, L_0000021825034950;  1 drivers
v0000021824f416d0_0 .net "w2", 0 0, L_0000021825033760;  1 drivers
S_0000021824f74030 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f6fd00;
 .timescale -9 -12;
S_0000021824f741c0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f6fd00;
 .timescale -9 -12;
S_0000021824f74350 .scope generate, "bit_logic[10]" "bit_logic[10]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5c60 .param/l "k" 0 8 45, +C4<01010>;
v0000021824f428f0_0 .net "left_val", 0 0, L_0000021824fa6d20;  1 drivers
v0000021824f43c50_0 .net "right_val", 0 0, L_0000021824fa5880;  1 drivers
v0000021824f44010_0 .net "target_val", 0 0, L_00000218250338b0;  1 drivers
S_0000021824f71600 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f74350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033ae0 .functor NOT 1, L_0000021824fa68c0, C4<0>, C4<0>, C4<0>;
L_0000021825034330 .functor AND 1, L_0000021824fa6d20, L_0000021825033ae0, C4<1>, C4<1>;
L_00000218250336f0 .functor AND 1, L_0000021824fa5880, L_0000021824fa68c0, C4<1>, C4<1>;
L_00000218250338b0 .functor OR 1, L_0000021825034330, L_00000218250336f0, C4<0>, C4<0>;
v0000021824f40e10_0 .net "i0", 0 0, L_0000021824fa6d20;  alias, 1 drivers
v0000021824f42170_0 .net "i1", 0 0, L_0000021824fa5880;  alias, 1 drivers
v0000021824f42710_0 .net "j", 0 0, L_0000021824fa68c0;  1 drivers
v0000021824f40eb0_0 .net "not_j", 0 0, L_0000021825033ae0;  1 drivers
v0000021824f41c70_0 .net "o", 0 0, L_00000218250338b0;  alias, 1 drivers
v0000021824f40f50_0 .net "w1", 0 0, L_0000021825034330;  1 drivers
v0000021824f40ff0_0 .net "w2", 0 0, L_00000218250336f0;  1 drivers
S_0000021824f744e0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f74350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033290 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825034800 .functor AND 1, L_0000021824fa5f60, L_0000021825033290, C4<1>, C4<1>;
L_0000021825034c60 .functor AND 1, L_00000218250338b0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825034870 .functor OR 1, L_0000021825034800, L_0000021825034c60, C4<0>, C4<0>;
v0000021824f41130_0 .net "i0", 0 0, L_0000021824fa5f60;  1 drivers
v0000021824f411d0_0 .net "i1", 0 0, L_00000218250338b0;  alias, 1 drivers
v0000021824f41310_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f413b0_0 .net "not_j", 0 0, L_0000021825033290;  1 drivers
v0000021824f41db0_0 .net "o", 0 0, L_0000021825034870;  1 drivers
v0000021824f42cb0_0 .net "w1", 0 0, L_0000021825034800;  1 drivers
v0000021824f41630_0 .net "w2", 0 0, L_0000021825034c60;  1 drivers
S_0000021824f71790 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f74350;
 .timescale -9 -12;
S_0000021824f74670 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f74350;
 .timescale -9 -12;
S_0000021824f70660 .scope generate, "bit_logic[11]" "bit_logic[11]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5d20 .param/l "k" 0 8 45, +C4<01011>;
v0000021824f43f70_0 .net "left_val", 0 0, L_0000021824fa5100;  1 drivers
v0000021824f44330_0 .net "right_val", 0 0, L_0000021824fa5ce0;  1 drivers
v0000021824f44d30_0 .net "target_val", 0 0, L_0000021825033fb0;  1 drivers
S_0000021824f74800 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f70660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033a70 .functor NOT 1, L_0000021824fa6f00, C4<0>, C4<0>, C4<0>;
L_0000021825033990 .functor AND 1, L_0000021824fa5100, L_0000021825033a70, C4<1>, C4<1>;
L_0000021825033d10 .functor AND 1, L_0000021824fa5ce0, L_0000021824fa6f00, C4<1>, C4<1>;
L_0000021825033fb0 .functor OR 1, L_0000021825033990, L_0000021825033d10, C4<0>, C4<0>;
v0000021824f44470_0 .net "i0", 0 0, L_0000021824fa5100;  alias, 1 drivers
v0000021824f44290_0 .net "i1", 0 0, L_0000021824fa5ce0;  alias, 1 drivers
v0000021824f431b0_0 .net "j", 0 0, L_0000021824fa6f00;  1 drivers
v0000021824f44970_0 .net "not_j", 0 0, L_0000021825033a70;  1 drivers
v0000021824f43250_0 .net "o", 0 0, L_0000021825033fb0;  alias, 1 drivers
v0000021824f44ab0_0 .net "w1", 0 0, L_0000021825033990;  1 drivers
v0000021824f43a70_0 .net "w2", 0 0, L_0000021825033d10;  1 drivers
S_0000021824f74990 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f70660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033c30 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250348e0 .functor AND 1, L_0000021824fa6fa0, L_0000021825033c30, C4<1>, C4<1>;
L_00000218250330d0 .functor AND 1, L_0000021825033fb0, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250335a0 .functor OR 1, L_00000218250348e0, L_00000218250330d0, C4<0>, C4<0>;
v0000021824f44f10_0 .net "i0", 0 0, L_0000021824fa6fa0;  1 drivers
v0000021824f43570_0 .net "i1", 0 0, L_0000021825033fb0;  alias, 1 drivers
v0000021824f436b0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f44150_0 .net "not_j", 0 0, L_0000021825033c30;  1 drivers
v0000021824f443d0_0 .net "o", 0 0, L_00000218250335a0;  1 drivers
v0000021824f44510_0 .net "w1", 0 0, L_00000218250348e0;  1 drivers
v0000021824f44fb0_0 .net "w2", 0 0, L_00000218250330d0;  1 drivers
S_0000021824f74b20 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f70660;
 .timescale -9 -12;
S_0000021824f74cb0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f70660;
 .timescale -9 -12;
S_0000021824f74e40 .scope generate, "bit_logic[12]" "bit_logic[12]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5ea0 .param/l "k" 0 8 45, +C4<01100>;
v0000021824f44b50_0 .net "left_val", 0 0, L_0000021824fa60a0;  1 drivers
v0000021824f43610_0 .net "right_val", 0 0, L_0000021824fa5c40;  1 drivers
v0000021824f43750_0 .net "target_val", 0 0, L_0000021825034640;  1 drivers
S_0000021824f74fd0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f74e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250334c0 .functor NOT 1, L_0000021824fa5380, C4<0>, C4<0>, C4<0>;
L_00000218250349c0 .functor AND 1, L_0000021824fa60a0, L_00000218250334c0, C4<1>, C4<1>;
L_0000021825033840 .functor AND 1, L_0000021824fa5c40, L_0000021824fa5380, C4<1>, C4<1>;
L_0000021825034640 .functor OR 1, L_00000218250349c0, L_0000021825033840, C4<0>, C4<0>;
v0000021824f44c90_0 .net "i0", 0 0, L_0000021824fa60a0;  alias, 1 drivers
v0000021824f445b0_0 .net "i1", 0 0, L_0000021824fa5c40;  alias, 1 drivers
v0000021824f43cf0_0 .net "j", 0 0, L_0000021824fa5380;  1 drivers
v0000021824f43430_0 .net "not_j", 0 0, L_00000218250334c0;  1 drivers
v0000021824f44830_0 .net "o", 0 0, L_0000021825034640;  alias, 1 drivers
v0000021824f432f0_0 .net "w1", 0 0, L_00000218250349c0;  1 drivers
v0000021824f44650_0 .net "w2", 0 0, L_0000021825033840;  1 drivers
S_0000021824f75160 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f74e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825034b80 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825033300 .functor AND 1, L_0000021824fa6500, L_0000021825034b80, C4<1>, C4<1>;
L_0000021825034100 .functor AND 1, L_0000021825034640, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825034410 .functor OR 1, L_0000021825033300, L_0000021825034100, C4<0>, C4<0>;
v0000021824f43390_0 .net "i0", 0 0, L_0000021824fa6500;  1 drivers
v0000021824f44790_0 .net "i1", 0 0, L_0000021825034640;  alias, 1 drivers
v0000021824f448d0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f43d90_0 .net "not_j", 0 0, L_0000021825034b80;  1 drivers
v0000021824f43b10_0 .net "o", 0 0, L_0000021825034410;  1 drivers
v0000021824f44dd0_0 .net "w1", 0 0, L_0000021825033300;  1 drivers
v0000021824f434d0_0 .net "w2", 0 0, L_0000021825034100;  1 drivers
S_0000021824f752f0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f74e40;
 .timescale -9 -12;
S_0000021824f76bf0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f74e40;
 .timescale -9 -12;
S_0000021824f75610 .scope generate, "bit_logic[13]" "bit_logic[13]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5d60 .param/l "k" 0 8 45, +C4<01101>;
v0000021824f252f0_0 .net "left_val", 0 0, L_0000021824fa5920;  1 drivers
v0000021824f257f0_0 .net "right_val", 0 0, L_0000021824fa5240;  1 drivers
v0000021824f25430_0 .net "target_val", 0 0, L_00000218250341e0;  1 drivers
S_0000021824f76d80 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f75610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033bc0 .functor NOT 1, L_0000021824fa5d80, C4<0>, C4<0>, C4<0>;
L_0000021825034480 .functor AND 1, L_0000021824fa5920, L_0000021825033bc0, C4<1>, C4<1>;
L_0000021825033a00 .functor AND 1, L_0000021824fa5240, L_0000021824fa5d80, C4<1>, C4<1>;
L_00000218250341e0 .functor OR 1, L_0000021825034480, L_0000021825033a00, C4<0>, C4<0>;
v0000021824f437f0_0 .net "i0", 0 0, L_0000021824fa5920;  alias, 1 drivers
v0000021824f446f0_0 .net "i1", 0 0, L_0000021824fa5240;  alias, 1 drivers
v0000021824f43890_0 .net "j", 0 0, L_0000021824fa5d80;  1 drivers
v0000021824f44bf0_0 .net "not_j", 0 0, L_0000021825033bc0;  1 drivers
v0000021824f44a10_0 .net "o", 0 0, L_00000218250341e0;  alias, 1 drivers
v0000021824f44e70_0 .net "w1", 0 0, L_0000021825034480;  1 drivers
v0000021824f45050_0 .net "w2", 0 0, L_0000021825033a00;  1 drivers
S_0000021824f75f70 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f75610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033610 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825034a30 .functor AND 1, L_0000021824fa6a00, L_0000021825033610, C4<1>, C4<1>;
L_0000021825033b50 .functor AND 1, L_00000218250341e0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825034170 .functor OR 1, L_0000021825034a30, L_0000021825033b50, C4<0>, C4<0>;
v0000021824f441f0_0 .net "i0", 0 0, L_0000021824fa6a00;  1 drivers
v0000021824f43930_0 .net "i1", 0 0, L_00000218250341e0;  alias, 1 drivers
v0000021824f439d0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f43bb0_0 .net "not_j", 0 0, L_0000021825033610;  1 drivers
v0000021824f43e30_0 .net "o", 0 0, L_0000021825034170;  1 drivers
v0000021824f43ed0_0 .net "w1", 0 0, L_0000021825034a30;  1 drivers
v0000021824f440b0_0 .net "w2", 0 0, L_0000021825033b50;  1 drivers
S_0000021824f75480 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f75610;
 .timescale -9 -12;
S_0000021824f757a0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f75610;
 .timescale -9 -12;
S_0000021824f76a60 .scope generate, "bit_logic[14]" "bit_logic[14]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6260 .param/l "k" 0 8 45, +C4<01110>;
v0000021824f27370_0 .net "left_val", 0 0, L_0000021824fa52e0;  1 drivers
v0000021824f26330_0 .net "right_val", 0 0, L_0000021824fa5420;  1 drivers
v0000021824f26b50_0 .net "target_val", 0 0, L_0000021825034250;  1 drivers
S_0000021824f76100 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f76a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033d80 .functor NOT 1, L_0000021824fa51a0, C4<0>, C4<0>, C4<0>;
L_0000021825034560 .functor AND 1, L_0000021824fa52e0, L_0000021825033d80, C4<1>, C4<1>;
L_0000021825034b10 .functor AND 1, L_0000021824fa5420, L_0000021824fa51a0, C4<1>, C4<1>;
L_0000021825034250 .functor OR 1, L_0000021825034560, L_0000021825034b10, C4<0>, C4<0>;
v0000021824f26f10_0 .net "i0", 0 0, L_0000021824fa52e0;  alias, 1 drivers
v0000021824f27730_0 .net "i1", 0 0, L_0000021824fa5420;  alias, 1 drivers
v0000021824f254d0_0 .net "j", 0 0, L_0000021824fa51a0;  1 drivers
v0000021824f27190_0 .net "not_j", 0 0, L_0000021825033d80;  1 drivers
v0000021824f25b10_0 .net "o", 0 0, L_0000021825034250;  alias, 1 drivers
v0000021824f25250_0 .net "w1", 0 0, L_0000021825034560;  1 drivers
v0000021824f25390_0 .net "w2", 0 0, L_0000021825034b10;  1 drivers
S_0000021824f76740 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f76a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250342c0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825033df0 .functor AND 1, L_0000021824fa6e60, L_00000218250342c0, C4<1>, C4<1>;
L_0000021825034bf0 .functor AND 1, L_0000021825034250, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825033e60 .functor OR 1, L_0000021825033df0, L_0000021825034bf0, C4<0>, C4<0>;
v0000021824f27910_0 .net "i0", 0 0, L_0000021824fa6e60;  1 drivers
v0000021824f26bf0_0 .net "i1", 0 0, L_0000021825034250;  alias, 1 drivers
v0000021824f25e30_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f26a10_0 .net "not_j", 0 0, L_00000218250342c0;  1 drivers
v0000021824f26970_0 .net "o", 0 0, L_0000021825033e60;  1 drivers
v0000021824f26ab0_0 .net "w1", 0 0, L_0000021825033df0;  1 drivers
v0000021824f25cf0_0 .net "w2", 0 0, L_0000021825034bf0;  1 drivers
S_0000021824f75930 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f76a60;
 .timescale -9 -12;
S_0000021824f75ac0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f76a60;
 .timescale -9 -12;
S_0000021824f75c50 .scope generate, "bit_logic[15]" "bit_logic[15]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de66a0 .param/l "k" 0 8 45, +C4<01111>;
v0000021824f26650_0 .net "left_val", 0 0, L_0000021824fa5600;  1 drivers
v0000021824f26e70_0 .net "right_val", 0 0, L_0000021824fa6320;  1 drivers
v0000021824f251b0_0 .net "target_val", 0 0, L_00000218250333e0;  1 drivers
S_0000021824f76290 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f75c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250346b0 .functor NOT 1, L_0000021824fa5560, C4<0>, C4<0>, C4<0>;
L_0000021825033f40 .functor AND 1, L_0000021824fa5600, L_00000218250346b0, C4<1>, C4<1>;
L_0000021825033370 .functor AND 1, L_0000021824fa6320, L_0000021824fa5560, C4<1>, C4<1>;
L_00000218250333e0 .functor OR 1, L_0000021825033f40, L_0000021825033370, C4<0>, C4<0>;
v0000021824f27410_0 .net "i0", 0 0, L_0000021824fa5600;  alias, 1 drivers
v0000021824f26790_0 .net "i1", 0 0, L_0000021824fa6320;  alias, 1 drivers
v0000021824f27230_0 .net "j", 0 0, L_0000021824fa5560;  1 drivers
v0000021824f26290_0 .net "not_j", 0 0, L_00000218250346b0;  1 drivers
v0000021824f25890_0 .net "o", 0 0, L_00000218250333e0;  alias, 1 drivers
v0000021824f260b0_0 .net "w1", 0 0, L_0000021825033f40;  1 drivers
v0000021824f268d0_0 .net "w2", 0 0, L_0000021825033370;  1 drivers
S_0000021824f75de0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f75c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825033450 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825034020 .functor AND 1, L_0000021824fa5740, L_0000021825033450, C4<1>, C4<1>;
L_0000021825034090 .functor AND 1, L_00000218250333e0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825034720 .functor OR 1, L_0000021825034020, L_0000021825034090, C4<0>, C4<0>;
v0000021824f27690_0 .net "i0", 0 0, L_0000021824fa5740;  1 drivers
v0000021824f26c90_0 .net "i1", 0 0, L_00000218250333e0;  alias, 1 drivers
v0000021824f26d30_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f274b0_0 .net "not_j", 0 0, L_0000021825033450;  1 drivers
v0000021824f26830_0 .net "o", 0 0, L_0000021825034720;  1 drivers
v0000021824f277d0_0 .net "w1", 0 0, L_0000021825034020;  1 drivers
v0000021824f26dd0_0 .net "w2", 0 0, L_0000021825034090;  1 drivers
S_0000021824f76420 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f75c50;
 .timescale -9 -12;
S_0000021824f765b0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f75c50;
 .timescale -9 -12;
S_0000021824f768d0 .scope generate, "bit_logic[16]" "bit_logic[16]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5da0 .param/l "k" 0 8 45, +C4<010000>;
v0000021824f275f0_0 .net "left_val", 0 0, L_0000021824fa6aa0;  1 drivers
v0000021824f26010_0 .net "right_val", 0 0, L_0000021824fa6dc0;  1 drivers
v0000021824f27870_0 .net "target_val", 0 0, L_00000218250362b0;  1 drivers
S_0000021824f77550 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f768d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825034d40 .functor NOT 1, L_0000021824fa6b40, C4<0>, C4<0>, C4<0>;
L_0000021825035c20 .functor AND 1, L_0000021824fa6aa0, L_0000021825034d40, C4<1>, C4<1>;
L_0000021825034cd0 .functor AND 1, L_0000021824fa6dc0, L_0000021824fa6b40, C4<1>, C4<1>;
L_00000218250362b0 .functor OR 1, L_0000021825035c20, L_0000021825034cd0, C4<0>, C4<0>;
v0000021824f25f70_0 .net "i0", 0 0, L_0000021824fa6aa0;  alias, 1 drivers
v0000021824f26fb0_0 .net "i1", 0 0, L_0000021824fa6dc0;  alias, 1 drivers
v0000021824f27050_0 .net "j", 0 0, L_0000021824fa6b40;  1 drivers
v0000021824f270f0_0 .net "not_j", 0 0, L_0000021825034d40;  1 drivers
v0000021824f25570_0 .net "o", 0 0, L_00000218250362b0;  alias, 1 drivers
v0000021824f26510_0 .net "w1", 0 0, L_0000021825035c20;  1 drivers
v0000021824f26150_0 .net "w2", 0 0, L_0000021825034cd0;  1 drivers
S_0000021824f77eb0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f768d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825035360 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250366a0 .functor AND 1, L_0000021824fa6820, L_0000021825035360, C4<1>, C4<1>;
L_0000021825036320 .functor AND 1, L_00000218250362b0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825036390 .functor OR 1, L_00000218250366a0, L_0000021825036320, C4<0>, C4<0>;
v0000021824f265b0_0 .net "i0", 0 0, L_0000021824fa6820;  1 drivers
v0000021824f25610_0 .net "i1", 0 0, L_00000218250362b0;  alias, 1 drivers
v0000021824f25a70_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f266f0_0 .net "not_j", 0 0, L_0000021825035360;  1 drivers
v0000021824f272d0_0 .net "o", 0 0, L_0000021825036390;  1 drivers
v0000021824f25bb0_0 .net "w1", 0 0, L_00000218250366a0;  1 drivers
v0000021824f27550_0 .net "w2", 0 0, L_0000021825036320;  1 drivers
S_0000021824f781d0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f768d0;
 .timescale -9 -12;
S_0000021824f789a0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f768d0;
 .timescale -9 -12;
S_0000021824f776e0 .scope generate, "bit_logic[17]" "bit_logic[17]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5de0 .param/l "k" 0 8 45, +C4<010001>;
v0000021824f29030_0 .net "left_val", 0 0, L_0000021824fa6140;  1 drivers
v0000021824f28a90_0 .net "right_val", 0 0, L_0000021824fa61e0;  1 drivers
v0000021824f2a110_0 .net "target_val", 0 0, L_0000021825034f00;  1 drivers
S_0000021824f79490 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f776e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825034fe0 .functor NOT 1, L_0000021824fa63c0, C4<0>, C4<0>, C4<0>;
L_0000021825036710 .functor AND 1, L_0000021824fa6140, L_0000021825034fe0, C4<1>, C4<1>;
L_0000021825035a60 .functor AND 1, L_0000021824fa61e0, L_0000021824fa63c0, C4<1>, C4<1>;
L_0000021825034f00 .functor OR 1, L_0000021825036710, L_0000021825035a60, C4<0>, C4<0>;
v0000021824f256b0_0 .net "i0", 0 0, L_0000021824fa6140;  alias, 1 drivers
v0000021824f261f0_0 .net "i1", 0 0, L_0000021824fa61e0;  alias, 1 drivers
v0000021824f25750_0 .net "j", 0 0, L_0000021824fa63c0;  1 drivers
v0000021824f25930_0 .net "not_j", 0 0, L_0000021825034fe0;  1 drivers
v0000021824f259d0_0 .net "o", 0 0, L_0000021825034f00;  alias, 1 drivers
v0000021824f25c50_0 .net "w1", 0 0, L_0000021825036710;  1 drivers
v0000021824f25d90_0 .net "w2", 0 0, L_0000021825035a60;  1 drivers
S_0000021824f77d20 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f776e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250365c0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825036400 .functor AND 1, L_0000021824fa57e0, L_00000218250365c0, C4<1>, C4<1>;
L_0000021825035bb0 .functor AND 1, L_0000021825034f00, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250354b0 .functor OR 1, L_0000021825036400, L_0000021825035bb0, C4<0>, C4<0>;
v0000021824f25ed0_0 .net "i0", 0 0, L_0000021824fa57e0;  1 drivers
v0000021824f263d0_0 .net "i1", 0 0, L_0000021825034f00;  alias, 1 drivers
v0000021824f26470_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f290d0_0 .net "not_j", 0 0, L_00000218250365c0;  1 drivers
v0000021824f29cb0_0 .net "o", 0 0, L_00000218250354b0;  1 drivers
v0000021824f28950_0 .net "w1", 0 0, L_0000021825036400;  1 drivers
v0000021824f28ef0_0 .net "w2", 0 0, L_0000021825035bb0;  1 drivers
S_0000021824f78810 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f776e0;
 .timescale -9 -12;
S_0000021824f7a750 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f776e0;
 .timescale -9 -12;
S_0000021824f79ad0 .scope generate, "bit_logic[18]" "bit_logic[18]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6120 .param/l "k" 0 8 45, +C4<010010>;
v0000021824f29530_0 .net "left_val", 0 0, L_0000021824fa5a60;  1 drivers
v0000021824f29ad0_0 .net "right_val", 0 0, L_0000021824fa5b00;  1 drivers
v0000021824f29e90_0 .net "target_val", 0 0, L_0000021825035050;  1 drivers
S_0000021824f797b0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f79ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825034db0 .functor NOT 1, L_0000021824fa59c0, C4<0>, C4<0>, C4<0>;
L_0000021825035520 .functor AND 1, L_0000021824fa5a60, L_0000021825034db0, C4<1>, C4<1>;
L_0000021825035590 .functor AND 1, L_0000021824fa5b00, L_0000021824fa59c0, C4<1>, C4<1>;
L_0000021825035050 .functor OR 1, L_0000021825035520, L_0000021825035590, C4<0>, C4<0>;
v0000021824f284f0_0 .net "i0", 0 0, L_0000021824fa5a60;  alias, 1 drivers
v0000021824f2a070_0 .net "i1", 0 0, L_0000021824fa5b00;  alias, 1 drivers
v0000021824f27c30_0 .net "j", 0 0, L_0000021824fa59c0;  1 drivers
v0000021824f28c70_0 .net "not_j", 0 0, L_0000021825034db0;  1 drivers
v0000021824f27eb0_0 .net "o", 0 0, L_0000021825035050;  alias, 1 drivers
v0000021824f29d50_0 .net "w1", 0 0, L_0000021825035520;  1 drivers
v0000021824f279b0_0 .net "w2", 0 0, L_0000021825035590;  1 drivers
S_0000021824f77b90 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f79ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250350c0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825035910 .functor AND 1, L_0000021824fa6460, L_00000218250350c0, C4<1>, C4<1>;
L_0000021825036780 .functor AND 1, L_0000021825035050, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825036470 .functor OR 1, L_0000021825035910, L_0000021825036780, C4<0>, C4<0>;
v0000021824f27d70_0 .net "i0", 0 0, L_0000021824fa6460;  1 drivers
v0000021824f27cd0_0 .net "i1", 0 0, L_0000021825035050;  alias, 1 drivers
v0000021824f28590_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f28f90_0 .net "not_j", 0 0, L_00000218250350c0;  1 drivers
v0000021824f29df0_0 .net "o", 0 0, L_0000021825036470;  1 drivers
v0000021824f27a50_0 .net "w1", 0 0, L_0000021825035910;  1 drivers
v0000021824f286d0_0 .net "w2", 0 0, L_0000021825036780;  1 drivers
S_0000021824f773c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f79ad0;
 .timescale -9 -12;
S_0000021824f7af20 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f79ad0;
 .timescale -9 -12;
S_0000021824f79c60 .scope generate, "bit_logic[19]" "bit_logic[19]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6760 .param/l "k" 0 8 45, +C4<010011>;
v0000021824f27ff0_0 .net "left_val", 0 0, L_0000021824fa6780;  1 drivers
v0000021824f28310_0 .net "right_val", 0 0, L_0000021824fa6960;  1 drivers
v0000021824f28090_0 .net "target_val", 0 0, L_00000218250367f0;  1 drivers
S_0000021824f79300 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f79c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825035f30 .functor NOT 1, L_0000021824fa5ba0, C4<0>, C4<0>, C4<0>;
L_00000218250364e0 .functor AND 1, L_0000021824fa6780, L_0000021825035f30, C4<1>, C4<1>;
L_0000021825034e20 .functor AND 1, L_0000021824fa6960, L_0000021824fa5ba0, C4<1>, C4<1>;
L_00000218250367f0 .functor OR 1, L_00000218250364e0, L_0000021825034e20, C4<0>, C4<0>;
v0000021824f29170_0 .net "i0", 0 0, L_0000021824fa6780;  alias, 1 drivers
v0000021824f27f50_0 .net "i1", 0 0, L_0000021824fa6960;  alias, 1 drivers
v0000021824f297b0_0 .net "j", 0 0, L_0000021824fa5ba0;  1 drivers
v0000021824f27af0_0 .net "not_j", 0 0, L_0000021825035f30;  1 drivers
v0000021824f29f30_0 .net "o", 0 0, L_00000218250367f0;  alias, 1 drivers
v0000021824f29fd0_0 .net "w1", 0 0, L_00000218250364e0;  1 drivers
v0000021824f27b90_0 .net "w2", 0 0, L_0000021825034e20;  1 drivers
S_0000021824f7a2a0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f79c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825035fa0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825035750 .functor AND 1, L_0000021824fa6640, L_0000021825035fa0, C4<1>, C4<1>;
L_00000218250357c0 .functor AND 1, L_00000218250367f0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825036010 .functor OR 1, L_0000021825035750, L_00000218250357c0, C4<0>, C4<0>;
v0000021824f298f0_0 .net "i0", 0 0, L_0000021824fa6640;  1 drivers
v0000021824f28270_0 .net "i1", 0 0, L_00000218250367f0;  alias, 1 drivers
v0000021824f29210_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f29670_0 .net "not_j", 0 0, L_0000021825035fa0;  1 drivers
v0000021824f29490_0 .net "o", 0 0, L_0000021825036010;  1 drivers
v0000021824f293f0_0 .net "w1", 0 0, L_0000021825035750;  1 drivers
v0000021824f27e10_0 .net "w2", 0 0, L_00000218250357c0;  1 drivers
S_0000021824f78680 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f79c60;
 .timescale -9 -12;
S_0000021824f78e50 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f79c60;
 .timescale -9 -12;
S_0000021824f78040 .scope generate, "bit_logic[20]" "bit_logic[20]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5e20 .param/l "k" 0 8 45, +C4<010100>;
v0000021824f289f0_0 .net "left_val", 0 0, L_000002182508ef50;  1 drivers
v0000021824f28b30_0 .net "right_val", 0 0, L_000002182508fef0;  1 drivers
v0000021824f28d10_0 .net "target_val", 0 0, L_0000021825035600;  1 drivers
S_0000021824f79620 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f78040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825034e90 .functor NOT 1, L_0000021824fa6c80, C4<0>, C4<0>, C4<0>;
L_0000021825035c90 .functor AND 1, L_000002182508ef50, L_0000021825034e90, C4<1>, C4<1>;
L_0000021825036550 .functor AND 1, L_000002182508fef0, L_0000021824fa6c80, C4<1>, C4<1>;
L_0000021825035600 .functor OR 1, L_0000021825035c90, L_0000021825036550, C4<0>, C4<0>;
v0000021824f283b0_0 .net "i0", 0 0, L_000002182508ef50;  alias, 1 drivers
v0000021824f28130_0 .net "i1", 0 0, L_000002182508fef0;  alias, 1 drivers
v0000021824f29850_0 .net "j", 0 0, L_0000021824fa6c80;  1 drivers
v0000021824f28450_0 .net "not_j", 0 0, L_0000021825034e90;  1 drivers
v0000021824f29990_0 .net "o", 0 0, L_0000021825035600;  alias, 1 drivers
v0000021824f29a30_0 .net "w1", 0 0, L_0000021825035c90;  1 drivers
v0000021824f29b70_0 .net "w2", 0 0, L_0000021825036550;  1 drivers
S_0000021824f77870 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f78040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825036080 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250356e0 .functor AND 1, L_0000021825090ad0, L_0000021825036080, C4<1>, C4<1>;
L_00000218250358a0 .functor AND 1, L_0000021825035600, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825035130 .functor OR 1, L_00000218250356e0, L_00000218250358a0, C4<0>, C4<0>;
v0000021824f28bd0_0 .net "i0", 0 0, L_0000021825090ad0;  1 drivers
v0000021824f29c10_0 .net "i1", 0 0, L_0000021825035600;  alias, 1 drivers
v0000021824f281d0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f28630_0 .net "not_j", 0 0, L_0000021825036080;  1 drivers
v0000021824f288b0_0 .net "o", 0 0, L_0000021825035130;  1 drivers
v0000021824f28770_0 .net "w1", 0 0, L_00000218250356e0;  1 drivers
v0000021824f28810_0 .net "w2", 0 0, L_00000218250358a0;  1 drivers
S_0000021824f79170 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f78040;
 .timescale -9 -12;
S_0000021824f7a8e0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f78040;
 .timescale -9 -12;
S_0000021824f79940 .scope generate, "bit_logic[21]" "bit_logic[21]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5c20 .param/l "k" 0 8 45, +C4<010101>;
v0000021824f87a60_0 .net "left_val", 0 0, L_0000021825090df0;  1 drivers
v0000021824f89400_0 .net "right_val", 0 0, L_000002182508fc70;  1 drivers
v0000021824f880a0_0 .net "target_val", 0 0, L_0000021825035670;  1 drivers
S_0000021824f7a5c0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f79940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825036860 .functor NOT 1, L_000002182508f310, C4<0>, C4<0>, C4<0>;
L_0000021825034f70 .functor AND 1, L_0000021825090df0, L_0000021825036860, C4<1>, C4<1>;
L_0000021825035ad0 .functor AND 1, L_000002182508fc70, L_000002182508f310, C4<1>, C4<1>;
L_0000021825035670 .functor OR 1, L_0000021825034f70, L_0000021825035ad0, C4<0>, C4<0>;
v0000021824f28db0_0 .net "i0", 0 0, L_0000021825090df0;  alias, 1 drivers
v0000021824f28e50_0 .net "i1", 0 0, L_000002182508fc70;  alias, 1 drivers
v0000021824f295d0_0 .net "j", 0 0, L_000002182508f310;  1 drivers
v0000021824f292b0_0 .net "not_j", 0 0, L_0000021825036860;  1 drivers
v0000021824f29350_0 .net "o", 0 0, L_0000021825035670;  alias, 1 drivers
v0000021824f29710_0 .net "w1", 0 0, L_0000021825034f70;  1 drivers
v0000021824f88f00_0 .net "w2", 0 0, L_0000021825035ad0;  1 drivers
S_0000021824f7aa70 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f79940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825035980 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825036630 .functor AND 1, L_0000021825090210, L_0000021825035980, C4<1>, C4<1>;
L_00000218250353d0 .functor AND 1, L_0000021825035670, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250351a0 .functor OR 1, L_0000021825036630, L_00000218250353d0, C4<0>, C4<0>;
v0000021824f872e0_0 .net "i0", 0 0, L_0000021825090210;  1 drivers
v0000021824f895e0_0 .net "i1", 0 0, L_0000021825035670;  alias, 1 drivers
v0000021824f87e20_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f871a0_0 .net "not_j", 0 0, L_0000021825035980;  1 drivers
v0000021824f87380_0 .net "o", 0 0, L_00000218250351a0;  1 drivers
v0000021824f87880_0 .net "w1", 0 0, L_0000021825036630;  1 drivers
v0000021824f886e0_0 .net "w2", 0 0, L_00000218250353d0;  1 drivers
S_0000021824f78360 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f79940;
 .timescale -9 -12;
S_0000021824f784f0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f79940;
 .timescale -9 -12;
S_0000021824f78b30 .scope generate, "bit_logic[22]" "bit_logic[22]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5ca0 .param/l "k" 0 8 45, +C4<010110>;
v0000021824f87100_0 .net "left_val", 0 0, L_0000021825090fd0;  1 drivers
v0000021824f89540_0 .net "right_val", 0 0, L_000002182508f590;  1 drivers
v0000021824f87240_0 .net "target_val", 0 0, L_00000218250359f0;  1 drivers
S_0000021824f79df0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f78b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825035830 .functor NOT 1, L_0000021825090990, C4<0>, C4<0>, C4<0>;
L_00000218250360f0 .functor AND 1, L_0000021825090fd0, L_0000021825035830, C4<1>, C4<1>;
L_00000218250352f0 .functor AND 1, L_000002182508f590, L_0000021825090990, C4<1>, C4<1>;
L_00000218250359f0 .functor OR 1, L_00000218250360f0, L_00000218250352f0, C4<0>, C4<0>;
v0000021824f88780_0 .net "i0", 0 0, L_0000021825090fd0;  alias, 1 drivers
v0000021824f87f60_0 .net "i1", 0 0, L_000002182508f590;  alias, 1 drivers
v0000021824f88000_0 .net "j", 0 0, L_0000021825090990;  1 drivers
v0000021824f87ce0_0 .net "not_j", 0 0, L_0000021825035830;  1 drivers
v0000021824f87d80_0 .net "o", 0 0, L_00000218250359f0;  alias, 1 drivers
v0000021824f879c0_0 .net "w1", 0 0, L_00000218250360f0;  1 drivers
v0000021824f87ba0_0 .net "w2", 0 0, L_00000218250352f0;  1 drivers
S_0000021824f7b0b0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f78b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825035210 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825035280 .functor AND 1, L_000002182508fd10, L_0000021825035210, C4<1>, C4<1>;
L_0000021825035440 .functor AND 1, L_00000218250359f0, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825035b40 .functor OR 1, L_0000021825035280, L_0000021825035440, C4<0>, C4<0>;
v0000021824f87c40_0 .net "i0", 0 0, L_000002182508fd10;  1 drivers
v0000021824f87600_0 .net "i1", 0 0, L_00000218250359f0;  alias, 1 drivers
v0000021824f894a0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f89860_0 .net "not_j", 0 0, L_0000021825035210;  1 drivers
v0000021824f88960_0 .net "o", 0 0, L_0000021825035b40;  1 drivers
v0000021824f89180_0 .net "w1", 0 0, L_0000021825035280;  1 drivers
v0000021824f877e0_0 .net "w2", 0 0, L_0000021825035440;  1 drivers
S_0000021824f78cc0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f78b30;
 .timescale -9 -12;
S_0000021824f7ac00 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f78b30;
 .timescale -9 -12;
S_0000021824f78fe0 .scope generate, "bit_logic[23]" "bit_logic[23]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de62a0 .param/l "k" 0 8 45, +C4<010111>;
v0000021824f88140_0 .net "left_val", 0 0, L_000002182508eb90;  1 drivers
v0000021824f88be0_0 .net "right_val", 0 0, L_000002182508fa90;  1 drivers
v0000021824f88b40_0 .net "target_val", 0 0, L_0000021825035e50;  1 drivers
S_0000021824f79f80 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f78fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825035d00 .functor NOT 1, L_00000218250911b0, C4<0>, C4<0>, C4<0>;
L_0000021825035d70 .functor AND 1, L_000002182508eb90, L_0000021825035d00, C4<1>, C4<1>;
L_0000021825035de0 .functor AND 1, L_000002182508fa90, L_00000218250911b0, C4<1>, C4<1>;
L_0000021825035e50 .functor OR 1, L_0000021825035d70, L_0000021825035de0, C4<0>, C4<0>;
v0000021824f88fa0_0 .net "i0", 0 0, L_000002182508eb90;  alias, 1 drivers
v0000021824f87ec0_0 .net "i1", 0 0, L_000002182508fa90;  alias, 1 drivers
v0000021824f87420_0 .net "j", 0 0, L_00000218250911b0;  1 drivers
v0000021824f88820_0 .net "not_j", 0 0, L_0000021825035d00;  1 drivers
v0000021824f88c80_0 .net "o", 0 0, L_0000021825035e50;  alias, 1 drivers
v0000021824f89680_0 .net "w1", 0 0, L_0000021825035d70;  1 drivers
v0000021824f874c0_0 .net "w2", 0 0, L_0000021825035de0;  1 drivers
S_0000021824f77a00 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f78fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_0000021825035ec0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_0000021825036160 .functor AND 1, L_00000218250912f0, L_0000021825035ec0, C4<1>, C4<1>;
L_00000218250361d0 .functor AND 1, L_0000021825035e50, L_000002182508eeb0, C4<1>, C4<1>;
L_0000021825036240 .functor OR 1, L_0000021825036160, L_00000218250361d0, C4<0>, C4<0>;
v0000021824f892c0_0 .net "i0", 0 0, L_00000218250912f0;  1 drivers
v0000021824f89720_0 .net "i1", 0 0, L_0000021825035e50;  alias, 1 drivers
v0000021824f897c0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f87560_0 .net "not_j", 0 0, L_0000021825035ec0;  1 drivers
v0000021824f876a0_0 .net "o", 0 0, L_0000021825036240;  1 drivers
v0000021824f87740_0 .net "w1", 0 0, L_0000021825036160;  1 drivers
v0000021824f89040_0 .net "w2", 0 0, L_00000218250361d0;  1 drivers
S_0000021824f7a110 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f78fe0;
 .timescale -9 -12;
S_0000021824f7a430 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f78fe0;
 .timescale -9 -12;
S_0000021824f7ad90 .scope generate, "bit_logic[24]" "bit_logic[24]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de67a0 .param/l "k" 0 8 45, +C4<011000>;
v0000021824f89220_0 .net "left_val", 0 0, L_000002182508fe50;  1 drivers
v0000021824f88640_0 .net "right_val", 0 0, L_00000218250ab600;  1 drivers
v0000021824f888c0_0 .net "target_val", 0 0, L_00000218250aae20;  1 drivers
S_0000021824f770a0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f7ad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aae90 .functor NOT 1, L_000002182508fdb0, C4<0>, C4<0>, C4<0>;
L_00000218250abe50 .functor AND 1, L_000002182508fe50, L_00000218250aae90, C4<1>, C4<1>;
L_00000218250abad0 .functor AND 1, L_00000218250ab600, L_000002182508fdb0, C4<1>, C4<1>;
L_00000218250aae20 .functor OR 1, L_00000218250abe50, L_00000218250abad0, C4<0>, C4<0>;
v0000021824f88d20_0 .net "i0", 0 0, L_000002182508fe50;  alias, 1 drivers
v0000021824f87920_0 .net "i1", 0 0, L_00000218250ab600;  alias, 1 drivers
v0000021824f87b00_0 .net "j", 0 0, L_000002182508fdb0;  1 drivers
v0000021824f890e0_0 .net "not_j", 0 0, L_00000218250aae90;  1 drivers
v0000021824f881e0_0 .net "o", 0 0, L_00000218250aae20;  alias, 1 drivers
v0000021824f88280_0 .net "w1", 0 0, L_00000218250abe50;  1 drivers
v0000021824f88dc0_0 .net "w2", 0 0, L_00000218250abad0;  1 drivers
S_0000021824f7b240 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f7ad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ab210 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250aac60 .functor AND 1, L_0000021825090170, L_00000218250ab210, C4<1>, C4<1>;
L_00000218250aabf0 .functor AND 1, L_00000218250aae20, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250ab590 .functor OR 1, L_00000218250aac60, L_00000218250aabf0, C4<0>, C4<0>;
v0000021824f883c0_0 .net "i0", 0 0, L_0000021825090170;  1 drivers
v0000021824f88e60_0 .net "i1", 0 0, L_00000218250aae20;  alias, 1 drivers
v0000021824f88320_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f88460_0 .net "not_j", 0 0, L_00000218250ab210;  1 drivers
v0000021824f88500_0 .net "o", 0 0, L_00000218250ab590;  1 drivers
v0000021824f885a0_0 .net "w1", 0 0, L_00000218250aac60;  1 drivers
v0000021824f88a00_0 .net "w2", 0 0, L_00000218250aabf0;  1 drivers
S_0000021824f77230 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f7ad90;
 .timescale -9 -12;
S_0000021824f7b3d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f7ad90;
 .timescale -9 -12;
L_00000218250ab600 .functor BUFZ 1, L_00000218250ad0b0, C4<0>, C4<0>, C4<0>;
S_0000021824f7b560 .scope generate, "bit_logic[25]" "bit_logic[25]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de68e0 .param/l "k" 0 8 45, +C4<011001>;
v0000021824f8c060_0 .net "left_val", 0 0, L_0000021825090030;  1 drivers
v0000021824f8af80_0 .net "right_val", 0 0, L_00000218250ac080;  1 drivers
v0000021824f8a9e0_0 .net "target_val", 0 0, L_00000218250ac1d0;  1 drivers
S_0000021824f7b6f0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f7b560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250abd00 .functor NOT 1, L_000002182508ff90, C4<0>, C4<0>, C4<0>;
L_00000218250ac710 .functor AND 1, L_0000021825090030, L_00000218250abd00, C4<1>, C4<1>;
L_00000218250abc90 .functor AND 1, L_00000218250ac080, L_000002182508ff90, C4<1>, C4<1>;
L_00000218250ac1d0 .functor OR 1, L_00000218250ac710, L_00000218250abc90, C4<0>, C4<0>;
v0000021824f88aa0_0 .net "i0", 0 0, L_0000021825090030;  alias, 1 drivers
v0000021824f89360_0 .net "i1", 0 0, L_00000218250ac080;  alias, 1 drivers
v0000021824f8ba20_0 .net "j", 0 0, L_000002182508ff90;  1 drivers
v0000021824f8a120_0 .net "not_j", 0 0, L_00000218250abd00;  1 drivers
v0000021824f89ae0_0 .net "o", 0 0, L_00000218250ac1d0;  alias, 1 drivers
v0000021824f8bde0_0 .net "w1", 0 0, L_00000218250ac710;  1 drivers
v0000021824f8be80_0 .net "w2", 0 0, L_00000218250abc90;  1 drivers
S_0000021824f7d180 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f7b560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ac2b0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250ac470 .functor AND 1, L_000002182508f950, L_00000218250ac2b0, C4<1>, C4<1>;
L_00000218250ab440 .functor AND 1, L_00000218250ac1d0, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250ac320 .functor OR 1, L_00000218250ac470, L_00000218250ab440, C4<0>, C4<0>;
v0000021824f8bac0_0 .net "i0", 0 0, L_000002182508f950;  1 drivers
v0000021824f8a4e0_0 .net "i1", 0 0, L_00000218250ac1d0;  alias, 1 drivers
v0000021824f89fe0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f8a080_0 .net "not_j", 0 0, L_00000218250ac2b0;  1 drivers
v0000021824f8a260_0 .net "o", 0 0, L_00000218250ac320;  1 drivers
v0000021824f8bc00_0 .net "w1", 0 0, L_00000218250ac470;  1 drivers
v0000021824f8bb60_0 .net "w2", 0 0, L_00000218250ab440;  1 drivers
S_0000021824f7b880 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f7b560;
 .timescale -9 -12;
S_0000021824f7d310 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f7b560;
 .timescale -9 -12;
L_00000218250ac080 .functor BUFZ 1, L_00000218250ad0b0, C4<0>, C4<0>, C4<0>;
S_0000021824f7ba10 .scope generate, "bit_logic[26]" "bit_logic[26]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6820 .param/l "k" 0 8 45, +C4<011010>;
v0000021824f89a40_0 .net "left_val", 0 0, L_000002182508eff0;  1 drivers
v0000021824f8b480_0 .net "right_val", 0 0, L_00000218250abf30;  1 drivers
v0000021824f89d60_0 .net "target_val", 0 0, L_00000218250abec0;  1 drivers
S_0000021824f7bba0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f7ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ac550 .functor NOT 1, L_0000021825090c10, C4<0>, C4<0>, C4<0>;
L_00000218250ab4b0 .functor AND 1, L_000002182508eff0, L_00000218250ac550, C4<1>, C4<1>;
L_00000218250abbb0 .functor AND 1, L_00000218250abf30, L_0000021825090c10, C4<1>, C4<1>;
L_00000218250abec0 .functor OR 1, L_00000218250ab4b0, L_00000218250abbb0, C4<0>, C4<0>;
v0000021824f8a580_0 .net "i0", 0 0, L_000002182508eff0;  alias, 1 drivers
v0000021824f8a440_0 .net "i1", 0 0, L_00000218250abf30;  alias, 1 drivers
v0000021824f8bfc0_0 .net "j", 0 0, L_0000021825090c10;  1 drivers
v0000021824f89b80_0 .net "not_j", 0 0, L_00000218250ac550;  1 drivers
v0000021824f8a3a0_0 .net "o", 0 0, L_00000218250abec0;  alias, 1 drivers
v0000021824f89e00_0 .net "w1", 0 0, L_00000218250ab4b0;  1 drivers
v0000021824f8b700_0 .net "w2", 0 0, L_00000218250abbb0;  1 drivers
S_0000021824f7bd30 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f7ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ac5c0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250ab670 .functor AND 1, L_00000218250902b0, L_00000218250ac5c0, C4<1>, C4<1>;
L_00000218250abb40 .functor AND 1, L_00000218250abec0, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250abc20 .functor OR 1, L_00000218250ab670, L_00000218250abb40, C4<0>, C4<0>;
v0000021824f8bca0_0 .net "i0", 0 0, L_00000218250902b0;  1 drivers
v0000021824f89cc0_0 .net "i1", 0 0, L_00000218250abec0;  alias, 1 drivers
v0000021824f89c20_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f8bd40_0 .net "not_j", 0 0, L_00000218250ac5c0;  1 drivers
v0000021824f89900_0 .net "o", 0 0, L_00000218250abc20;  1 drivers
v0000021824f8bf20_0 .net "w1", 0 0, L_00000218250ab670;  1 drivers
v0000021824f899a0_0 .net "w2", 0 0, L_00000218250abb40;  1 drivers
S_0000021824f7bec0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f7ba10;
 .timescale -9 -12;
S_0000021824f7c370 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f7ba10;
 .timescale -9 -12;
L_00000218250abf30 .functor BUFZ 1, L_00000218250ad0b0, C4<0>, C4<0>, C4<0>;
S_0000021824f7c050 .scope generate, "bit_logic[27]" "bit_logic[27]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6920 .param/l "k" 0 8 45, +C4<011011>;
v0000021824f8aa80_0 .net "left_val", 0 0, L_000002182508f450;  1 drivers
v0000021824f8ab20_0 .net "right_val", 0 0, L_00000218250aadb0;  1 drivers
v0000021824f8abc0_0 .net "target_val", 0 0, L_00000218250aacd0;  1 drivers
S_0000021824f7c1e0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f7c050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250abd70 .functor NOT 1, L_00000218250900d0, C4<0>, C4<0>, C4<0>;
L_00000218250ac630 .functor AND 1, L_000002182508f450, L_00000218250abd70, C4<1>, C4<1>;
L_00000218250ac160 .functor AND 1, L_00000218250aadb0, L_00000218250900d0, C4<1>, C4<1>;
L_00000218250aacd0 .functor OR 1, L_00000218250ac630, L_00000218250ac160, C4<0>, C4<0>;
v0000021824f89f40_0 .net "i0", 0 0, L_000002182508f450;  alias, 1 drivers
v0000021824f8aee0_0 .net "i1", 0 0, L_00000218250aadb0;  alias, 1 drivers
v0000021824f89ea0_0 .net "j", 0 0, L_00000218250900d0;  1 drivers
v0000021824f8b7a0_0 .net "not_j", 0 0, L_00000218250abd70;  1 drivers
v0000021824f8a1c0_0 .net "o", 0 0, L_00000218250aacd0;  alias, 1 drivers
v0000021824f8a300_0 .net "w1", 0 0, L_00000218250ac630;  1 drivers
v0000021824f8a620_0 .net "w2", 0 0, L_00000218250ac160;  1 drivers
S_0000021824f7c500 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f7c050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ac6a0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250abde0 .functor AND 1, L_0000021825090670, L_00000218250ac6a0, C4<1>, C4<1>;
L_00000218250ab6e0 .functor AND 1, L_00000218250aacd0, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250ab520 .functor OR 1, L_00000218250abde0, L_00000218250ab6e0, C4<0>, C4<0>;
v0000021824f8a6c0_0 .net "i0", 0 0, L_0000021825090670;  1 drivers
v0000021824f8b840_0 .net "i1", 0 0, L_00000218250aacd0;  alias, 1 drivers
v0000021824f8a760_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f8a8a0_0 .net "not_j", 0 0, L_00000218250ac6a0;  1 drivers
v0000021824f8a800_0 .net "o", 0 0, L_00000218250ab520;  1 drivers
v0000021824f8b3e0_0 .net "w1", 0 0, L_00000218250abde0;  1 drivers
v0000021824f8a940_0 .net "w2", 0 0, L_00000218250ab6e0;  1 drivers
S_0000021824f7c9b0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f7c050;
 .timescale -9 -12;
S_0000021824f7c690 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f7c050;
 .timescale -9 -12;
L_00000218250aadb0 .functor BUFZ 1, L_00000218250ad0b0, C4<0>, C4<0>, C4<0>;
S_0000021824f7c820 .scope generate, "bit_logic[28]" "bit_logic[28]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de5f20 .param/l "k" 0 8 45, +C4<011100>;
v0000021824f8b660_0 .net "left_val", 0 0, L_000002182508f810;  1 drivers
v0000021824f8e680_0 .net "right_val", 0 0, L_00000218250ab7c0;  1 drivers
v0000021824f8e2c0_0 .net "target_val", 0 0, L_00000218250ac010;  1 drivers
S_0000021824f7cb40 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f7c820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ab910 .functor NOT 1, L_000002182508f630, C4<0>, C4<0>, C4<0>;
L_00000218250abfa0 .functor AND 1, L_000002182508f810, L_00000218250ab910, C4<1>, C4<1>;
L_00000218250aad40 .functor AND 1, L_00000218250ab7c0, L_000002182508f630, C4<1>, C4<1>;
L_00000218250ac010 .functor OR 1, L_00000218250abfa0, L_00000218250aad40, C4<0>, C4<0>;
v0000021824f8ac60_0 .net "i0", 0 0, L_000002182508f810;  alias, 1 drivers
v0000021824f8ad00_0 .net "i1", 0 0, L_00000218250ab7c0;  alias, 1 drivers
v0000021824f8ada0_0 .net "j", 0 0, L_000002182508f630;  1 drivers
v0000021824f8ae40_0 .net "not_j", 0 0, L_00000218250ab910;  1 drivers
v0000021824f8b020_0 .net "o", 0 0, L_00000218250ac010;  alias, 1 drivers
v0000021824f8b980_0 .net "w1", 0 0, L_00000218250abfa0;  1 drivers
v0000021824f8b0c0_0 .net "w2", 0 0, L_00000218250aad40;  1 drivers
S_0000021824f7ccd0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f7c820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aaf00 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250ac240 .functor AND 1, L_000002182508fb30, L_00000218250aaf00, C4<1>, C4<1>;
L_00000218250ac4e0 .functor AND 1, L_00000218250ac010, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250ab750 .functor OR 1, L_00000218250ac240, L_00000218250ac4e0, C4<0>, C4<0>;
v0000021824f8b160_0 .net "i0", 0 0, L_000002182508fb30;  1 drivers
v0000021824f8b200_0 .net "i1", 0 0, L_00000218250ac010;  alias, 1 drivers
v0000021824f8b8e0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f8b2a0_0 .net "not_j", 0 0, L_00000218250aaf00;  1 drivers
v0000021824f8b340_0 .net "o", 0 0, L_00000218250ab750;  1 drivers
v0000021824f8b520_0 .net "w1", 0 0, L_00000218250ac240;  1 drivers
v0000021824f8b5c0_0 .net "w2", 0 0, L_00000218250ac4e0;  1 drivers
S_0000021824f7ce60 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f7c820;
 .timescale -9 -12;
S_0000021824f7cff0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f7c820;
 .timescale -9 -12;
L_00000218250ab7c0 .functor BUFZ 1, L_00000218250ad0b0, C4<0>, C4<0>, C4<0>;
S_0000021824f806a0 .scope generate, "bit_logic[29]" "bit_logic[29]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de6960 .param/l "k" 0 8 45, +C4<011101>;
v0000021824f8dfa0_0 .net "left_val", 0 0, L_000002182508f770;  1 drivers
v0000021824f8e180_0 .net "right_val", 0 0, L_00000218250ab0c0;  1 drivers
v0000021824f8cf60_0 .net "target_val", 0 0, L_00000218250aafe0;  1 drivers
S_0000021824f7e440 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f806a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250aaf70 .functor NOT 1, L_000002182508f8b0, C4<0>, C4<0>, C4<0>;
L_00000218250ab3d0 .functor AND 1, L_000002182508f770, L_00000218250aaf70, C4<1>, C4<1>;
L_00000218250ab360 .functor AND 1, L_00000218250ab0c0, L_000002182508f8b0, C4<1>, C4<1>;
L_00000218250aafe0 .functor OR 1, L_00000218250ab3d0, L_00000218250ab360, C4<0>, C4<0>;
v0000021824f8d780_0 .net "i0", 0 0, L_000002182508f770;  alias, 1 drivers
v0000021824f8cec0_0 .net "i1", 0 0, L_00000218250ab0c0;  alias, 1 drivers
v0000021824f8dbe0_0 .net "j", 0 0, L_000002182508f8b0;  1 drivers
v0000021824f8db40_0 .net "not_j", 0 0, L_00000218250aaf70;  1 drivers
v0000021824f8e720_0 .net "o", 0 0, L_00000218250aafe0;  alias, 1 drivers
v0000021824f8c420_0 .net "w1", 0 0, L_00000218250ab3d0;  1 drivers
v0000021824f8dc80_0 .net "w2", 0 0, L_00000218250ab360;  1 drivers
S_0000021824f7d950 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f806a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ab830 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250ab050 .functor AND 1, L_0000021825090350, L_00000218250ab830, C4<1>, C4<1>;
L_00000218250aab80 .functor AND 1, L_00000218250aafe0, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250ab8a0 .functor OR 1, L_00000218250ab050, L_00000218250aab80, C4<0>, C4<0>;
v0000021824f8d000_0 .net "i0", 0 0, L_0000021825090350;  1 drivers
v0000021824f8d460_0 .net "i1", 0 0, L_00000218250aafe0;  alias, 1 drivers
v0000021824f8c240_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f8d960_0 .net "not_j", 0 0, L_00000218250ab830;  1 drivers
v0000021824f8ce20_0 .net "o", 0 0, L_00000218250ab8a0;  1 drivers
v0000021824f8d820_0 .net "w1", 0 0, L_00000218250ab050;  1 drivers
v0000021824f8daa0_0 .net "w2", 0 0, L_00000218250aab80;  1 drivers
S_0000021824f80830 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f806a0;
 .timescale -9 -12;
S_0000021824f7e5d0 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f806a0;
 .timescale -9 -12;
L_00000218250ab0c0 .functor BUFZ 1, L_00000218250ad0b0, C4<0>, C4<0>, C4<0>;
S_0000021824f81000 .scope generate, "bit_logic[30]" "bit_logic[30]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de62e0 .param/l "k" 0 8 45, +C4<011110>;
v0000021824f8d1e0_0 .net "left_val", 0 0, L_000002182508f3b0;  1 drivers
v0000021824f8d280_0 .net "right_val", 0 0, L_00000218250ab280;  1 drivers
v0000021824f8cce0_0 .net "target_val", 0 0, L_00000218250ab130;  1 drivers
S_0000021824f7dc70 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f81000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ac0f0 .functor NOT 1, L_000002182508ec30, C4<0>, C4<0>, C4<0>;
L_00000218250ab980 .functor AND 1, L_000002182508f3b0, L_00000218250ac0f0, C4<1>, C4<1>;
L_00000218250aba60 .functor AND 1, L_00000218250ab280, L_000002182508ec30, C4<1>, C4<1>;
L_00000218250ab130 .functor OR 1, L_00000218250ab980, L_00000218250aba60, C4<0>, C4<0>;
v0000021824f8cc40_0 .net "i0", 0 0, L_000002182508f3b0;  alias, 1 drivers
v0000021824f8e540_0 .net "i1", 0 0, L_00000218250ab280;  alias, 1 drivers
v0000021824f8d0a0_0 .net "j", 0 0, L_000002182508ec30;  1 drivers
v0000021824f8e7c0_0 .net "not_j", 0 0, L_00000218250ac0f0;  1 drivers
v0000021824f8e860_0 .net "o", 0 0, L_00000218250ab130;  alias, 1 drivers
v0000021824f8c2e0_0 .net "w1", 0 0, L_00000218250ab980;  1 drivers
v0000021824f8d140_0 .net "w2", 0 0, L_00000218250aba60;  1 drivers
S_0000021824f814b0 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f81000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ac390 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250ab9f0 .functor AND 1, L_000002182508f6d0, L_00000218250ac390, C4<1>, C4<1>;
L_00000218250ac400 .functor AND 1, L_00000218250ab130, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250ab1a0 .functor OR 1, L_00000218250ab9f0, L_00000218250ac400, C4<0>, C4<0>;
v0000021824f8dd20_0 .net "i0", 0 0, L_000002182508f6d0;  1 drivers
v0000021824f8ca60_0 .net "i1", 0 0, L_00000218250ab130;  alias, 1 drivers
v0000021824f8e400_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f8e220_0 .net "not_j", 0 0, L_00000218250ac390;  1 drivers
v0000021824f8e0e0_0 .net "o", 0 0, L_00000218250ab1a0;  1 drivers
v0000021824f8c1a0_0 .net "w1", 0 0, L_00000218250ab9f0;  1 drivers
v0000021824f8c380_0 .net "w2", 0 0, L_00000218250ac400;  1 drivers
S_0000021824f7d4a0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f81000;
 .timescale -9 -12;
S_0000021824f80e70 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f81000;
 .timescale -9 -12;
L_00000218250ab280 .functor BUFZ 1, L_00000218250ad0b0, C4<0>, C4<0>, C4<0>;
S_0000021824f81640 .scope generate, "bit_logic[31]" "bit_logic[31]" 8 45, 8 45 0, S_0000021824f6dc40;
 .timescale -9 -12;
P_0000021824de69a0 .param/l "k" 0 8 45, +C4<011111>;
v0000021824f8d5a0_0 .net "left_val", 0 0, L_00000218250903f0;  1 drivers
v0000021824f8e360_0 .net "right_val", 0 0, L_00000218250adac0;  1 drivers
v0000021824f8d640_0 .net "target_val", 0 0, L_00000218250acc50;  1 drivers
S_0000021824f80ce0 .scope module, "dir_mux" "mux2" 8 61, 8 16 0, S_0000021824f81640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ab2f0 .functor NOT 1, L_000002182508f090, C4<0>, C4<0>, C4<0>;
L_00000218250acb00 .functor AND 1, L_00000218250903f0, L_00000218250ab2f0, C4<1>, C4<1>;
L_00000218250ae070 .functor AND 1, L_00000218250adac0, L_000002182508f090, C4<1>, C4<1>;
L_00000218250acc50 .functor OR 1, L_00000218250acb00, L_00000218250ae070, C4<0>, C4<0>;
v0000021824f8c880_0 .net "i0", 0 0, L_00000218250903f0;  alias, 1 drivers
v0000021824f8c920_0 .net "i1", 0 0, L_00000218250adac0;  alias, 1 drivers
v0000021824f8d8c0_0 .net "j", 0 0, L_000002182508f090;  1 drivers
v0000021824f8c4c0_0 .net "not_j", 0 0, L_00000218250ab2f0;  1 drivers
v0000021824f8d320_0 .net "o", 0 0, L_00000218250acc50;  alias, 1 drivers
v0000021824f8cb00_0 .net "w1", 0 0, L_00000218250acb00;  1 drivers
v0000021824f8cd80_0 .net "w2", 0 0, L_00000218250ae070;  1 drivers
S_0000021824f81190 .scope module, "final_mux" "mux2" 8 64, 8 16 0, S_0000021824f81640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /OUTPUT 1 "o";
L_00000218250ae0e0 .functor NOT 1, L_000002182508eeb0, C4<0>, C4<0>, C4<0>;
L_00000218250ad5f0 .functor AND 1, L_000002182508ee10, L_00000218250ae0e0, C4<1>, C4<1>;
L_00000218250ade40 .functor AND 1, L_00000218250acc50, L_000002182508eeb0, C4<1>, C4<1>;
L_00000218250accc0 .functor OR 1, L_00000218250ad5f0, L_00000218250ade40, C4<0>, C4<0>;
v0000021824f8d3c0_0 .net "i0", 0 0, L_000002182508ee10;  1 drivers
v0000021824f8c100_0 .net "i1", 0 0, L_00000218250acc50;  alias, 1 drivers
v0000021824f8ddc0_0 .net "j", 0 0, L_000002182508eeb0;  alias, 1 drivers
v0000021824f8da00_0 .net "not_j", 0 0, L_00000218250ae0e0;  1 drivers
v0000021824f8c560_0 .net "o", 0 0, L_00000218250accc0;  1 drivers
v0000021824f8de60_0 .net "w1", 0 0, L_00000218250ad5f0;  1 drivers
v0000021824f8d500_0 .net "w2", 0 0, L_00000218250ade40;  1 drivers
S_0000021824f809c0 .scope generate, "genblk1" "genblk1" 8 49, 8 49 0, S_0000021824f81640;
 .timescale -9 -12;
S_0000021824f7d630 .scope generate, "genblk2" "genblk2" 8 55, 8 55 0, S_0000021824f81640;
 .timescale -9 -12;
L_00000218250adac0 .functor BUFZ 1, L_00000218250ad0b0, C4<0>, C4<0>, C4<0>;
S_0000021824f801f0 .scope module, "u_adder" "LCA" 3 65, 7 2 0, S_0000021824e286a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /INPUT 1 "iCin";
    .port_info 3 /OUTPUT 32 "oData";
    .port_info 4 /OUTPUT 1 "oCout";
    .port_info 5 /OUTPUT 1 "oZero";
L_0000021824e21db0 .functor BUFZ 32, L_0000021824f9f840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021824f96f60_0 .net "c12", 0 0, L_0000021824f9d720;  1 drivers
v0000021824f98720_0 .net "c16", 0 0, L_0000021824f9b6a0;  1 drivers
v0000021824f97000_0 .net "c20", 0 0, L_0000021824f9de00;  1 drivers
v0000021824f97140_0 .net "c24", 0 0, L_0000021824f9ff20;  1 drivers
v0000021824f98360_0 .net "c28", 0 0, L_0000021824f9ec60;  1 drivers
v0000021824f97fa0_0 .net "c4", 0 0, L_0000021824f9b420;  1 drivers
v0000021824f98400_0 .net "c8", 0 0, L_0000021824f9bc40;  1 drivers
v0000021824f987c0_0 .net "iCin", 0 0, L_0000021824e20d10;  alias, 1 drivers
v0000021824f973c0_0 .net "iDataA", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824f97460_0 .net "iDataB", 31 0, L_0000021824f98900;  alias, 1 drivers
v0000021824f975a0_0 .net "oCout", 0 0, L_0000021824f9ffc0;  alias, 1 drivers
v0000021824f999e0_0 .net "oData", 31 0, L_0000021824e21db0;  alias, 1 drivers
v0000021824f9a700_0 .net "oZero", 0 0, L_0000021824f9f7a0;  alias, 1 drivers
v0000021824f993a0_0 .net "sum", 31 0, L_0000021824f9f840;  1 drivers
L_0000021824f9d2c0 .part v0000021824f9aca0_0, 0, 4;
L_0000021824f9d860 .part L_0000021824f98900, 0, 4;
L_0000021824f9cfa0 .part v0000021824f9aca0_0, 4, 4;
L_0000021824f9cb40 .part L_0000021824f98900, 4, 4;
L_0000021824f9d7c0 .part v0000021824f9aca0_0, 8, 4;
L_0000021824f9cdc0 .part L_0000021824f98900, 8, 4;
L_0000021824f9b740 .part v0000021824f9aca0_0, 12, 4;
L_0000021824f9c6e0 .part L_0000021824f98900, 12, 4;
L_0000021824f9e120 .part v0000021824f9aca0_0, 16, 4;
L_0000021824f9fa20 .part L_0000021824f98900, 16, 4;
L_0000021824f9f480 .part v0000021824f9aca0_0, 20, 4;
L_0000021824f9e760 .part L_0000021824f98900, 20, 4;
L_0000021824f9dfe0 .part v0000021824f9aca0_0, 24, 4;
L_0000021824f9ee40 .part L_0000021824f98900, 24, 4;
L_0000021824f9f5c0 .part v0000021824f9aca0_0, 28, 4;
L_0000021824f9f660 .part L_0000021824f98900, 28, 4;
LS_0000021824f9f840_0_0 .concat8 [ 4 4 4 4], L_0000021824e1fff0, L_0000021824e21020, L_0000021824e20610, L_0000021824e20ae0;
LS_0000021824f9f840_0_4 .concat8 [ 4 4 4 4], L_0000021824e21aa0, L_0000021824e228a0, L_0000021824e22d70, L_0000021824e23240;
L_0000021824f9f840 .concat8 [ 16 16 0 0], LS_0000021824f9f840_0_0, LS_0000021824f9f840_0_4;
L_0000021824f9f7a0 .reduce/nor L_0000021824f9f840;
S_0000021824f81320 .scope module, "bit0_3" "LCA4" 7 17, 7 34 0, S_0000021824f801f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021824e21170 .functor AND 4, L_0000021824f9d2c0, L_0000021824f9d860, C4<1111>, C4<1111>;
L_0000021824e20220 .functor XOR 4, L_0000021824f9d2c0, L_0000021824f9d860, C4<0000>, C4<0000>;
L_0000021824e201b0 .functor BUFZ 1, L_0000021824e20d10, C4<0>, C4<0>, C4<0>;
L_0000021824e1fea0 .functor AND 1, L_0000021824f98cc0, L_0000021824f9a020, C4<1>, C4<1>;
L_0000021824e1ff80 .functor OR 1, L_0000021824f9ac00, L_0000021824e1fea0, C4<0>, C4<0>;
L_0000021824e21090 .functor AND 1, L_0000021824f9a520, L_0000021824f9a5c0, C4<1>, C4<1>;
L_0000021824e214f0 .functor OR 1, L_0000021824f9a0c0, L_0000021824e21090, C4<0>, C4<0>;
L_0000021824e215d0 .functor AND 1, L_0000021824f98e00, L_0000021824f98ea0, C4<1>, C4<1>;
L_0000021824e20f40 .functor OR 1, L_0000021824f9a660, L_0000021824e215d0, C4<0>, C4<0>;
L_0000021824e20140 .functor AND 1, L_0000021824f9cf00, L_0000021824f9bba0, C4<1>, C4<1>;
L_0000021824e216b0 .functor OR 1, L_0000021824f9b880, L_0000021824e20140, C4<0>, C4<0>;
L_0000021824e1fff0 .functor XOR 4, L_0000021824e20220, L_0000021824f9b7e0, C4<0000>, C4<0000>;
v0000021824f90e80_0 .net *"_ivl_11", 0 0, L_0000021824f9ac00;  1 drivers
v0000021824f90ac0_0 .net *"_ivl_13", 0 0, L_0000021824f98cc0;  1 drivers
v0000021824f8ec20_0 .net *"_ivl_15", 0 0, L_0000021824f9a020;  1 drivers
v0000021824f8eb80_0 .net *"_ivl_16", 0 0, L_0000021824e1fea0;  1 drivers
v0000021824f90840_0 .net *"_ivl_18", 0 0, L_0000021824e1ff80;  1 drivers
v0000021824f8ff80_0 .net *"_ivl_23", 0 0, L_0000021824f9a0c0;  1 drivers
v0000021824f8f760_0 .net *"_ivl_25", 0 0, L_0000021824f9a520;  1 drivers
v0000021824f903e0_0 .net *"_ivl_27", 0 0, L_0000021824f9a5c0;  1 drivers
v0000021824f90520_0 .net *"_ivl_28", 0 0, L_0000021824e21090;  1 drivers
v0000021824f8f800_0 .net *"_ivl_30", 0 0, L_0000021824e214f0;  1 drivers
v0000021824f905c0_0 .net *"_ivl_35", 0 0, L_0000021824f9a660;  1 drivers
v0000021824f8f8a0_0 .net *"_ivl_37", 0 0, L_0000021824f98e00;  1 drivers
v0000021824f8fe40_0 .net *"_ivl_39", 0 0, L_0000021824f98ea0;  1 drivers
v0000021824f8f940_0 .net *"_ivl_40", 0 0, L_0000021824e215d0;  1 drivers
v0000021824f8f9e0_0 .net *"_ivl_42", 0 0, L_0000021824e20f40;  1 drivers
v0000021824f8fc60_0 .net *"_ivl_48", 0 0, L_0000021824f9b880;  1 drivers
v0000021824f8ea40_0 .net *"_ivl_50", 0 0, L_0000021824f9cf00;  1 drivers
v0000021824f8f620_0 .net *"_ivl_52", 0 0, L_0000021824f9bba0;  1 drivers
v0000021824f90020_0 .net *"_ivl_53", 0 0, L_0000021824e20140;  1 drivers
v0000021824f8f1c0_0 .net *"_ivl_55", 0 0, L_0000021824e216b0;  1 drivers
v0000021824f8e900_0 .net *"_ivl_58", 3 0, L_0000021824f9b7e0;  1 drivers
v0000021824f907a0_0 .net *"_ivl_7", 0 0, L_0000021824e201b0;  1 drivers
v0000021824f8f3a0_0 .net "a", 3 0, L_0000021824f9d2c0;  1 drivers
v0000021824f8fa80_0 .net "b", 3 0, L_0000021824f9d860;  1 drivers
v0000021824f8f4e0_0 .net "c", 4 0, L_0000021824f98f40;  1 drivers
v0000021824f8eae0_0 .net "cin", 0 0, L_0000021824e20d10;  alias, 1 drivers
v0000021824f90d40_0 .net "cout", 0 0, L_0000021824f9b420;  alias, 1 drivers
v0000021824f8ecc0_0 .net "g", 3 0, L_0000021824e21170;  1 drivers
v0000021824f8fb20_0 .net "p", 3 0, L_0000021824e20220;  1 drivers
v0000021824f8ed60_0 .net "s", 3 0, L_0000021824e1fff0;  1 drivers
L_0000021824f9ac00 .part L_0000021824e21170, 0, 1;
L_0000021824f98cc0 .part L_0000021824e20220, 0, 1;
L_0000021824f9a020 .part L_0000021824f98f40, 0, 1;
L_0000021824f9a0c0 .part L_0000021824e21170, 1, 1;
L_0000021824f9a520 .part L_0000021824e20220, 1, 1;
L_0000021824f9a5c0 .part L_0000021824f98f40, 1, 1;
L_0000021824f9a660 .part L_0000021824e21170, 2, 1;
L_0000021824f98e00 .part L_0000021824e20220, 2, 1;
L_0000021824f98ea0 .part L_0000021824f98f40, 2, 1;
LS_0000021824f98f40_0_0 .concat8 [ 1 1 1 1], L_0000021824e201b0, L_0000021824e1ff80, L_0000021824e214f0, L_0000021824e20f40;
LS_0000021824f98f40_0_4 .concat8 [ 1 0 0 0], L_0000021824e216b0;
L_0000021824f98f40 .concat8 [ 4 1 0 0], LS_0000021824f98f40_0_0, LS_0000021824f98f40_0_4;
L_0000021824f9b880 .part L_0000021824e21170, 3, 1;
L_0000021824f9cf00 .part L_0000021824e20220, 3, 1;
L_0000021824f9bba0 .part L_0000021824f98f40, 3, 1;
L_0000021824f9b7e0 .part L_0000021824f98f40, 0, 4;
L_0000021824f9b420 .part L_0000021824f98f40, 4, 1;
S_0000021824f7f250 .scope module, "bit12_15" "LCA4" 7 20, 7 34 0, S_0000021824f801f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021824e208b0 .functor AND 4, L_0000021824f9b740, L_0000021824f9c6e0, C4<1111>, C4<1111>;
L_0000021824e21720 .functor XOR 4, L_0000021824f9b740, L_0000021824f9c6e0, C4<0000>, C4<0000>;
L_0000021824e20680 .functor BUFZ 1, L_0000021824f9d720, C4<0>, C4<0>, C4<0>;
L_0000021824e207d0 .functor AND 1, L_0000021824f9d400, L_0000021824f9bd80, C4<1>, C4<1>;
L_0000021824e1fdc0 .functor OR 1, L_0000021824f9caa0, L_0000021824e207d0, C4<0>, C4<0>;
L_0000021824e20920 .functor AND 1, L_0000021824f9ce60, L_0000021824f9d4a0, C4<1>, C4<1>;
L_0000021824e20990 .functor OR 1, L_0000021824f9d180, L_0000021824e20920, C4<0>, C4<0>;
L_0000021824e21790 .functor AND 1, L_0000021824f9d540, L_0000021824f9d5e0, C4<1>, C4<1>;
L_0000021824e20a00 .functor OR 1, L_0000021824f9b380, L_0000021824e21790, C4<0>, C4<0>;
L_0000021824e20a70 .functor AND 1, L_0000021824f9b600, L_0000021824f9b9c0, C4<1>, C4<1>;
L_0000021824e1fe30 .functor OR 1, L_0000021824f9b1a0, L_0000021824e20a70, C4<0>, C4<0>;
L_0000021824e20ae0 .functor XOR 4, L_0000021824e21720, L_0000021824f9be20, C4<0000>, C4<0000>;
v0000021824f8fbc0_0 .net *"_ivl_11", 0 0, L_0000021824f9caa0;  1 drivers
v0000021824f8ee00_0 .net *"_ivl_13", 0 0, L_0000021824f9d400;  1 drivers
v0000021824f8fd00_0 .net *"_ivl_15", 0 0, L_0000021824f9bd80;  1 drivers
v0000021824f8fee0_0 .net *"_ivl_16", 0 0, L_0000021824e207d0;  1 drivers
v0000021824f8fda0_0 .net *"_ivl_18", 0 0, L_0000021824e1fdc0;  1 drivers
v0000021824f8f080_0 .net *"_ivl_23", 0 0, L_0000021824f9d180;  1 drivers
v0000021824f8f120_0 .net *"_ivl_25", 0 0, L_0000021824f9ce60;  1 drivers
v0000021824f900c0_0 .net *"_ivl_27", 0 0, L_0000021824f9d4a0;  1 drivers
v0000021824f8eea0_0 .net *"_ivl_28", 0 0, L_0000021824e20920;  1 drivers
v0000021824f90160_0 .net *"_ivl_30", 0 0, L_0000021824e20990;  1 drivers
v0000021824f8f580_0 .net *"_ivl_35", 0 0, L_0000021824f9b380;  1 drivers
v0000021824f8ef40_0 .net *"_ivl_37", 0 0, L_0000021824f9d540;  1 drivers
v0000021824f91060_0 .net *"_ivl_39", 0 0, L_0000021824f9d5e0;  1 drivers
v0000021824f90200_0 .net *"_ivl_40", 0 0, L_0000021824e21790;  1 drivers
v0000021824f902a0_0 .net *"_ivl_42", 0 0, L_0000021824e20a00;  1 drivers
v0000021824f8e9a0_0 .net *"_ivl_48", 0 0, L_0000021824f9b1a0;  1 drivers
v0000021824f90660_0 .net *"_ivl_50", 0 0, L_0000021824f9b600;  1 drivers
v0000021824f8efe0_0 .net *"_ivl_52", 0 0, L_0000021824f9b9c0;  1 drivers
v0000021824f90700_0 .net *"_ivl_53", 0 0, L_0000021824e20a70;  1 drivers
v0000021824f908e0_0 .net *"_ivl_55", 0 0, L_0000021824e1fe30;  1 drivers
v0000021824f90980_0 .net *"_ivl_58", 3 0, L_0000021824f9be20;  1 drivers
v0000021824f90a20_0 .net *"_ivl_7", 0 0, L_0000021824e20680;  1 drivers
v0000021824f8f260_0 .net "a", 3 0, L_0000021824f9b740;  1 drivers
v0000021824f90b60_0 .net "b", 3 0, L_0000021824f9c6e0;  1 drivers
v0000021824f90c00_0 .net "c", 4 0, L_0000021824f9b100;  1 drivers
v0000021824f8f300_0 .net "cin", 0 0, L_0000021824f9d720;  alias, 1 drivers
v0000021824f90f20_0 .net "cout", 0 0, L_0000021824f9b6a0;  alias, 1 drivers
v0000021824f90fc0_0 .net "g", 3 0, L_0000021824e208b0;  1 drivers
v0000021824f8f440_0 .net "p", 3 0, L_0000021824e21720;  1 drivers
v0000021824f91380_0 .net "s", 3 0, L_0000021824e20ae0;  1 drivers
L_0000021824f9caa0 .part L_0000021824e208b0, 0, 1;
L_0000021824f9d400 .part L_0000021824e21720, 0, 1;
L_0000021824f9bd80 .part L_0000021824f9b100, 0, 1;
L_0000021824f9d180 .part L_0000021824e208b0, 1, 1;
L_0000021824f9ce60 .part L_0000021824e21720, 1, 1;
L_0000021824f9d4a0 .part L_0000021824f9b100, 1, 1;
L_0000021824f9b380 .part L_0000021824e208b0, 2, 1;
L_0000021824f9d540 .part L_0000021824e21720, 2, 1;
L_0000021824f9d5e0 .part L_0000021824f9b100, 2, 1;
LS_0000021824f9b100_0_0 .concat8 [ 1 1 1 1], L_0000021824e20680, L_0000021824e1fdc0, L_0000021824e20990, L_0000021824e20a00;
LS_0000021824f9b100_0_4 .concat8 [ 1 0 0 0], L_0000021824e1fe30;
L_0000021824f9b100 .concat8 [ 4 1 0 0], LS_0000021824f9b100_0_0, LS_0000021824f9b100_0_4;
L_0000021824f9b1a0 .part L_0000021824e208b0, 3, 1;
L_0000021824f9b600 .part L_0000021824e21720, 3, 1;
L_0000021824f9b9c0 .part L_0000021824f9b100, 3, 1;
L_0000021824f9be20 .part L_0000021824f9b100, 0, 4;
L_0000021824f9b6a0 .part L_0000021824f9b100, 4, 1;
S_0000021824f817d0 .scope module, "bit16_19" "LCA4" 7 21, 7 34 0, S_0000021824f801f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021824e20b50 .functor AND 4, L_0000021824f9e120, L_0000021824f9fa20, C4<1111>, C4<1111>;
L_0000021824e20bc0 .functor XOR 4, L_0000021824f9e120, L_0000021824f9fa20, C4<0000>, C4<0000>;
L_0000021824e219c0 .functor BUFZ 1, L_0000021824f9b6a0, C4<0>, C4<0>, C4<0>;
L_0000021824e23470 .functor AND 1, L_0000021824f9bf60, L_0000021824f9c3c0, C4<1>, C4<1>;
L_0000021824e22980 .functor OR 1, L_0000021824f9bec0, L_0000021824e23470, C4<0>, C4<0>;
L_0000021824e21bf0 .functor AND 1, L_0000021824f9c500, L_0000021824f9c5a0, C4<1>, C4<1>;
L_0000021824e229f0 .functor OR 1, L_0000021824f9c460, L_0000021824e21bf0, C4<0>, C4<0>;
L_0000021824e226e0 .functor AND 1, L_0000021824f9dc20, L_0000021824f9e6c0, C4<1>, C4<1>;
L_0000021824e21c60 .functor OR 1, L_0000021824f9e8a0, L_0000021824e226e0, C4<0>, C4<0>;
L_0000021824e22210 .functor AND 1, L_0000021824f9f980, L_0000021824f9f340, C4<1>, C4<1>;
L_0000021824e22c20 .functor OR 1, L_0000021824f9d9a0, L_0000021824e22210, C4<0>, C4<0>;
L_0000021824e21aa0 .functor XOR 4, L_0000021824e20bc0, L_0000021824f9ebc0, C4<0000>, C4<0000>;
v0000021824f935e0_0 .net *"_ivl_11", 0 0, L_0000021824f9bec0;  1 drivers
v0000021824f917e0_0 .net *"_ivl_13", 0 0, L_0000021824f9bf60;  1 drivers
v0000021824f92640_0 .net *"_ivl_15", 0 0, L_0000021824f9c3c0;  1 drivers
v0000021824f93720_0 .net *"_ivl_16", 0 0, L_0000021824e23470;  1 drivers
v0000021824f92c80_0 .net *"_ivl_18", 0 0, L_0000021824e22980;  1 drivers
v0000021824f91ce0_0 .net *"_ivl_23", 0 0, L_0000021824f9c460;  1 drivers
v0000021824f91240_0 .net *"_ivl_25", 0 0, L_0000021824f9c500;  1 drivers
v0000021824f92780_0 .net *"_ivl_27", 0 0, L_0000021824f9c5a0;  1 drivers
v0000021824f91ba0_0 .net *"_ivl_28", 0 0, L_0000021824e21bf0;  1 drivers
v0000021824f912e0_0 .net *"_ivl_30", 0 0, L_0000021824e229f0;  1 drivers
v0000021824f93860_0 .net *"_ivl_35", 0 0, L_0000021824f9e8a0;  1 drivers
v0000021824f92000_0 .net *"_ivl_37", 0 0, L_0000021824f9dc20;  1 drivers
v0000021824f920a0_0 .net *"_ivl_39", 0 0, L_0000021824f9e6c0;  1 drivers
v0000021824f932c0_0 .net *"_ivl_40", 0 0, L_0000021824e226e0;  1 drivers
v0000021824f93680_0 .net *"_ivl_42", 0 0, L_0000021824e21c60;  1 drivers
v0000021824f937c0_0 .net *"_ivl_48", 0 0, L_0000021824f9d9a0;  1 drivers
v0000021824f93360_0 .net *"_ivl_50", 0 0, L_0000021824f9f980;  1 drivers
v0000021824f91420_0 .net *"_ivl_52", 0 0, L_0000021824f9f340;  1 drivers
v0000021824f92820_0 .net *"_ivl_53", 0 0, L_0000021824e22210;  1 drivers
v0000021824f91b00_0 .net *"_ivl_55", 0 0, L_0000021824e22c20;  1 drivers
v0000021824f914c0_0 .net *"_ivl_58", 3 0, L_0000021824f9ebc0;  1 drivers
v0000021824f92140_0 .net *"_ivl_7", 0 0, L_0000021824e219c0;  1 drivers
v0000021824f92dc0_0 .net "a", 3 0, L_0000021824f9e120;  1 drivers
v0000021824f91100_0 .net "b", 3 0, L_0000021824f9fa20;  1 drivers
v0000021824f911a0_0 .net "c", 4 0, L_0000021824f9f8e0;  1 drivers
v0000021824f921e0_0 .net "cin", 0 0, L_0000021824f9b6a0;  alias, 1 drivers
v0000021824f92a00_0 .net "cout", 0 0, L_0000021824f9de00;  alias, 1 drivers
v0000021824f92460_0 .net "g", 3 0, L_0000021824e20b50;  1 drivers
v0000021824f919c0_0 .net "p", 3 0, L_0000021824e20bc0;  1 drivers
v0000021824f91560_0 .net "s", 3 0, L_0000021824e21aa0;  1 drivers
L_0000021824f9bec0 .part L_0000021824e20b50, 0, 1;
L_0000021824f9bf60 .part L_0000021824e20bc0, 0, 1;
L_0000021824f9c3c0 .part L_0000021824f9f8e0, 0, 1;
L_0000021824f9c460 .part L_0000021824e20b50, 1, 1;
L_0000021824f9c500 .part L_0000021824e20bc0, 1, 1;
L_0000021824f9c5a0 .part L_0000021824f9f8e0, 1, 1;
L_0000021824f9e8a0 .part L_0000021824e20b50, 2, 1;
L_0000021824f9dc20 .part L_0000021824e20bc0, 2, 1;
L_0000021824f9e6c0 .part L_0000021824f9f8e0, 2, 1;
LS_0000021824f9f8e0_0_0 .concat8 [ 1 1 1 1], L_0000021824e219c0, L_0000021824e22980, L_0000021824e229f0, L_0000021824e21c60;
LS_0000021824f9f8e0_0_4 .concat8 [ 1 0 0 0], L_0000021824e22c20;
L_0000021824f9f8e0 .concat8 [ 4 1 0 0], LS_0000021824f9f8e0_0_0, LS_0000021824f9f8e0_0_4;
L_0000021824f9d9a0 .part L_0000021824e20b50, 3, 1;
L_0000021824f9f980 .part L_0000021824e20bc0, 3, 1;
L_0000021824f9f340 .part L_0000021824f9f8e0, 3, 1;
L_0000021824f9ebc0 .part L_0000021824f9f8e0, 0, 4;
L_0000021824f9de00 .part L_0000021824f9f8e0, 4, 1;
S_0000021824f7e760 .scope module, "bit20_23" "LCA4" 7 22, 7 34 0, S_0000021824f801f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021824e22a60 .functor AND 4, L_0000021824f9f480, L_0000021824f9e760, C4<1111>, C4<1111>;
L_0000021824e23390 .functor XOR 4, L_0000021824f9f480, L_0000021824f9e760, C4<0000>, C4<0000>;
L_0000021824e22c90 .functor BUFZ 1, L_0000021824f9de00, C4<0>, C4<0>, C4<0>;
L_0000021824e22590 .functor AND 1, L_0000021824f9eda0, L_0000021824f9e080, C4<1>, C4<1>;
L_0000021824e230f0 .functor OR 1, L_0000021824f9ed00, L_0000021824e22590, C4<0>, C4<0>;
L_0000021824e22910 .functor AND 1, L_0000021824f9da40, L_0000021824fa0060, C4<1>, C4<1>;
L_0000021824e22440 .functor OR 1, L_0000021824f9e4e0, L_0000021824e22910, C4<0>, C4<0>;
L_0000021824e234e0 .functor AND 1, L_0000021824f9e3a0, L_0000021824f9e440, C4<1>, C4<1>;
L_0000021824e22750 .functor OR 1, L_0000021824f9d900, L_0000021824e234e0, C4<0>, C4<0>;
L_0000021824e23160 .functor AND 1, L_0000021824f9eb20, L_0000021824f9e300, C4<1>, C4<1>;
L_0000021824e23080 .functor OR 1, L_0000021824f9eee0, L_0000021824e23160, C4<0>, C4<0>;
L_0000021824e228a0 .functor XOR 4, L_0000021824e23390, L_0000021824f9e800, C4<0000>, C4<0000>;
v0000021824f92960_0 .net *"_ivl_11", 0 0, L_0000021824f9ed00;  1 drivers
v0000021824f92e60_0 .net *"_ivl_13", 0 0, L_0000021824f9eda0;  1 drivers
v0000021824f91a60_0 .net *"_ivl_15", 0 0, L_0000021824f9e080;  1 drivers
v0000021824f93180_0 .net *"_ivl_16", 0 0, L_0000021824e22590;  1 drivers
v0000021824f91d80_0 .net *"_ivl_18", 0 0, L_0000021824e230f0;  1 drivers
v0000021824f92fa0_0 .net *"_ivl_23", 0 0, L_0000021824f9e4e0;  1 drivers
v0000021824f93220_0 .net *"_ivl_25", 0 0, L_0000021824f9da40;  1 drivers
v0000021824f91f60_0 .net *"_ivl_27", 0 0, L_0000021824fa0060;  1 drivers
v0000021824f93540_0 .net *"_ivl_28", 0 0, L_0000021824e22910;  1 drivers
v0000021824f92f00_0 .net *"_ivl_30", 0 0, L_0000021824e22440;  1 drivers
v0000021824f91600_0 .net *"_ivl_35", 0 0, L_0000021824f9d900;  1 drivers
v0000021824f930e0_0 .net *"_ivl_37", 0 0, L_0000021824f9e3a0;  1 drivers
v0000021824f928c0_0 .net *"_ivl_39", 0 0, L_0000021824f9e440;  1 drivers
v0000021824f916a0_0 .net *"_ivl_40", 0 0, L_0000021824e234e0;  1 drivers
v0000021824f91740_0 .net *"_ivl_42", 0 0, L_0000021824e22750;  1 drivers
v0000021824f91e20_0 .net *"_ivl_48", 0 0, L_0000021824f9eee0;  1 drivers
v0000021824f92be0_0 .net *"_ivl_50", 0 0, L_0000021824f9eb20;  1 drivers
v0000021824f92280_0 .net *"_ivl_52", 0 0, L_0000021824f9e300;  1 drivers
v0000021824f92320_0 .net *"_ivl_53", 0 0, L_0000021824e23160;  1 drivers
v0000021824f926e0_0 .net *"_ivl_55", 0 0, L_0000021824e23080;  1 drivers
v0000021824f92aa0_0 .net *"_ivl_58", 3 0, L_0000021824f9e800;  1 drivers
v0000021824f923c0_0 .net *"_ivl_7", 0 0, L_0000021824e22c90;  1 drivers
v0000021824f91ec0_0 .net "a", 3 0, L_0000021824f9f480;  1 drivers
v0000021824f93400_0 .net "b", 3 0, L_0000021824f9e760;  1 drivers
v0000021824f92500_0 .net "c", 4 0, L_0000021824f9ea80;  1 drivers
v0000021824f93040_0 .net "cin", 0 0, L_0000021824f9de00;  alias, 1 drivers
v0000021824f91c40_0 .net "cout", 0 0, L_0000021824f9ff20;  alias, 1 drivers
v0000021824f934a0_0 .net "g", 3 0, L_0000021824e22a60;  1 drivers
v0000021824f91880_0 .net "p", 3 0, L_0000021824e23390;  1 drivers
v0000021824f92b40_0 .net "s", 3 0, L_0000021824e228a0;  1 drivers
L_0000021824f9ed00 .part L_0000021824e22a60, 0, 1;
L_0000021824f9eda0 .part L_0000021824e23390, 0, 1;
L_0000021824f9e080 .part L_0000021824f9ea80, 0, 1;
L_0000021824f9e4e0 .part L_0000021824e22a60, 1, 1;
L_0000021824f9da40 .part L_0000021824e23390, 1, 1;
L_0000021824fa0060 .part L_0000021824f9ea80, 1, 1;
L_0000021824f9d900 .part L_0000021824e22a60, 2, 1;
L_0000021824f9e3a0 .part L_0000021824e23390, 2, 1;
L_0000021824f9e440 .part L_0000021824f9ea80, 2, 1;
LS_0000021824f9ea80_0_0 .concat8 [ 1 1 1 1], L_0000021824e22c90, L_0000021824e230f0, L_0000021824e22440, L_0000021824e22750;
LS_0000021824f9ea80_0_4 .concat8 [ 1 0 0 0], L_0000021824e23080;
L_0000021824f9ea80 .concat8 [ 4 1 0 0], LS_0000021824f9ea80_0_0, LS_0000021824f9ea80_0_4;
L_0000021824f9eee0 .part L_0000021824e22a60, 3, 1;
L_0000021824f9eb20 .part L_0000021824e23390, 3, 1;
L_0000021824f9e300 .part L_0000021824f9ea80, 3, 1;
L_0000021824f9e800 .part L_0000021824f9ea80, 0, 4;
L_0000021824f9ff20 .part L_0000021824f9ea80, 4, 1;
S_0000021824f7d7c0 .scope module, "bit24_27" "LCA4" 7 23, 7 34 0, S_0000021824f801f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021824e231d0 .functor AND 4, L_0000021824f9dfe0, L_0000021824f9ee40, C4<1111>, C4<1111>;
L_0000021824e22ec0 .functor XOR 4, L_0000021824f9dfe0, L_0000021824f9ee40, C4<0000>, C4<0000>;
L_0000021824e21b10 .functor BUFZ 1, L_0000021824f9ff20, C4<0>, C4<0>, C4<0>;
L_0000021824e23400 .functor AND 1, L_0000021824f9e940, L_0000021824f9db80, C4<1>, C4<1>;
L_0000021824e21b80 .functor OR 1, L_0000021824f9dae0, L_0000021824e23400, C4<0>, C4<0>;
L_0000021824e22ad0 .functor AND 1, L_0000021824f9fca0, L_0000021824f9e1c0, C4<1>, C4<1>;
L_0000021824e21a30 .functor OR 1, L_0000021824f9dcc0, L_0000021824e22ad0, C4<0>, C4<0>;
L_0000021824e222f0 .functor AND 1, L_0000021824f9e580, L_0000021824f9e9e0, C4<1>, C4<1>;
L_0000021824e221a0 .functor OR 1, L_0000021824f9f3e0, L_0000021824e222f0, C4<0>, C4<0>;
L_0000021824e22d00 .functor AND 1, L_0000021824f9fde0, L_0000021824f9e620, C4<1>, C4<1>;
L_0000021824e22b40 .functor OR 1, L_0000021824f9dd60, L_0000021824e22d00, C4<0>, C4<0>;
L_0000021824e22d70 .functor XOR 4, L_0000021824e22ec0, L_0000021824f9df40, C4<0000>, C4<0000>;
v0000021824f91920_0 .net *"_ivl_11", 0 0, L_0000021824f9dae0;  1 drivers
v0000021824f925a0_0 .net *"_ivl_13", 0 0, L_0000021824f9e940;  1 drivers
v0000021824f92d20_0 .net *"_ivl_15", 0 0, L_0000021824f9db80;  1 drivers
v0000021824f95f20_0 .net *"_ivl_16", 0 0, L_0000021824e23400;  1 drivers
v0000021824f93ae0_0 .net *"_ivl_18", 0 0, L_0000021824e21b80;  1 drivers
v0000021824f948a0_0 .net *"_ivl_23", 0 0, L_0000021824f9dcc0;  1 drivers
v0000021824f955c0_0 .net *"_ivl_25", 0 0, L_0000021824f9fca0;  1 drivers
v0000021824f93900_0 .net *"_ivl_27", 0 0, L_0000021824f9e1c0;  1 drivers
v0000021824f95e80_0 .net *"_ivl_28", 0 0, L_0000021824e22ad0;  1 drivers
v0000021824f93c20_0 .net *"_ivl_30", 0 0, L_0000021824e21a30;  1 drivers
v0000021824f94c60_0 .net *"_ivl_35", 0 0, L_0000021824f9f3e0;  1 drivers
v0000021824f941c0_0 .net *"_ivl_37", 0 0, L_0000021824f9e580;  1 drivers
v0000021824f93cc0_0 .net *"_ivl_39", 0 0, L_0000021824f9e9e0;  1 drivers
v0000021824f94260_0 .net *"_ivl_40", 0 0, L_0000021824e222f0;  1 drivers
v0000021824f95ca0_0 .net *"_ivl_42", 0 0, L_0000021824e221a0;  1 drivers
v0000021824f94120_0 .net *"_ivl_48", 0 0, L_0000021824f9dd60;  1 drivers
v0000021824f93b80_0 .net *"_ivl_50", 0 0, L_0000021824f9fde0;  1 drivers
v0000021824f94e40_0 .net *"_ivl_52", 0 0, L_0000021824f9e620;  1 drivers
v0000021824f939a0_0 .net *"_ivl_53", 0 0, L_0000021824e22d00;  1 drivers
v0000021824f95700_0 .net *"_ivl_55", 0 0, L_0000021824e22b40;  1 drivers
v0000021824f95980_0 .net *"_ivl_58", 3 0, L_0000021824f9df40;  1 drivers
v0000021824f944e0_0 .net *"_ivl_7", 0 0, L_0000021824e21b10;  1 drivers
v0000021824f93a40_0 .net "a", 3 0, L_0000021824f9dfe0;  1 drivers
v0000021824f95340_0 .net "b", 3 0, L_0000021824f9ee40;  1 drivers
v0000021824f95840_0 .net "c", 4 0, L_0000021824f9dea0;  1 drivers
v0000021824f94bc0_0 .net "cin", 0 0, L_0000021824f9ff20;  alias, 1 drivers
v0000021824f94440_0 .net "cout", 0 0, L_0000021824f9ec60;  alias, 1 drivers
v0000021824f949e0_0 .net "g", 3 0, L_0000021824e231d0;  1 drivers
v0000021824f93fe0_0 .net "p", 3 0, L_0000021824e22ec0;  1 drivers
v0000021824f94300_0 .net "s", 3 0, L_0000021824e22d70;  1 drivers
L_0000021824f9dae0 .part L_0000021824e231d0, 0, 1;
L_0000021824f9e940 .part L_0000021824e22ec0, 0, 1;
L_0000021824f9db80 .part L_0000021824f9dea0, 0, 1;
L_0000021824f9dcc0 .part L_0000021824e231d0, 1, 1;
L_0000021824f9fca0 .part L_0000021824e22ec0, 1, 1;
L_0000021824f9e1c0 .part L_0000021824f9dea0, 1, 1;
L_0000021824f9f3e0 .part L_0000021824e231d0, 2, 1;
L_0000021824f9e580 .part L_0000021824e22ec0, 2, 1;
L_0000021824f9e9e0 .part L_0000021824f9dea0, 2, 1;
LS_0000021824f9dea0_0_0 .concat8 [ 1 1 1 1], L_0000021824e21b10, L_0000021824e21b80, L_0000021824e21a30, L_0000021824e221a0;
LS_0000021824f9dea0_0_4 .concat8 [ 1 0 0 0], L_0000021824e22b40;
L_0000021824f9dea0 .concat8 [ 4 1 0 0], LS_0000021824f9dea0_0_0, LS_0000021824f9dea0_0_4;
L_0000021824f9dd60 .part L_0000021824e231d0, 3, 1;
L_0000021824f9fde0 .part L_0000021824e22ec0, 3, 1;
L_0000021824f9e620 .part L_0000021824f9dea0, 3, 1;
L_0000021824f9df40 .part L_0000021824f9dea0, 0, 4;
L_0000021824f9ec60 .part L_0000021824f9dea0, 4, 1;
S_0000021824f7f3e0 .scope module, "bit28_31" "LCA4" 7 24, 7 34 0, S_0000021824f801f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021824e22de0 .functor AND 4, L_0000021824f9f5c0, L_0000021824f9f660, C4<1111>, C4<1111>;
L_0000021824e21cd0 .functor XOR 4, L_0000021824f9f5c0, L_0000021824f9f660, C4<0000>, C4<0000>;
L_0000021824e22e50 .functor BUFZ 1, L_0000021824f9ec60, C4<0>, C4<0>, C4<0>;
L_0000021824e22130 .functor AND 1, L_0000021824f9f520, L_0000021824f9e260, C4<1>, C4<1>;
L_0000021824e21f00 .functor OR 1, L_0000021824f9fac0, L_0000021824e22130, C4<0>, C4<0>;
L_0000021824e22f30 .functor AND 1, L_0000021824f9f020, L_0000021824f9fd40, C4<1>, C4<1>;
L_0000021824e22fa0 .functor OR 1, L_0000021824f9ef80, L_0000021824e22f30, C4<0>, C4<0>;
L_0000021824e22600 .functor AND 1, L_0000021824f9f160, L_0000021824f9fb60, C4<1>, C4<1>;
L_0000021824e23010 .functor OR 1, L_0000021824f9f0c0, L_0000021824e22600, C4<0>, C4<0>;
L_0000021824e21d40 .functor AND 1, L_0000021824f9f700, L_0000021824f9fc00, C4<1>, C4<1>;
L_0000021824e224b0 .functor OR 1, L_0000021824f9f2a0, L_0000021824e21d40, C4<0>, C4<0>;
L_0000021824e23240 .functor XOR 4, L_0000021824e21cd0, L_0000021824f9fe80, C4<0000>, C4<0000>;
v0000021824f94620_0 .net *"_ivl_11", 0 0, L_0000021824f9fac0;  1 drivers
v0000021824f93d60_0 .net *"_ivl_13", 0 0, L_0000021824f9f520;  1 drivers
v0000021824f94d00_0 .net *"_ivl_15", 0 0, L_0000021824f9e260;  1 drivers
v0000021824f94da0_0 .net *"_ivl_16", 0 0, L_0000021824e22130;  1 drivers
v0000021824f93e00_0 .net *"_ivl_18", 0 0, L_0000021824e21f00;  1 drivers
v0000021824f94080_0 .net *"_ivl_23", 0 0, L_0000021824f9ef80;  1 drivers
v0000021824f95020_0 .net *"_ivl_25", 0 0, L_0000021824f9f020;  1 drivers
v0000021824f93ea0_0 .net *"_ivl_27", 0 0, L_0000021824f9fd40;  1 drivers
v0000021824f958e0_0 .net *"_ivl_28", 0 0, L_0000021824e22f30;  1 drivers
v0000021824f94580_0 .net *"_ivl_30", 0 0, L_0000021824e22fa0;  1 drivers
v0000021824f93f40_0 .net *"_ivl_35", 0 0, L_0000021824f9f0c0;  1 drivers
v0000021824f96060_0 .net *"_ivl_37", 0 0, L_0000021824f9f160;  1 drivers
v0000021824f94f80_0 .net *"_ivl_39", 0 0, L_0000021824f9fb60;  1 drivers
v0000021824f94a80_0 .net *"_ivl_40", 0 0, L_0000021824e22600;  1 drivers
v0000021824f943a0_0 .net *"_ivl_42", 0 0, L_0000021824e23010;  1 drivers
v0000021824f953e0_0 .net *"_ivl_48", 0 0, L_0000021824f9f2a0;  1 drivers
v0000021824f946c0_0 .net *"_ivl_50", 0 0, L_0000021824f9f700;  1 drivers
v0000021824f950c0_0 .net *"_ivl_52", 0 0, L_0000021824f9fc00;  1 drivers
v0000021824f95160_0 .net *"_ivl_53", 0 0, L_0000021824e21d40;  1 drivers
v0000021824f94b20_0 .net *"_ivl_55", 0 0, L_0000021824e224b0;  1 drivers
v0000021824f95a20_0 .net *"_ivl_58", 3 0, L_0000021824f9fe80;  1 drivers
v0000021824f94760_0 .net *"_ivl_7", 0 0, L_0000021824e22e50;  1 drivers
v0000021824f95ac0_0 .net "a", 3 0, L_0000021824f9f5c0;  1 drivers
v0000021824f957a0_0 .net "b", 3 0, L_0000021824f9f660;  1 drivers
v0000021824f94800_0 .net "c", 4 0, L_0000021824f9f200;  1 drivers
v0000021824f95480_0 .net "cin", 0 0, L_0000021824f9ec60;  alias, 1 drivers
v0000021824f95b60_0 .net "cout", 0 0, L_0000021824f9ffc0;  alias, 1 drivers
v0000021824f94940_0 .net "g", 3 0, L_0000021824e22de0;  1 drivers
v0000021824f94ee0_0 .net "p", 3 0, L_0000021824e21cd0;  1 drivers
v0000021824f95d40_0 .net "s", 3 0, L_0000021824e23240;  1 drivers
L_0000021824f9fac0 .part L_0000021824e22de0, 0, 1;
L_0000021824f9f520 .part L_0000021824e21cd0, 0, 1;
L_0000021824f9e260 .part L_0000021824f9f200, 0, 1;
L_0000021824f9ef80 .part L_0000021824e22de0, 1, 1;
L_0000021824f9f020 .part L_0000021824e21cd0, 1, 1;
L_0000021824f9fd40 .part L_0000021824f9f200, 1, 1;
L_0000021824f9f0c0 .part L_0000021824e22de0, 2, 1;
L_0000021824f9f160 .part L_0000021824e21cd0, 2, 1;
L_0000021824f9fb60 .part L_0000021824f9f200, 2, 1;
LS_0000021824f9f200_0_0 .concat8 [ 1 1 1 1], L_0000021824e22e50, L_0000021824e21f00, L_0000021824e22fa0, L_0000021824e23010;
LS_0000021824f9f200_0_4 .concat8 [ 1 0 0 0], L_0000021824e224b0;
L_0000021824f9f200 .concat8 [ 4 1 0 0], LS_0000021824f9f200_0_0, LS_0000021824f9f200_0_4;
L_0000021824f9f2a0 .part L_0000021824e22de0, 3, 1;
L_0000021824f9f700 .part L_0000021824e21cd0, 3, 1;
L_0000021824f9fc00 .part L_0000021824f9f200, 3, 1;
L_0000021824f9fe80 .part L_0000021824f9f200, 0, 4;
L_0000021824f9ffc0 .part L_0000021824f9f200, 4, 1;
S_0000021824f81960 .scope module, "bit4_7" "LCA4" 7 18, 7 34 0, S_0000021824f801f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021824e20300 .functor AND 4, L_0000021824f9cfa0, L_0000021824f9cb40, C4<1111>, C4<1111>;
L_0000021824e206f0 .functor XOR 4, L_0000021824f9cfa0, L_0000021824f9cb40, C4<0000>, C4<0000>;
L_0000021824e20df0 .functor BUFZ 1, L_0000021824f9b420, C4<0>, C4<0>, C4<0>;
L_0000021824e21410 .functor AND 1, L_0000021824f9d220, L_0000021824f9b240, C4<1>, C4<1>;
L_0000021824e20060 .functor OR 1, L_0000021824f9c140, L_0000021824e21410, C4<0>, C4<0>;
L_0000021824e20c30 .functor AND 1, L_0000021824f9c0a0, L_0000021824f9d360, C4<1>, C4<1>;
L_0000021824e21950 .functor OR 1, L_0000021824f9c000, L_0000021824e20c30, C4<0>, C4<0>;
L_0000021824e218e0 .functor AND 1, L_0000021824f9d040, L_0000021824f9c820, C4<1>, C4<1>;
L_0000021824e211e0 .functor OR 1, L_0000021824f9c780, L_0000021824e218e0, C4<0>, C4<0>;
L_0000021824e21480 .functor AND 1, L_0000021824f9b4c0, L_0000021824f9bb00, C4<1>, C4<1>;
L_0000021824e20ca0 .functor OR 1, L_0000021824f9cbe0, L_0000021824e21480, C4<0>, C4<0>;
L_0000021824e21020 .functor XOR 4, L_0000021824e206f0, L_0000021824f9d0e0, C4<0000>, C4<0000>;
v0000021824f95200_0 .net *"_ivl_11", 0 0, L_0000021824f9c140;  1 drivers
v0000021824f95c00_0 .net *"_ivl_13", 0 0, L_0000021824f9d220;  1 drivers
v0000021824f95660_0 .net *"_ivl_15", 0 0, L_0000021824f9b240;  1 drivers
v0000021824f95fc0_0 .net *"_ivl_16", 0 0, L_0000021824e21410;  1 drivers
v0000021824f95de0_0 .net *"_ivl_18", 0 0, L_0000021824e20060;  1 drivers
v0000021824f952a0_0 .net *"_ivl_23", 0 0, L_0000021824f9c000;  1 drivers
v0000021824f95520_0 .net *"_ivl_25", 0 0, L_0000021824f9c0a0;  1 drivers
v0000021824f96b00_0 .net *"_ivl_27", 0 0, L_0000021824f9d360;  1 drivers
v0000021824f96420_0 .net *"_ivl_28", 0 0, L_0000021824e20c30;  1 drivers
v0000021824f97640_0 .net *"_ivl_30", 0 0, L_0000021824e21950;  1 drivers
v0000021824f98180_0 .net *"_ivl_35", 0 0, L_0000021824f9c780;  1 drivers
v0000021824f97e60_0 .net *"_ivl_37", 0 0, L_0000021824f9d040;  1 drivers
v0000021824f969c0_0 .net *"_ivl_39", 0 0, L_0000021824f9c820;  1 drivers
v0000021824f964c0_0 .net *"_ivl_40", 0 0, L_0000021824e218e0;  1 drivers
v0000021824f96a60_0 .net *"_ivl_42", 0 0, L_0000021824e211e0;  1 drivers
v0000021824f984a0_0 .net *"_ivl_48", 0 0, L_0000021824f9cbe0;  1 drivers
v0000021824f96920_0 .net *"_ivl_50", 0 0, L_0000021824f9b4c0;  1 drivers
v0000021824f97960_0 .net *"_ivl_52", 0 0, L_0000021824f9bb00;  1 drivers
v0000021824f976e0_0 .net *"_ivl_53", 0 0, L_0000021824e21480;  1 drivers
v0000021824f961a0_0 .net *"_ivl_55", 0 0, L_0000021824e20ca0;  1 drivers
v0000021824f980e0_0 .net *"_ivl_58", 3 0, L_0000021824f9d0e0;  1 drivers
v0000021824f97b40_0 .net *"_ivl_7", 0 0, L_0000021824e20df0;  1 drivers
v0000021824f96ce0_0 .net "a", 3 0, L_0000021824f9cfa0;  1 drivers
v0000021824f96240_0 .net "b", 3 0, L_0000021824f9cb40;  1 drivers
v0000021824f97be0_0 .net "c", 4 0, L_0000021824f9ca00;  1 drivers
v0000021824f98040_0 .net "cin", 0 0, L_0000021824f9b420;  alias, 1 drivers
v0000021824f962e0_0 .net "cout", 0 0, L_0000021824f9bc40;  alias, 1 drivers
v0000021824f98540_0 .net "g", 3 0, L_0000021824e20300;  1 drivers
v0000021824f971e0_0 .net "p", 3 0, L_0000021824e206f0;  1 drivers
v0000021824f967e0_0 .net "s", 3 0, L_0000021824e21020;  1 drivers
L_0000021824f9c140 .part L_0000021824e20300, 0, 1;
L_0000021824f9d220 .part L_0000021824e206f0, 0, 1;
L_0000021824f9b240 .part L_0000021824f9ca00, 0, 1;
L_0000021824f9c000 .part L_0000021824e20300, 1, 1;
L_0000021824f9c0a0 .part L_0000021824e206f0, 1, 1;
L_0000021824f9d360 .part L_0000021824f9ca00, 1, 1;
L_0000021824f9c780 .part L_0000021824e20300, 2, 1;
L_0000021824f9d040 .part L_0000021824e206f0, 2, 1;
L_0000021824f9c820 .part L_0000021824f9ca00, 2, 1;
LS_0000021824f9ca00_0_0 .concat8 [ 1 1 1 1], L_0000021824e20df0, L_0000021824e20060, L_0000021824e21950, L_0000021824e211e0;
LS_0000021824f9ca00_0_4 .concat8 [ 1 0 0 0], L_0000021824e20ca0;
L_0000021824f9ca00 .concat8 [ 4 1 0 0], LS_0000021824f9ca00_0_0, LS_0000021824f9ca00_0_4;
L_0000021824f9cbe0 .part L_0000021824e20300, 3, 1;
L_0000021824f9b4c0 .part L_0000021824e206f0, 3, 1;
L_0000021824f9bb00 .part L_0000021824f9ca00, 3, 1;
L_0000021824f9d0e0 .part L_0000021824f9ca00, 0, 4;
L_0000021824f9bc40 .part L_0000021824f9ca00, 4, 1;
S_0000021824f81af0 .scope module, "bit8_11" "LCA4" 7 19, 7 34 0, S_0000021824f801f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021824e21560 .functor AND 4, L_0000021824f9d7c0, L_0000021824f9cdc0, C4<1111>, C4<1111>;
L_0000021824e200d0 .functor XOR 4, L_0000021824f9d7c0, L_0000021824f9cdc0, C4<0000>, C4<0000>;
L_0000021824e20370 .functor BUFZ 1, L_0000021824f9bc40, C4<0>, C4<0>, C4<0>;
L_0000021824e21640 .functor AND 1, L_0000021824f9c1e0, L_0000021824f9d680, C4<1>, C4<1>;
L_0000021824e20d80 .functor OR 1, L_0000021824f9c8c0, L_0000021824e21640, C4<0>, C4<0>;
L_0000021824e20e60 .functor AND 1, L_0000021824f9cc80, L_0000021824f9ba60, C4<1>, C4<1>;
L_0000021824e20760 .functor OR 1, L_0000021824f9b560, L_0000021824e20e60, C4<0>, C4<0>;
L_0000021824e203e0 .functor AND 1, L_0000021824f9c280, L_0000021824f9b920, C4<1>, C4<1>;
L_0000021824e20ed0 .functor OR 1, L_0000021824f9cd20, L_0000021824e203e0, C4<0>, C4<0>;
L_0000021824e205a0 .functor AND 1, L_0000021824f9bce0, L_0000021824f9b2e0, C4<1>, C4<1>;
L_0000021824e20450 .functor OR 1, L_0000021824f9c320, L_0000021824e205a0, C4<0>, C4<0>;
L_0000021824e20610 .functor XOR 4, L_0000021824e200d0, L_0000021824f9c960, C4<0000>, C4<0000>;
v0000021824f985e0_0 .net *"_ivl_11", 0 0, L_0000021824f9c8c0;  1 drivers
v0000021824f98680_0 .net *"_ivl_13", 0 0, L_0000021824f9c1e0;  1 drivers
v0000021824f970a0_0 .net *"_ivl_15", 0 0, L_0000021824f9d680;  1 drivers
v0000021824f97780_0 .net *"_ivl_16", 0 0, L_0000021824e21640;  1 drivers
v0000021824f97500_0 .net *"_ivl_18", 0 0, L_0000021824e20d80;  1 drivers
v0000021824f96880_0 .net *"_ivl_23", 0 0, L_0000021824f9b560;  1 drivers
v0000021824f96ba0_0 .net *"_ivl_25", 0 0, L_0000021824f9cc80;  1 drivers
v0000021824f97820_0 .net *"_ivl_27", 0 0, L_0000021824f9ba60;  1 drivers
v0000021824f96380_0 .net *"_ivl_28", 0 0, L_0000021824e20e60;  1 drivers
v0000021824f978c0_0 .net *"_ivl_30", 0 0, L_0000021824e20760;  1 drivers
v0000021824f96d80_0 .net *"_ivl_35", 0 0, L_0000021824f9cd20;  1 drivers
v0000021824f96560_0 .net *"_ivl_37", 0 0, L_0000021824f9c280;  1 drivers
v0000021824f98860_0 .net *"_ivl_39", 0 0, L_0000021824f9b920;  1 drivers
v0000021824f97a00_0 .net *"_ivl_40", 0 0, L_0000021824e203e0;  1 drivers
v0000021824f97280_0 .net *"_ivl_42", 0 0, L_0000021824e20ed0;  1 drivers
v0000021824f96100_0 .net *"_ivl_48", 0 0, L_0000021824f9c320;  1 drivers
v0000021824f97c80_0 .net *"_ivl_50", 0 0, L_0000021824f9bce0;  1 drivers
v0000021824f96600_0 .net *"_ivl_52", 0 0, L_0000021824f9b2e0;  1 drivers
v0000021824f97aa0_0 .net *"_ivl_53", 0 0, L_0000021824e205a0;  1 drivers
v0000021824f97d20_0 .net *"_ivl_55", 0 0, L_0000021824e20450;  1 drivers
v0000021824f97320_0 .net *"_ivl_58", 3 0, L_0000021824f9c960;  1 drivers
v0000021824f98220_0 .net *"_ivl_7", 0 0, L_0000021824e20370;  1 drivers
v0000021824f966a0_0 .net "a", 3 0, L_0000021824f9d7c0;  1 drivers
v0000021824f982c0_0 .net "b", 3 0, L_0000021824f9cdc0;  1 drivers
v0000021824f97f00_0 .net "c", 4 0, L_0000021824f9c640;  1 drivers
v0000021824f96740_0 .net "cin", 0 0, L_0000021824f9bc40;  alias, 1 drivers
v0000021824f97dc0_0 .net "cout", 0 0, L_0000021824f9d720;  alias, 1 drivers
v0000021824f96e20_0 .net "g", 3 0, L_0000021824e21560;  1 drivers
v0000021824f96c40_0 .net "p", 3 0, L_0000021824e200d0;  1 drivers
v0000021824f96ec0_0 .net "s", 3 0, L_0000021824e20610;  1 drivers
L_0000021824f9c8c0 .part L_0000021824e21560, 0, 1;
L_0000021824f9c1e0 .part L_0000021824e200d0, 0, 1;
L_0000021824f9d680 .part L_0000021824f9c640, 0, 1;
L_0000021824f9b560 .part L_0000021824e21560, 1, 1;
L_0000021824f9cc80 .part L_0000021824e200d0, 1, 1;
L_0000021824f9ba60 .part L_0000021824f9c640, 1, 1;
L_0000021824f9cd20 .part L_0000021824e21560, 2, 1;
L_0000021824f9c280 .part L_0000021824e200d0, 2, 1;
L_0000021824f9b920 .part L_0000021824f9c640, 2, 1;
LS_0000021824f9c640_0_0 .concat8 [ 1 1 1 1], L_0000021824e20370, L_0000021824e20d80, L_0000021824e20760, L_0000021824e20ed0;
LS_0000021824f9c640_0_4 .concat8 [ 1 0 0 0], L_0000021824e20450;
L_0000021824f9c640 .concat8 [ 4 1 0 0], LS_0000021824f9c640_0_0, LS_0000021824f9c640_0_4;
L_0000021824f9c320 .part L_0000021824e21560, 3, 1;
L_0000021824f9bce0 .part L_0000021824e200d0, 3, 1;
L_0000021824f9b2e0 .part L_0000021824f9c640, 3, 1;
L_0000021824f9c960 .part L_0000021824f9c640, 0, 4;
L_0000021824f9d720 .part L_0000021824f9c640, 4, 1;
S_0000021824f7f570 .scope module, "u_and" "AND" 3 114, 9 1 0, S_0000021824e286a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /OUTPUT 32 "oData";
L_00000218250c6ef0 .functor AND 32, v0000021824f9aca0_0, v0000021824f9ade0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021824f9a840_0 .net "iDataA", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824f9a200_0 .net "iDataB", 31 0, v0000021824f9ade0_0;  alias, 1 drivers
v0000021824f996c0_0 .net "oData", 31 0, L_00000218250c6ef0;  alias, 1 drivers
S_0000021824f7e8f0 .scope module, "u_or" "OR" 3 122, 10 1 0, S_0000021824e286a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /OUTPUT 32 "oData";
L_00000218250c5c90 .functor OR 32, v0000021824f9aca0_0, v0000021824f9ade0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021824f99300_0 .net "iDataA", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824f9a8e0_0 .net "iDataB", 31 0, v0000021824f9ade0_0;  alias, 1 drivers
v0000021824f991c0_0 .net "oData", 31 0, L_00000218250c5c90;  alias, 1 drivers
S_0000021824f7dae0 .scope module, "u_xor" "XOR" 3 130, 11 1 0, S_0000021824e286a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "iDataA";
    .port_info 1 /INPUT 32 "iDataB";
    .port_info 2 /OUTPUT 32 "oData";
L_00000218250c61d0 .functor XOR 32, v0000021824f9aca0_0, v0000021824f9ade0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021824f98c20_0 .net "iDataA", 31 0, v0000021824f9aca0_0;  alias, 1 drivers
v0000021824f99440_0 .net "iDataB", 31 0, v0000021824f9ade0_0;  alias, 1 drivers
v0000021824f998a0_0 .net "oData", 31 0, L_00000218250c61d0;  alias, 1 drivers
    .scope S_0000021824e286a0;
T_1 ;
    %wait E_0000021824de1fa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %load/vec4 v0000021824f98a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0000021824f99c60_0;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0000021824f99a80_0;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0000021824f9b060_0;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0000021824f9a340_0;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000021824f9aa20_0;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0000021824f99a80_0;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0000021824f9a2a0_0;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0000021824f9a160_0;
    %store/vec4 v0000021824f99760_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %load/vec4 v0000021824f99760_0;
    %nor/r;
    %store/vec4 v0000021824f9a480_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021824e29d90;
T_2 ;
    %vpi_call 2 43 "$dumpfile", "alu_sim.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021824e29d90 {0 0 0};
    %vpi_call 2 46 "$display", "--- Starting Comprehensive ALU Tests ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5459020, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5460556, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5460545, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 3221225472, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 83, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1280595295, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1416787301, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21324, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1414881094, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634497381, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5459028, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598973287, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %delay 10000, 0;
    %load/vec4 v0000021824f99e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 114 "$display", "[PASS] Zero Flag: 5 - 5 correctly set oZero" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 116 "$display", "[FAIL] Zero Flag: 5 - 5 did not set oZero" {0 0 0};
T_2.1 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4279876, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20306, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000021824f9aca0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021824f9ade0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021824f99da0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000021824f98fe0_0, 0, 7;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5787474, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021824df76b0_0, 0, 160;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000021824df5630_0, 0, 32;
    %fork TD_ALU_tb.check_result, S_0000021824e26800;
    %join;
    %vpi_call 2 142 "$display", "--- ALU Tests Completed ---" {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "final_ALU_tb.v";
    "ALU.v";
    "sltu.v";
    "comparator.v";
    "slt.v";
    "LCA.v";
    "barrel_shifter.v";
    "AND.v";
    "OR.v";
    "XOR.v";
