// Seed: 2313794846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wand id_7 = id_7 != 1;
  for (id_8 = 1; id_3; id_7 = 1) begin : LABEL_0
    wire id_9;
    wire id_10;
  end
  assign #1 id_5 = ~1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1
);
  wire id_3 = id_3;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
