idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory operations
wr hqm_pf_cfg_i.device_command 0x0
rd hqm_pf_cfg_i.device_command

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x800003ff 0xffffffff 1000


###################################
# Test 2: PM regs
###################################
wr hqm_pf_cfg_i.pm_cap_control_status 0xffffffff
idle 200
rd hqm_pf_cfg_i.pm_cap_control_status 0xb 0xffffffff
wr hqm_pf_cfg_i.pm_cap_control_status 0x55555555
idle 200
rd hqm_pf_cfg_i.pm_cap_control_status 0x9 0xffffffff
wr hqm_pf_cfg_i.pm_cap_control_status 0xaaaaaaaa
idle 200
rd hqm_pf_cfg_i.pm_cap_control_status 0xa 0xffffffff
wr hqm_pf_cfg_i.pm_cap_control_status 0x0
idle 200
rd hqm_pf_cfg_i.pm_cap_control_status 0x0 0xffffffff

idle 200
###################################
rd hqm_pf_cfg_i.vendor_id
runtst init:default sys_init=pf0
idle 50
rd hqm_pf_cfg_i.vendor_id
