#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jul 11 09:34:20 2020
# Process ID: 17396
# Current directory: D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15068 D:\UNAL\semester6\digitali\proyecto\wp2-simulacion-captura-grupo-03\src\project_1.xpr
# Log file: D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/vivado.log
# Journal file: D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 11 09:34:53 2020...
do IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 839.500 ; gain = 172.074
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/VGA_driver0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_addr_in' is not allowed [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_data_in' is not allowed [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_addr_out' is not allowed [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v:91]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_mem' is not allowed [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 873.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xelab -wto c9be66f33b86407ba8487a61a4f46e28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9be66f33b86407ba8487a61a4f46e28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver640x480_default
Compiling module xil_defaultlib.test_cam
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 873.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 878.781 ; gain = 4.805
run 35 ms
run: Time (s): cpu = 00:01:01 ; elapsed = 00:07:18 . Memory (MB): peak = 911.723 ; gain = 24.449
run 35 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 921.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/VGA_driver0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_addr_in' is not allowed [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_data_in' is not allowed [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_addr_out' is not allowed [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v:91]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_mem' is not allowed [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/test_cam.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xelab -wto c9be66f33b86407ba8487a61a4f46e28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9be66f33b86407ba8487a61a4f46e28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver640x480_default
Compiling module xil_defaultlib.test_cam
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 935.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 935.992 ; gain = 0.000
run 35 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 935.992 ; gain = 0.000
run 35 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:07:13 . Memory (MB): peak = 935.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 11 12:29:03 2020...
