

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Sun Oct 27 20:25:52 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.160|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   65|  4832657484|   65|  4832657484|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+
        |             |      Latency     |  Iteration |  Initiation Interval  |    Trip   |          |
        |  Loop Name  | min |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+
        |- Loop 1     |   30|          30|           1|          -|          -|         30|    no    |
        |- Loop 2     |    0|  4832657418| 9 ~ 147481 |          -|          -| 0 ~ 32768 |    no    |
        | + Loop 2.1  |    0|       73735|           9|          -|          -|  0 ~ 8192 |    no    |
        | + Loop 2.2  |    1|           1|           1|          -|          -|          1|    no    |
        | + Loop 2.3  |    0|       73735|           9|          -|          -|  0 ~ 8192 |    no    |
        | + Loop 2.4  |    1|           1|           1|          -|          -|          1|    no    |
        |- Loop 3     |   32|          32|          32|          -|          -|          1|    no    |
        | + Loop 3.1  |   30|          30|           1|          -|          -|         30|    no    |
        +-------------+-----+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|   1484|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    410|
|Register         |        -|      -|     361|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     361|   1894|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+---------------------------------+-----------+
    |              Instance              |              Module             | Expression|
    +------------------------------------+---------------------------------+-----------+
    |network_mul_mul_5ns_16ns_21_1_1_U1  |network_mul_mul_5ns_16ns_21_1_1  |  i0 * i1  |
    |network_mul_mul_5ns_16ns_21_1_1_U2  |network_mul_mul_5ns_16ns_21_1_1  |  i0 * i1  |
    |network_mul_mul_5ns_16ns_21_1_1_U3  |network_mul_mul_5ns_16ns_21_1_1  |  i0 * i1  |
    +------------------------------------+---------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |height_3_1_fu_1397_p2        |     +    |      0|  0|  15|           5|           2|
    |height_3_fu_953_p2           |     +    |      0|  0|  15|           5|           1|
    |phitmp1_fu_1391_p2           |     +    |      0|  0|  12|           3|           1|
    |phitmp2_fu_1443_p2           |     +    |      0|  0|  12|           3|           1|
    |phitmp_fu_947_p2             |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_523_p2               |     +    |      0|  0|  15|           5|           2|
    |tmp2_fu_1013_p2              |     +    |      0|  0|  15|           2|           6|
    |tmp3_fu_569_p2               |     +    |      0|  0|  15|           2|           6|
    |tmp4_fu_1433_p2              |     +    |      0|  0|  28|          21|          21|
    |tmp_20_fu_579_p2             |     +    |      0|  0|  13|          11|          11|
    |tmp_22_fu_593_p2             |     +    |      0|  0|  28|          21|          21|
    |tmp_24_fu_937_p2             |     +    |      0|  0|  28|          21|          21|
    |tmp_49_0_1_fu_632_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_49_0_2_fu_679_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_49_0_3_fu_726_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_49_0_4_fu_768_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_49_0_5_fu_810_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_49_0_6_fu_852_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_49_0_7_fu_894_p2         |     +    |      0|  0|  13|          11|          11|
    |tmp_49_1_1_fu_1076_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_49_1_2_fu_1123_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_49_1_3_fu_1170_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_49_1_4_fu_1212_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_49_1_5_fu_1254_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_49_1_6_fu_1296_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_49_1_7_fu_1338_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_49_1_fu_1023_p2          |     +    |      0|  0|  13|          11|          11|
    |tmp_51_0_1_fu_646_p2         |     +    |      0|  0|  28|          21|          21|
    |tmp_51_0_2_fu_704_p2         |     +    |      0|  0|  28|          21|          21|
    |tmp_51_0_3_fu_740_p2         |     +    |      0|  0|  28|          21|          21|
    |tmp_51_0_4_fu_782_p2         |     +    |      0|  0|  28|          21|          21|
    |tmp_51_0_5_fu_824_p2         |     +    |      0|  0|  28|          21|          21|
    |tmp_51_0_6_fu_866_p2         |     +    |      0|  0|  28|          21|          21|
    |tmp_51_0_7_fu_914_p2         |     +    |      0|  0|  28|          21|          21|
    |tmp_51_1_1_fu_1090_p2        |     +    |      0|  0|  28|          21|          21|
    |tmp_51_1_2_fu_1148_p2        |     +    |      0|  0|  28|          21|          21|
    |tmp_51_1_3_fu_1184_p2        |     +    |      0|  0|  28|          21|          21|
    |tmp_51_1_4_fu_1226_p2        |     +    |      0|  0|  28|          21|          21|
    |tmp_51_1_5_fu_1268_p2        |     +    |      0|  0|  28|          21|          21|
    |tmp_51_1_6_fu_1310_p2        |     +    |      0|  0|  28|          21|          21|
    |tmp_51_1_7_fu_1358_p2        |     +    |      0|  0|  28|          21|          21|
    |tmp_51_1_fu_1037_p2          |     +    |      0|  0|  28|          21|          21|
    |tmp_58_1_fu_1381_p2          |     +    |      0|  0|  28|          21|          21|
    |width_1_fu_498_p2            |     +    |      0|  0|  15|           5|           1|
    |width_2_fu_1427_p2           |     +    |      0|  0|  15|           5|           1|
    |width_3_0_1_cast_fu_661_p2   |     +    |      0|  0|  15|           5|           2|
    |width_3_0_1_fu_655_p2        |     +    |      0|  0|  15|           6|           2|
    |width_3_0_2_cast_fu_693_p2   |     +    |      0|  0|  15|           5|           2|
    |width_3_0_2_fu_713_p2        |     +    |      0|  0|  15|           6|           2|
    |width_3_0_3_fu_749_p2        |     +    |      0|  0|  15|           6|           3|
    |width_3_0_4_fu_791_p2        |     +    |      0|  0|  15|           6|           3|
    |width_3_0_5_fu_833_p2        |     +    |      0|  0|  15|           6|           3|
    |width_3_0_6_fu_875_p2        |     +    |      0|  0|  15|           6|           3|
    |width_3_0_7_fu_908_p2        |     +    |      0|  0|  15|           6|           4|
    |width_3_1_1_cast_fu_1105_p2  |     +    |      0|  0|  15|           5|           2|
    |width_3_1_1_fu_1099_p2       |     +    |      0|  0|  15|           6|           2|
    |width_3_1_2_cast_fu_1137_p2  |     +    |      0|  0|  15|           5|           2|
    |width_3_1_2_fu_1157_p2       |     +    |      0|  0|  15|           6|           2|
    |width_3_1_3_fu_1193_p2       |     +    |      0|  0|  15|           6|           3|
    |width_3_1_4_fu_1235_p2       |     +    |      0|  0|  15|           6|           3|
    |width_3_1_5_fu_1277_p2       |     +    |      0|  0|  15|           6|           3|
    |width_3_1_6_fu_1319_p2       |     +    |      0|  0|  15|           6|           3|
    |width_3_1_7_fu_1352_p2       |     +    |      0|  0|  15|           6|           4|
    |width_3_1_cast_fu_1056_p2    |     +    |      0|  0|  15|           1|           5|
    |width_3_1_fu_1050_p2         |     +    |      0|  0|  15|           1|           6|
    |width_3_cast_fu_612_p2       |     +    |      0|  0|  15|           1|           5|
    |width_3_fu_606_p2            |     +    |      0|  0|  15|           1|           6|
    |tmp5_1_fu_997_p2             |     -    |      0|  0|  13|          11|          11|
    |tmp5_fu_553_p2               |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_492_p2          |   icmp   |      0|  0|  11|           5|           3|
    |exitcond3_fu_931_p2          |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_1411_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_1375_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_1421_p2          |   icmp   |      0|  0|  11|           5|           3|
    |tmp_16_fu_509_p2             |   icmp   |      0|  0|  11|           5|           3|
    |tmp_19_fu_563_p2             |   icmp   |      0|  0|  11|           6|           5|
    |tmp_29_1_fu_959_p2           |   icmp   |      0|  0|  11|           5|           3|
    |tmp_44_0_1_fu_622_p2         |   icmp   |      0|  0|  11|           5|           3|
    |tmp_44_0_2_fu_670_p2         |   icmp   |      0|  0|  11|           5|           3|
    |tmp_44_0_3_fu_698_p2         |   icmp   |      0|  0|  11|           5|           3|
    |tmp_44_0_4_fu_759_p2         |   icmp   |      0|  0|  11|           6|           5|
    |tmp_44_0_5_fu_801_p2         |   icmp   |      0|  0|  11|           6|           5|
    |tmp_44_0_6_fu_843_p2         |   icmp   |      0|  0|  11|           6|           5|
    |tmp_44_0_7_fu_885_p2         |   icmp   |      0|  0|  11|           6|           5|
    |tmp_44_1_1_fu_1066_p2        |   icmp   |      0|  0|  11|           5|           3|
    |tmp_44_1_2_fu_1114_p2        |   icmp   |      0|  0|  11|           5|           3|
    |tmp_44_1_3_fu_1142_p2        |   icmp   |      0|  0|  11|           5|           3|
    |tmp_44_1_4_fu_1203_p2        |   icmp   |      0|  0|  11|           6|           5|
    |tmp_44_1_5_fu_1245_p2        |   icmp   |      0|  0|  11|           6|           5|
    |tmp_44_1_6_fu_1287_p2        |   icmp   |      0|  0|  11|           6|           5|
    |tmp_44_1_7_fu_1329_p2        |   icmp   |      0|  0|  11|           6|           5|
    |tmp_44_1_fu_1007_p2          |   icmp   |      0|  0|  11|           6|           5|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|1484|         862|         778|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  129|         28|    1|         28|
    |height1_reg_407        |    9|          2|    5|         10|
    |height_reg_465         |    9|          2|    3|          6|
    |input_0_address0       |   85|         17|   10|        170|
    |output_r_address0      |  109|         23|   10|        230|
    |output_r_d0            |   15|          3|   16|         48|
    |width3_1_reg_442       |    9|          2|    6|         12|
    |width3_reg_419         |    9|          2|    6|         12|
    |width4_0_in_1_reg_454  |    9|          2|    3|          6|
    |width4_0_in_reg_431    |    9|          2|    3|          6|
    |width6_reg_477         |    9|          2|    5|         10|
    |width_reg_396          |    9|          2|    5|         10|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  410|         87|   73|        548|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  27|   0|   27|          0|
    |height1_reg_407            |   5|   0|    5|          0|
    |height_reg_465             |   3|   0|    3|          0|
    |tmp5_1_reg_1686            |   9|   0|   11|          2|
    |tmp5_reg_1497              |   9|   0|   11|          2|
    |tmp_16_reg_1479            |   1|   0|    1|          0|
    |tmp_17_reg_1483            |  21|   0|   21|          0|
    |tmp_19_reg_1514            |   1|   0|    1|          0|
    |tmp_1_cast_reg_1464        |  16|   0|   21|          5|
    |tmp_1_reg_1523             |   5|   0|    5|          0|
    |tmp_2_reg_1712             |   5|   0|    5|          0|
    |tmp_33_1_reg_1672          |  21|   0|   21|          0|
    |tmp_43_0_1_cast_reg_1534   |   6|   0|   21|         15|
    |tmp_43_0_2_cast_reg_1553   |   6|   0|   21|         15|
    |tmp_43_0_3_cast_reg_1576   |   6|   0|   21|         15|
    |tmp_43_0_4_cast_reg_1591   |   6|   0|   21|         15|
    |tmp_43_0_5_cast_reg_1610   |   6|   0|   21|         15|
    |tmp_43_0_6_cast_reg_1629   |   6|   0|   21|         15|
    |tmp_43_0_7_cast_reg_1643   |   6|   0|   21|         15|
    |tmp_43_1_1_cast_reg_1723   |   6|   0|   21|         15|
    |tmp_43_1_2_cast_reg_1742   |   6|   0|   21|         15|
    |tmp_43_1_3_cast_reg_1765   |   6|   0|   21|         15|
    |tmp_43_1_4_cast_reg_1780   |   6|   0|   21|         15|
    |tmp_43_1_5_cast_reg_1799   |   6|   0|   21|         15|
    |tmp_43_1_6_cast_reg_1818   |   6|   0|   21|         15|
    |tmp_43_1_7_cast_reg_1832   |   6|   0|   21|         15|
    |tmp_43_1_cast_reg_1698     |   6|   0|   21|         15|
    |tmp_43_cast_reg_1509       |   6|   0|   21|         15|
    |tmp_44_0_1_reg_1539        |   1|   0|    1|          0|
    |tmp_44_0_2_reg_1558        |   1|   0|    1|          0|
    |tmp_44_0_3_reg_1567        |   1|   0|    1|          0|
    |tmp_44_0_4_reg_1596        |   1|   0|    1|          0|
    |tmp_44_0_5_reg_1615        |   1|   0|    1|          0|
    |tmp_44_0_6_reg_1634        |   1|   0|    1|          0|
    |tmp_44_1_1_reg_1728        |   1|   0|    1|          0|
    |tmp_44_1_2_reg_1747        |   1|   0|    1|          0|
    |tmp_44_1_3_reg_1756        |   1|   0|    1|          0|
    |tmp_44_1_4_reg_1785        |   1|   0|    1|          0|
    |tmp_44_1_5_reg_1804        |   1|   0|    1|          0|
    |tmp_44_1_6_reg_1823        |   1|   0|    1|          0|
    |tmp_44_1_reg_1703          |   1|   0|    1|          0|
    |tmp_9_reg_1866             |  21|   0|   21|          0|
    |width3_1_reg_442           |   6|   0|    6|          0|
    |width3_reg_419             |   6|   0|    6|          0|
    |width4_0_in_1_reg_454      |   3|   0|    3|          0|
    |width4_0_in_reg_431        |   3|   0|    3|          0|
    |width6_reg_477             |   5|   0|    5|          0|
    |width_3_0_1_cast_reg_1548  |   5|   0|    5|          0|
    |width_3_0_2_reg_1571       |   6|   0|    6|          0|
    |width_3_0_3_reg_1586       |   6|   0|    6|          0|
    |width_3_0_4_reg_1605       |   6|   0|    6|          0|
    |width_3_0_5_reg_1624       |   6|   0|    6|          0|
    |width_3_0_7_reg_1656       |   6|   0|    6|          0|
    |width_3_1_1_cast_reg_1737  |   5|   0|    5|          0|
    |width_3_1_2_reg_1760       |   6|   0|    6|          0|
    |width_3_1_3_reg_1775       |   6|   0|    6|          0|
    |width_3_1_4_reg_1794       |   6|   0|    6|          0|
    |width_3_1_5_reg_1813       |   6|   0|    6|          0|
    |width_3_1_7_reg_1845       |   6|   0|    6|          0|
    |width_3_1_cast_reg_1718    |   5|   0|    5|          0|
    |width_3_cast_reg_1529      |   5|   0|    5|          0|
    |width_reg_396              |   5|   0|    5|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 361|   0|  610|        249|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|input_0_address0   | out |   10|  ap_memory |      input_0      |     array    |
|input_0_ce0        | out |    1|  ap_memory |      input_0      |     array    |
|input_0_q0         |  in |   16|  ap_memory |      input_0      |     array    |
|output_width       |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0  | out |   10|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

