Info: Starting: Create simulation model
Info: qsys-generate F:\project_072_z\DDS_48_v1.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\project_072_z\DDS_48_v1\simulation --family="Arria V" --part=5AGXMA7G4F31C4
Progress: Loading project_072_z/DDS_48_v1.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 18.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DDS_48_v1: Generating DDS_48_v1 "DDS_48_v1" for SIM_VERILOG
Info: nco_ii_0: "DDS_48_v1" instantiated altera_nco_ii "nco_ii_0"
Info: DDS_48_v1: Done "DDS_48_v1" with 2 modules, 38 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=F:\project_072_z\DDS_48_v1\DDS_48_v1.spd --output-directory=F:/project_072_z/DDS_48_v1/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=F:\project_072_z\DDS_48_v1\DDS_48_v1.spd --output-directory=F:/project_072_z/DDS_48_v1/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/project_072_z/DDS_48_v1/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in F:/project_072_z/DDS_48_v1/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in F:/project_072_z/DDS_48_v1/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in F:/project_072_z/DDS_48_v1/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in F:/project_072_z/DDS_48_v1/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/project_072_z/DDS_48_v1/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\project_072_z\DDS_48_v1.qsys --block-symbol-file --output-directory=F:\project_072_z\DDS_48_v1 --family="Arria V" --part=5AGXMA7G4F31C4
Progress: Loading project_072_z/DDS_48_v1.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 18.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\project_072_z\DDS_48_v1.qsys --synthesis=VERILOG --greybox --output-directory=F:\project_072_z\DDS_48_v1\synthesis --family="Arria V" --part=5AGXMA7G4F31C4
Progress: Loading project_072_z/DDS_48_v1.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 18.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DDS_48_v1: Generating DDS_48_v1 "DDS_48_v1" for QUARTUS_SYNTH
Info: nco_ii_0: "DDS_48_v1" instantiated altera_nco_ii "nco_ii_0"
Info: DDS_48_v1: Done "DDS_48_v1" with 2 modules, 21 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
