// Seed: 3101415244
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_6 = 1'b0 ^ 1;
  wire id_7;
  parameter id_8 = 1;
  assign id_7 = 1;
  wire id_9;
  wire id_10;
  supply0 id_11 = -1;
endmodule
module module_1 ();
  id_2 :
  assert property (@(posedge (id_1.id_1)) 1) $display(1);
  tri id_3, id_4;
  wire id_5;
  localparam id_6 = 1 * id_3, id_7 = -1;
  id_8[-1] (
      id_8
  );
  always id_6 <= "" == -1'b0;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_2,
      id_4,
      id_5
  );
  assign id_1 = -1 ==? -1;
endmodule
