TOPLEVEL = JoinReg
MODULE = join_reg_test
VERILOG_SOURCES = $(WORKDIR)/gen/JoinReg.v $(WORKDIR)/gen/DelayElementSim_*.v
include $(shell cocotb-config --makefiles)/Makefile.sim