

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Fri Oct 17 00:26:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  8.546 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       17|  4294967280|  0.145 us|  36.703 sec|   18|  4294967281|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+
        |                                                        |                                              |   Latency (cycles)   |   Latency (absolute)   |     Interval     |                    Pipeline                    |
        |                        Instance                        |                    Module                    |   min   |     max    |    min    |     max    | min |     max    |                      Type                      |
        +--------------------------------------------------------+----------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+
        |grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84  |dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2  |        3|  4294967235|  25.637 ns|  36.703 sec|    2|  4294967234|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99                  |dut_Pipeline_VITIS_LOOP_61_3                  |        2|          33|  10.002 ns|    0.165 us|    1|          32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------+----------------------------------------------+---------+------------+-----------+------------+-----+------------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sz_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %sz" [test_store_stream_to_master.cpp:28]   --->   Operation 14 'read' 'sz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i64 %sz_read" [test_store_stream_to_master.cpp:28]   --->   Operation 15 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.56ns)   --->   "%icmp_ln48 = icmp_ne  i2 %trunc_ln28, i2 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:48->test_store_stream_to_master.cpp:32]   --->   Operation 16 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %sz_read, i32 2, i32 33" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:48->test_store_stream_to_master.cpp:32]   --->   Operation 17 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i1 %icmp_ln48" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:48->test_store_stream_to_master.cpp:32]   --->   Operation 18 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.23ns)   --->   "%nBlks = add i32 %trunc_ln1, i32 %zext_ln48" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:48->test_store_stream_to_master.cpp:32]   --->   Operation 19 'add' 'nBlks' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 20 [1/2] (2.23ns)   --->   "%nBlks = add i32 %trunc_ln1, i32 %zext_ln48" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:48->test_store_stream_to_master.cpp:32]   --->   Operation 20 'add' 'nBlks' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nBlks, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 21 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %nBlks, i32 5, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 22 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 23 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 24 [2/2] (2.23ns)   --->   "%sub_ln49 = sub i32 0, i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 24 'sub' 'sub_ln49' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 25 [1/2] (2.23ns)   --->   "%sub_ln49 = sub i32 0, i32 %nBlks" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 25 'sub' 'sub_ln49' <Predicate = true> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln49, i32 5, i32 31" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 26 'partselect' 'tmp' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i32 %sub_ln49" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 27 'trunc' 'trunc_ln59_1' <Predicate = (tmp_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 28 [1/1] (2.40ns)   --->   "%sub_ln49_1 = sub i27 0, i27 %tmp" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 28 'sub' 'sub_ln49_1' <Predicate = (tmp_3)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %trunc_ln59_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 29 'zext' 'zext_ln59' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (1.78ns)   --->   "%sub_ln59 = sub i6 0, i6 %zext_ln59" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 30 'sub' 'sub_ln59' <Predicate = (tmp_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 31 [1/1] (0.80ns)   --->   "%nBurst = select i1 %tmp_3, i27 %sub_ln49_1, i27 %tmp_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 31 'select' 'nBurst' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i27 %nBurst" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 32 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (2.40ns)   --->   "%icmp_ln51 = icmp_sgt  i27 %tmp_1, i27 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 33 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i27 %nBurst" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 34 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i5 %trunc_ln59" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 35 'zext' 'zext_ln59_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (1.18ns)   --->   "%select_ln59_1 = select i1 %tmp_3, i6 %sub_ln59, i6 %zext_ln59_1" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 36 'select' 'select_ln59_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.40>
ST_8 : Operation 37 [1/1] (2.40ns)   --->   "%empty = icmp_sgt  i27 %nBurst, i27 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 37 'icmp' 'empty' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.76>
ST_9 : Operation 38 [1/1] (0.76ns)   --->   "%empty_14 = select i1 %empty, i26 %trunc_ln49, i26 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:49->test_store_stream_to_master.cpp:32]   --->   Operation 38 'select' 'empty_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.22>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i26.i5, i26 %empty_14, i5 0" [test_store_stream_to_master.cpp:28]   --->   Operation 39 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (2.22ns)   --->   "%call_ln28 = call void @dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2, i31 %tmp_2, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [test_store_stream_to_master.cpp:28]   --->   Operation 40 'call' 'call_ln28' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.81>
ST_11 : Operation 41 [1/2] (3.81ns)   --->   "%call_ln28 = call void @dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2, i31 %tmp_2, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [test_store_stream_to_master.cpp:28]   --->   Operation 41 'call' 'call_ln28' <Predicate = true> <Delay = 3.81> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%cnt_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln51, i5 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 42 'bitconcatenate' 'cnt_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.96ns)   --->   "%select_ln59 = select i1 %icmp_ln51, i9 %cnt_1, i9 0" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 43 'select' 'select_ln59' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.41>
ST_12 : Operation 44 [2/2] (3.41ns)   --->   "%call_ln59 = call void @dut_Pipeline_VITIS_LOOP_61_3, i9 %select_ln59, i6 %select_ln59_1, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 44 'call' 'call_ln59' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 5.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [test_store_stream_to_master.cpp:28]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_s_V_data_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_s_V_keep_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_s_V_strb_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_s_V_last_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mm, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mm"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sz"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sz, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln51 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 0, i1 %in_s_V_last_V, i1 0, i1 0, void @empty_4" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:51->test_store_stream_to_master.cpp:32]   --->   Operation 55 'specaxissidechannel' 'specaxissidechannel_ln51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/2] (5.00ns)   --->   "%call_ln59 = call void @dut_Pipeline_VITIS_LOOP_61_3, i9 %select_ln59, i6 %select_ln59_1, i32 %in_s_V_data_V, i4 %in_s_V_keep_V, i4 %in_s_V_strb_V, i1 %in_s_V_last_V, i32 %mm" [T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/../../../L1/include\xf_data_mover/store_stream_to_master.hpp:59->test_store_stream_to_master.cpp:32]   --->   Operation 56 'call' 'call_ln59' <Predicate = true> <Delay = 5.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [test_store_stream_to_master.cpp:33]   --->   Operation 57 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_s_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_s_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sz_read                  (read               ) [ 00000000000000]
trunc_ln28               (trunc              ) [ 00000000000000]
icmp_ln48                (icmp               ) [ 00100000000000]
trunc_ln1                (partselect         ) [ 00110000000000]
zext_ln48                (zext               ) [ 00010000000000]
nBlks                    (add                ) [ 00001100000000]
tmp_3                    (bitselect          ) [ 00001111000000]
tmp_1                    (partselect         ) [ 00001111000000]
trunc_ln59               (trunc              ) [ 00001111000000]
sub_ln49                 (sub                ) [ 00000000000000]
tmp                      (partselect         ) [ 00000010000000]
trunc_ln59_1             (trunc              ) [ 00000010000000]
sub_ln49_1               (sub                ) [ 00000001000000]
zext_ln59                (zext               ) [ 00000000000000]
sub_ln59                 (sub                ) [ 00000001000000]
nBurst                   (select             ) [ 00000000100000]
trunc_ln49               (trunc              ) [ 00000000110000]
icmp_ln51                (icmp               ) [ 00000000111100]
trunc_ln51               (trunc              ) [ 00000000111100]
zext_ln59_1              (zext               ) [ 00000000000000]
select_ln59_1            (select             ) [ 00000000111111]
empty                    (icmp               ) [ 00000000010000]
empty_14                 (select             ) [ 00000000001000]
tmp_2                    (bitconcatenate     ) [ 00000000000100]
call_ln28                (call               ) [ 00000000000000]
cnt_1                    (bitconcatenate     ) [ 00000000000000]
select_ln59              (select             ) [ 00000000000011]
spectopmodule_ln28       (spectopmodule      ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000]
specaxissidechannel_ln51 (specaxissidechannel) [ 00000000000000]
call_ln59                (call               ) [ 00000000000000]
ret_ln33                 (ret                ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_s_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_s_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_s_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_s_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sz">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sz"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i26.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_VITIS_LOOP_61_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="sz_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sz_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="31" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="4" slack="0"/>
<pin id="89" dir="0" index="4" bw="4" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="32" slack="0"/>
<pin id="92" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/10 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="9" slack="1"/>
<pin id="102" dir="0" index="2" bw="6" slack="5"/>
<pin id="103" dir="0" index="3" bw="32" slack="0"/>
<pin id="104" dir="0" index="4" bw="4" slack="0"/>
<pin id="105" dir="0" index="5" bw="4" slack="0"/>
<pin id="106" dir="0" index="6" bw="1" slack="0"/>
<pin id="107" dir="0" index="7" bw="32" slack="0"/>
<pin id="108" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln28_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln48_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="7" slack="0"/>
<pin id="130" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln48_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nBlks/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="27" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="0" index="3" bw="6" slack="0"/>
<pin id="156" dir="1" index="4" bw="27" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln59_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="27" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln59_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sub_ln49_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="27" slack="1"/>
<pin id="187" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_1/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln59_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_ln59_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="nBurst_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="4"/>
<pin id="200" dir="0" index="1" bw="27" slack="1"/>
<pin id="201" dir="0" index="2" bw="27" slack="4"/>
<pin id="202" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nBurst/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln49_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="27" slack="0"/>
<pin id="205" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln51_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="27" slack="4"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln51_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="27" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln59_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="4"/>
<pin id="218" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln59_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="4"/>
<pin id="221" dir="0" index="1" bw="6" slack="1"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="27" slack="1"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="empty_14_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="26" slack="2"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_14/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="26" slack="1"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="cnt_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="4"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="cnt_1/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln59_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="4"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/11 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln48_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="263" class="1005" name="trunc_ln1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="zext_ln48_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="273" class="1005" name="nBlks_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nBlks "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_3_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="2"/>
<pin id="280" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="27" slack="4"/>
<pin id="286" dir="1" index="1" bw="27" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="trunc_ln59_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="4"/>
<pin id="292" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln59 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="27" slack="1"/>
<pin id="297" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="300" class="1005" name="trunc_ln59_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln59_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="sub_ln49_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="27" slack="1"/>
<pin id="307" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln49_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="sub_ln59_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln59 "/>
</bind>
</comp>

<comp id="315" class="1005" name="nBurst_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="27" slack="1"/>
<pin id="317" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="nBurst "/>
</bind>
</comp>

<comp id="320" class="1005" name="trunc_ln49_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="26" slack="2"/>
<pin id="322" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln51_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="4"/>
<pin id="327" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="330" class="1005" name="trunc_ln51_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="4"/>
<pin id="332" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="335" class="1005" name="select_ln59_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="5"/>
<pin id="337" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="select_ln59_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="empty_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="345" class="1005" name="empty_14_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="26" slack="1"/>
<pin id="347" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="31" slack="1"/>
<pin id="352" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="select_ln59_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="1"/>
<pin id="357" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="99" pin=5"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="99" pin=6"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="99" pin=7"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="78" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="138" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="164"><net_src comp="138" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="165" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="165" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="206"><net_src comp="198" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="198" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="119" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="266"><net_src comp="125" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="271"><net_src comp="135" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="276"><net_src comp="138" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="281"><net_src comp="143" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="287"><net_src comp="151" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="293"><net_src comp="161" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="298"><net_src comp="170" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="303"><net_src comp="180" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="308"><net_src comp="184" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="313"><net_src comp="192" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="318"><net_src comp="198" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="323"><net_src comp="203" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="328"><net_src comp="207" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="333"><net_src comp="212" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="338"><net_src comp="219" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="343"><net_src comp="225" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="348"><net_src comp="230" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="353"><net_src comp="236" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="358"><net_src comp="251" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm | {10 11 12 13 }
 - Input state : 
	Port: dut : in_s_V_data_V | {10 11 12 13 }
	Port: dut : in_s_V_keep_V | {10 11 12 13 }
	Port: dut : in_s_V_strb_V | {10 11 12 13 }
	Port: dut : in_s_V_last_V | {10 11 12 13 }
	Port: dut : sz | {1 }
  - Chain level:
	State 1
		icmp_ln48 : 1
	State 2
		nBlks : 1
	State 3
		tmp_3 : 1
		tmp_1 : 1
		trunc_ln59 : 1
	State 4
	State 5
		tmp : 1
		trunc_ln59_1 : 1
	State 6
		sub_ln59 : 1
	State 7
		trunc_ln49 : 1
		trunc_ln51 : 1
		select_ln59_1 : 1
	State 8
	State 9
	State 10
		call_ln28 : 1
	State 11
		select_ln59 : 1
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84 |    1    |  11.116 |   1015  |   337   |
|          |         grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99         |    0    |    0    |    14   |    41   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                       grp_fu_165                       |    0    |    0    |   148   |    36   |
|    sub   |                    sub_ln49_1_fu_184                   |    0    |    0    |    0    |    34   |
|          |                     sub_ln59_fu_192                    |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    add   |                       grp_fu_138                       |    0    |    0    |   148   |    36   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    icmp_ln48_fu_119                    |    0    |    0    |    0    |    10   |
|   icmp   |                    icmp_ln51_fu_207                    |    0    |    0    |    0    |    34   |
|          |                      empty_fu_225                      |    0    |    0    |    0    |    34   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                      nBurst_fu_198                     |    0    |    0    |    0    |    27   |
|  select  |                  select_ln59_1_fu_219                  |    0    |    0    |    0    |    6    |
|          |                     empty_14_fu_230                    |    0    |    0    |    0    |    26   |
|          |                   select_ln59_fu_251                   |    0    |    0    |    0    |    9    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                   sz_read_read_fu_78                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    trunc_ln28_fu_115                   |    0    |    0    |    0    |    0    |
|          |                    trunc_ln59_fu_161                   |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln59_1_fu_180                  |    0    |    0    |    0    |    0    |
|          |                    trunc_ln49_fu_203                   |    0    |    0    |    0    |    0    |
|          |                    trunc_ln51_fu_212                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    trunc_ln1_fu_125                    |    0    |    0    |    0    |    0    |
|partselect|                      tmp_1_fu_151                      |    0    |    0    |    0    |    0    |
|          |                       tmp_fu_170                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    zext_ln48_fu_135                    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln59_fu_189                    |    0    |    0    |    0    |    0    |
|          |                   zext_ln59_1_fu_216                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                      tmp_3_fu_143                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                      tmp_2_fu_236                      |    0    |    0    |    0    |    0    |
|          |                      cnt_1_fu_244                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    1    |  11.116 |   1325  |   643   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   empty_14_reg_345  |   26   |
|    empty_reg_340    |    1   |
|  icmp_ln48_reg_258  |    1   |
|  icmp_ln51_reg_325  |    1   |
|    nBlks_reg_273    |   32   |
|    nBurst_reg_315   |   27   |
|select_ln59_1_reg_335|    6   |
| select_ln59_reg_355 |    9   |
|  sub_ln49_1_reg_305 |   27   |
|   sub_ln59_reg_310  |    6   |
|    tmp_1_reg_284    |   27   |
|    tmp_2_reg_350    |   31   |
|    tmp_3_reg_278    |    1   |
|     tmp_reg_295     |   27   |
|  trunc_ln1_reg_263  |   32   |
|  trunc_ln49_reg_320 |   26   |
|  trunc_ln51_reg_330 |    4   |
| trunc_ln59_1_reg_300|    5   |
|  trunc_ln59_reg_290 |    5   |
|  zext_ln48_reg_268  |   32   |
+---------------------+--------+
|        Total        |   326  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84 |  p1  |   2  |  31  |   62   ||    0    ||    9    |
|                       grp_fu_138                       |  p1  |   2  |   1  |    2   ||    0    ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                         |      |      |      |   64   ||  3.176  ||    0    ||    18   |
|--------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   11   |  1325  |   643  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   326  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |  1651  |   661  |
+-----------+--------+--------+--------+--------+
