<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: /Users/tom/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0f84071653ba0667a40e15ac6a229550.html">STM32Cube</a></li><li class="navelem"><a class="el" href="dir_80db7915fea7c7de0e354811571b1c7d.html">Repository</a></li><li class="navelem"><a class="el" href="dir_0fa24a489567dc2d6349d65b6ffff4de.html">STM32Cube_FW_F4_V1.23.0</a></li><li class="navelem"><a class="el" href="dir_784311fd0276b8af332f59fe4d99fce8.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_fe2cbb2812831b3a11e2395829c9c017.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_ace31deb7777aa6d090cf68b6ed3635b.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_LL_DMA_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_LL_DMA_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;stm32f4xx.h&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Array used to get the DMA stream register offset versus stream index LL_DMA_STREAM_x */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t STREAM_OFFSET_TAB[] =</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  (uint8_t)(DMA1_Stream0_BASE - DMA1_BASE),</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  (uint8_t)(DMA1_Stream1_BASE - DMA1_BASE),</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  (uint8_t)(DMA1_Stream2_BASE - DMA1_BASE),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  (uint8_t)(DMA1_Stream3_BASE - DMA1_BASE),</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  (uint8_t)(DMA1_Stream4_BASE - DMA1_BASE),</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  (uint8_t)(DMA1_Stream5_BASE - DMA1_BASE),</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  (uint8_t)(DMA1_Stream6_BASE - DMA1_BASE),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  (uint8_t)(DMA1_Stream7_BASE - DMA1_BASE)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html">   94</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;{</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#a517eedf3a0eb108d246698b4f7ce3b8f">   96</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#a517eedf3a0eb108d246698b4f7ce3b8f">PeriphOrM2MSrcAddress</a>;  </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1">  101</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1">MemoryOrM2MDstAddress</a>;  </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#ad89508991878f5c3f6b119f1d0b54921">  106</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#ad89508991878f5c3f6b119f1d0b54921">Direction</a>;              </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#a84ef33772cf716a39401e2fa3fcc3036">  112</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#a84ef33772cf716a39401e2fa3fcc3036">Mode</a>;                   </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#acd1f812f770baeae338416ef253d734c">  119</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#acd1f812f770baeae338416ef253d734c">PeriphOrM2MSrcIncMode</a>;  </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#aa43c8199a76d34f1b0c9e9846ec20d33">  125</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#aa43c8199a76d34f1b0c9e9846ec20d33">MemoryOrM2MDstIncMode</a>;  </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#a9c2d2fb6ee532bb48a3b30a5219ca4ca">  131</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#a9c2d2fb6ee532bb48a3b30a5219ca4ca">PeriphOrM2MSrcDataSize</a>; </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#a8303e5e73cacab61f844c9582e71ba79">  137</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#a8303e5e73cacab61f844c9582e71ba79">MemoryOrM2MDstDataSize</a>; </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#a8b9e9b0e75ae4d5b6a617cd40baeec2e">  143</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#a8b9e9b0e75ae4d5b6a617cd40baeec2e">NbData</a>;                 </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#ab8c907cedcfa64eb97064f96c6e40059">  150</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#ab8c907cedcfa64eb97064f96c6e40059">Channel</a>;                </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#af1616a74d273cc8febdedb25015b9862">  155</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#af1616a74d273cc8febdedb25015b9862">Priority</a>;               </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#ab9b6e9064958c63df91fc786251403a6">  160</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#ab9b6e9064958c63df91fc786251403a6">FIFOMode</a>;               </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#a92f3bb4d53e7391cd49a82601f197251">  167</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#a92f3bb4d53e7391cd49a82601f197251">FIFOThreshold</a>;          </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#ace238a91c4c877ad0404002f36c6b185">  172</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#ace238a91c4c877ad0404002f36c6b185">MemBurst</a>;               </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_l_l___d_m_a___init_type_def.html#a4abf356a17459cc7cefa6363c13ffe20">  180</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___d_m_a___init_type_def.html#a4abf356a17459cc7cefa6363c13ffe20">PeriphBurst</a>;            </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;} <a class="code" href="struct_l_l___d_m_a___init_type_def.html">LL_DMA_InitTypeDef</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_0                   0x00000000U</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_1                   0x00000001U</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_2                   0x00000002U</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_3                   0x00000003U</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_4                   0x00000004U</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_5                   0x00000005U</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_6                   0x00000006U</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_7                   0x00000007U</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define LL_DMA_STREAM_ALL                 0xFFFF0000U</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U               </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_SxCR_DIR_0            </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_SxCR_DIR_1            </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U               </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_SxCR_CIRC             </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define LL_DMA_MODE_PFCTRL                DMA_SxCR_PFCTRL           </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_DISABLE  0x00000000U               </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define LL_DMA_DOUBLEBUFFER_MODE_ENABLE   DMA_SxCR_DBM              </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U               </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_SxCR_PINC             </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U               </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_SxCR_MINC             </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U               </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_SxCR_PSIZE_0          </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_SxCR_PSIZE_1          </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U               </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_SxCR_MSIZE_0          </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_SxCR_MSIZE_1          </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define LL_DMA_OFFSETSIZE_PSIZE           0x00000000U               </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define LL_DMA_OFFSETSIZE_FIXEDTO4        DMA_SxCR_PINCOS           </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U               </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_SxCR_PL_0             </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_SxCR_PL_1             </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_SxCR_PL               </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_0                  0x00000000U                                                </span><span class="comment">/* Select Channel0 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_1                  DMA_SxCR_CHSEL_0                                           </span><span class="comment">/* Select Channel1 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_2                  DMA_SxCR_CHSEL_1                                           </span><span class="comment">/* Select Channel2 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_3                  (DMA_SxCR_CHSEL_0 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel3 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_4                  DMA_SxCR_CHSEL_2                                           </span><span class="comment">/* Select Channel4 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_5                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                      </span><span class="comment">/* Select Channel5 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_6                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                      </span><span class="comment">/* Select Channel6 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define LL_DMA_CHANNEL_7                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)   </span><span class="comment">/* Select Channel7 of DMA Instance */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_SINGLE              0x00000000U                             </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC4                DMA_SxCR_MBURST_0                       </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC8                DMA_SxCR_MBURST_1                       </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define LL_DMA_MBURST_INC16               (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1) </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_SINGLE              0x00000000U                             </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC4                DMA_SxCR_PBURST_0                       </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC8                DMA_SxCR_PBURST_1                       </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define LL_DMA_PBURST_INC16               (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1) </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOMODE_DISABLE           0x00000000U                             </span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOMODE_ENABLE            DMA_SxFCR_DMDIS                         </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_0_25            0x00000000U                             </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_25_50           DMA_SxFCR_FS_0                          </span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_50_75           DMA_SxFCR_FS_1                          </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_75_100          (DMA_SxFCR_FS_1 | DMA_SxFCR_FS_0)       </span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_EMPTY           DMA_SxFCR_FS_2                          </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOSTATUS_FULL            (DMA_SxFCR_FS_2 | DMA_SxFCR_FS_0)       </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_4          0x00000000U                             </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_1_2          DMA_SxFCR_FTH_0                         </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_3_4          DMA_SxFCR_FTH_1                         </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define LL_DMA_FIFOTHRESHOLD_FULL         DMA_SxFCR_FTH                           </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM0          0x00000000U                             </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define LL_DMA_CURRENTTARGETMEM1          DMA_SxCR_CT                             </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__)   \</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) &gt; ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__)   \</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">(((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"> ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"> LL_DMA_STREAM_7)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__)   \</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA1_Stream0 : \</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA1_Stream1 : \</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA2_Stream1 : \</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA1_Stream2 : \</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA2_Stream2 : \</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA1_Stream3 : \</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA2_Stream3 : \</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA1_Stream4 : \</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA2_Stream4 : \</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA1_Stream5 : \</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA2_Stream5 : \</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA1_Stream6 : \</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA2_Stream6 : \</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_7))) ? DMA1_Stream7 : \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"> DMA2_Stream7)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga721e4a887c99ccb441e06cafea61a115">  501</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga721e4a887c99ccb441e06cafea61a115">LL_DMA_EnableStream</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;{</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_EN);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;}</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gadc9c414977384b6d8f7be63caef7080d">  521</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gadc9c414977384b6d8f7be63caef7080d">LL_DMA_DisableStream</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;{</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_EN);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;}</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga441a8d6f3fcef0908678bd9163cc4927">  541</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga441a8d6f3fcef0908678bd9163cc4927">LL_DMA_IsEnabledStream</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;{</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_EN) == (DMA_SxCR_EN));</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;}</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga0c7420962d9b4acffff30db76fe164da">  576</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga0c7420962d9b4acffff30db76fe164da">LL_DMA_ConfigTransfer</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Configuration)</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;{</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR,</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;             DMA_SxCR_DIR | DMA_SxCR_CIRC | DMA_SxCR_PINC | DMA_SxCR_MINC | DMA_SxCR_PSIZE | DMA_SxCR_MSIZE | DMA_SxCR_PL | DMA_SxCR_PFCTRL,</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;             Configuration);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;}</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga79c41176283eb11604b818cdfbbea778">  602</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga79c41176283eb11604b818cdfbbea778">LL_DMA_SetDataTransferDirection</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;{</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_DIR, Direction);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;}</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga7b85ea01032d64e6277aec0a85ddbec7">  625</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga7b85ea01032d64e6277aec0a85ddbec7">LL_DMA_GetDataTransferDirection</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;{</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_DIR));</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;}</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gafc3f96b0de0773cda98edd7cbceae053">  650</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gafc3f96b0de0773cda98edd7cbceae053">LL_DMA_SetMode</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;{</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;}</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gac16fc673c14145be3190049aba102b85">  674</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gac16fc673c14145be3190049aba102b85">LL_DMA_GetMode</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;{</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL));</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;}</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gaf18acea403163fc37f6a0b5bca73b0a5">  697</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gaf18acea403163fc37f6a0b5bca73b0a5">LL_DMA_SetPeriphIncMode</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;{</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PINC, IncrementMode);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gaf30667fcf612a2b4449ebd28f979fb25">  719</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gaf30667fcf612a2b4449ebd28f979fb25">LL_DMA_GetPeriphIncMode</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;{</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PINC));</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;}</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga05026691c1310519124ab536e6d4b50d">  742</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga05026691c1310519124ab536e6d4b50d">LL_DMA_SetMemoryIncMode</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_MINC, IncrementMode);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;}</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gae9da294497800798e57eccccb81f58be">  764</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gae9da294497800798e57eccccb81f58be">LL_DMA_GetMemoryIncMode</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;{</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_MINC));</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;}</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga7ffabdea39aab7e7dbb82f27df496ad4">  788</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga7ffabdea39aab7e7dbb82f27df496ad4">LL_DMA_SetPeriphSize</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;{</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PSIZE, Size);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gac7e8ae12446881258568a7790ccba69e">  811</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gac7e8ae12446881258568a7790ccba69e">LL_DMA_GetPeriphSize</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;{</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PSIZE));</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;}</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gac4ad75a9a0c55cf2bb4bb816521ec313">  835</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gac4ad75a9a0c55cf2bb4bb816521ec313">LL_DMA_SetMemorySize</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;{</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_MSIZE, Size);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;}</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga9dc848db6c04c3f8a5b6a551f20e3a7d">  858</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga9dc848db6c04c3f8a5b6a551f20e3a7d">LL_DMA_GetMemorySize</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;{</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_MSIZE));</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;}</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga843800203806689ddd652b4e7d8ae70b">  881</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga843800203806689ddd652b4e7d8ae70b">LL_DMA_SetIncOffsetSize</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t OffsetSize)</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;{</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PINCOS, OffsetSize);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gaa264c296b151bf924bc061a02867da92">  903</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gaa264c296b151bf924bc061a02867da92">LL_DMA_GetIncOffsetSize</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;{</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PINCOS));</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;}</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gacddeebd0c86bff8a60b835d324c5465f">  928</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gacddeebd0c86bff8a60b835d324c5465f">LL_DMA_SetStreamPriorityLevel</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;{</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PL, Priority);</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;}</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gab5aecd177a07877739642acec49a2681">  952</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gab5aecd177a07877739642acec49a2681">LL_DMA_GetStreamPriorityLevel</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;{</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PL));</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gaca4fed2bfe8cc5b121cdb938e58309a2">  975</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gaca4fed2bfe8cc5b121cdb938e58309a2">LL_DMA_SetDataLength</a>(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;{</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;NDTR, DMA_SxNDT, NbData);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;}</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga75aa89b9fa430665c43e75833ec129b4">  997</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga75aa89b9fa430665c43e75833ec129b4">LL_DMA_GetDataLength</a>(DMA_TypeDef* DMAx, uint32_t Stream)</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;{</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;NDTR, DMA_SxNDT));</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;}</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga87ab01e8a5c27250d70e5ccfe67d2f54"> 1026</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga87ab01e8a5c27250d70e5ccfe67d2f54">LL_DMA_SetChannelSelection</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;{</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_CHSEL, Channel);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;}</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga57add0cb5164fec59285b6fec80fb950"> 1054</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga57add0cb5164fec59285b6fec80fb950">LL_DMA_GetChannelSelection</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;{</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_CHSEL));</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;}</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga41c4be91af7ae077d9dfc190a0554c40"> 1079</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga41c4be91af7ae077d9dfc190a0554c40">LL_DMA_SetMemoryBurstxfer</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mburst)</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;{</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_MBURST, Mburst);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;}</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga84015fbdb6e3aab3968ec6b973098a11"> 1103</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga84015fbdb6e3aab3968ec6b973098a11">LL_DMA_GetMemoryBurstxfer</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;{</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_MBURST));</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;}</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga67698acc70a85f7dfc82d3acb5ba4152"> 1128</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga67698acc70a85f7dfc82d3acb5ba4152">LL_DMA_SetPeriphBurstxfer</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Pburst)</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;{</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PBURST, Pburst);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;}</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gab0217e5a2f99d81d8bd2cf7da1262d04"> 1152</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gab0217e5a2f99d81d8bd2cf7da1262d04">LL_DMA_GetPeriphBurstxfer</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;{</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_PBURST));</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;}</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gafbd4a8abd968e672c4746633a10ec1ac"> 1175</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gafbd4a8abd968e672c4746633a10ec1ac">LL_DMA_SetCurrentTargetMem</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t CurrentMemory)</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;{</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_CT, CurrentMemory);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;}</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga0752e6b3ff5f36144517a4fdc948675a"> 1197</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga0752e6b3ff5f36144517a4fdc948675a">LL_DMA_GetCurrentTargetMem</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;{</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_CT));</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;}</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga54624c8217b505c4cca5f2d824b383c6"> 1217</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga54624c8217b505c4cca5f2d824b383c6">LL_DMA_EnableDoubleBufferMode</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;{</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_DBM);</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;}</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga5591177e33dc46862e7ce28cd2fb5a9c"> 1237</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga5591177e33dc46862e7ce28cd2fb5a9c">LL_DMA_DisableDoubleBufferMode</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;{</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_DBM);</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;}</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga57c55882300deb2fe3cc45149227e5f0"> 1263</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga57c55882300deb2fe3cc45149227e5f0">LL_DMA_GetFIFOStatus</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;{</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_FS));</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;}</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga58f592fbc999e1707aa2e3709c704bcc"> 1283</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga58f592fbc999e1707aa2e3709c704bcc">LL_DMA_DisableFifoMode</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;{</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_DMDIS);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;}</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga3bdbbef8b81a467e21f558c02d3a29f2"> 1303</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga3bdbbef8b81a467e21f558c02d3a29f2">LL_DMA_EnableFifoMode</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;{</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_DMDIS);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;}</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gaeca2b391fab53bd8675ad58213208d8b"> 1328</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gaeca2b391fab53bd8675ad58213208d8b">LL_DMA_SetFIFOThreshold</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Threshold)</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;{</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_FTH, Threshold);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;}</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga0318e0619e7f9a4c264ff0d78533d528"> 1352</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga0318e0619e7f9a4c264ff0d78533d528">LL_DMA_GetFIFOThreshold</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;{</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_FTH));</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;}</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gafab2360de7dd2114325e1d35a94ceef2"> 1381</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gafab2360de7dd2114325e1d35a94ceef2">LL_DMA_ConfigFifo</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold)</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;{</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_FTH|DMA_SxFCR_DMDIS, FifoMode|FifoThreshold);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;}</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga38ae844aac87225d19066d97421a2dea"> 1409</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga38ae844aac87225d19066d97421a2dea">LL_DMA_ConfigAddresses</a>(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;{</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="comment">/* Direction Memory to Periph */</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  {</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, SrcAddress);</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, DstAddress);</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  }</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  {</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, SrcAddress);</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, DstAddress);</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  }</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;}</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gaeec4c9238d597597709eb90d1c50da1b"> 1443</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gaeec4c9238d597597709eb90d1c50da1b">LL_DMA_SetMemoryAddress</a>(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;{</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, MemoryAddress);</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;}</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga08dddee582d8d6601f0c3073f34689b6"> 1466</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga08dddee582d8d6601f0c3073f34689b6">LL_DMA_SetPeriphAddress</a>(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;{</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, PeriphAddress);</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;}</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga3dad88e97aa0f182e088d2345e231eec"> 1487</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga3dad88e97aa0f182e088d2345e231eec">LL_DMA_GetMemoryAddress</a>(DMA_TypeDef* DMAx, uint32_t Stream)</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;{</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR));</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;}</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga5e235dc96dffd9c2aec02681a10589d9"> 1508</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga5e235dc96dffd9c2aec02681a10589d9">LL_DMA_GetPeriphAddress</a>(DMA_TypeDef* DMAx, uint32_t Stream)</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;{</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keywordflow">return</span> (READ_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR));</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;}</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga571ac7e041332380724cb9d5cebbe05e"> 1531</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga571ac7e041332380724cb9d5cebbe05e">LL_DMA_SetM2MSrcAddress</a>(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;{</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR, MemoryAddress);</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;}</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gabfa14a85d7db83b070137415ca3504ad"> 1554</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gabfa14a85d7db83b070137415ca3504ad">LL_DMA_SetM2MDstAddress</a>(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  {</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR, MemoryAddress);</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  }</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gab6aae73217f3d551f337311657b27964"> 1575</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gab6aae73217f3d551f337311657b27964">LL_DMA_GetM2MSrcAddress</a>(DMA_TypeDef* DMAx, uint32_t Stream)</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  {</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;   <span class="keywordflow">return</span> (READ_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;PAR));</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  }</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gaa4c63763d869d05dc6139b1e47737e03"> 1596</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gaa4c63763d869d05dc6139b1e47737e03">LL_DMA_GetM2MDstAddress</a>(DMA_TypeDef* DMAx, uint32_t Stream)</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;{</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160; <span class="keywordflow">return</span> (READ_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M0AR));</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;}</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#ga0bee64e8d4dc627946c83e5b4f9ca7ce"> 1617</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#ga0bee64e8d4dc627946c83e5b4f9ca7ce">LL_DMA_SetMemory1Address</a>(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Address)</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;{</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M1AR, DMA_SxM1AR_M1A, Address);</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___configuration.html#gaa0b9f33f0a457da784b543f62ef2dc5b"> 1637</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___configuration.html#gaa0b9f33f0a457da784b543f62ef2dc5b">LL_DMA_GetMemory1Address</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;{</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <span class="keywordflow">return</span> (((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;M1AR);</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;}</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga394bb5e27f116671c481faa2bac424e4"> 1656</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga394bb5e27f116671c481faa2bac424e4">LL_DMA_IsActiveFlag_HT0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;{</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_HTIF0)==(DMA_LISR_HTIF0));</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;}</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02"> 1667</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;{</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_HTIF1)==(DMA_LISR_HTIF1));</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;}</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2"> 1678</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;{</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_HTIF2)==(DMA_LISR_HTIF2));</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;}</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381"> 1689</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;{</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_HTIF3)==(DMA_LISR_HTIF3));</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;}</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f"> 1700</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;{</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_HTIF4)==(DMA_HISR_HTIF4));</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;}</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e"> 1711</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;{</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_HTIF5)==(DMA_HISR_HTIF5));</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;}</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11"> 1722</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;{</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_HTIF6)==(DMA_HISR_HTIF6));</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;}</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611"> 1733</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;{</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_HTIF7)==(DMA_HISR_HTIF7));</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;} </div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaee2ad82bf3bbac3a2cd3c45360f63710"> 1744</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaee2ad82bf3bbac3a2cd3c45360f63710">LL_DMA_IsActiveFlag_TC0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;{</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_TCIF0)==(DMA_LISR_TCIF0));</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;}</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607"> 1755</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;{</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_TCIF1)==(DMA_LISR_TCIF1));</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;}</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d"> 1766</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;{</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_TCIF2)==(DMA_LISR_TCIF2));</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;}</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6"> 1777</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;{</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3));</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;}</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305"> 1788</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;{</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_TCIF4)==(DMA_HISR_TCIF4));</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;}</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9"> 1799</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;{</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;}</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35"> 1810</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;{</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;}</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b"> 1821</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;{</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_TCIF7)==(DMA_HISR_TCIF7));</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;} </div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2f0bee32cee2e3ba6b9879b767459865"> 1832</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2f0bee32cee2e3ba6b9879b767459865">LL_DMA_IsActiveFlag_TE0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;{</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_TEIF0)==(DMA_LISR_TEIF0));</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;}</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793"> 1843</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;{</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_TEIF1)==(DMA_LISR_TEIF1));</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;}</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc"> 1854</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;{</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_TEIF2)==(DMA_LISR_TEIF2));</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;}</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959"> 1865</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;{</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_TEIF3)==(DMA_LISR_TEIF3));</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;}</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0"> 1876</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;{</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_TEIF4)==(DMA_HISR_TEIF4));</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;}</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e"> 1887</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;{</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_TEIF5)==(DMA_HISR_TEIF5));</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;}</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945"> 1898</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;{</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_TEIF6)==(DMA_HISR_TEIF6));</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;}</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e"> 1909</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;{</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_TEIF7)==(DMA_HISR_TEIF7));</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;} </div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab471fc515bc6ea85f138f00d8f9e4c4c"> 1920</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab471fc515bc6ea85f138f00d8f9e4c4c">LL_DMA_IsActiveFlag_DME0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;{</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_DMEIF0)==(DMA_LISR_DMEIF0));</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;}</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2b7bdfdc7a385a1d2ce61a2059ebf691"> 1931</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2b7bdfdc7a385a1d2ce61a2059ebf691">LL_DMA_IsActiveFlag_DME1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;{</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_DMEIF1)==(DMA_LISR_DMEIF1));</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;}</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4e80ae91d08790e163dd3a87ba4c9816"> 1942</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4e80ae91d08790e163dd3a87ba4c9816">LL_DMA_IsActiveFlag_DME2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;{</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_DMEIF2)==(DMA_LISR_DMEIF2));</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;}</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga177e5a3908cec466c436af55461900a9"> 1953</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga177e5a3908cec466c436af55461900a9">LL_DMA_IsActiveFlag_DME3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;{</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_DMEIF3)==(DMA_LISR_DMEIF3));</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;}</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5c11c56599ca2f961216fc16120ceba7"> 1964</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5c11c56599ca2f961216fc16120ceba7">LL_DMA_IsActiveFlag_DME4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;{</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_DMEIF4)==(DMA_HISR_DMEIF4));</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;}</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf846116f6db33c53dabe09694e9ccd0a"> 1975</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf846116f6db33c53dabe09694e9ccd0a">LL_DMA_IsActiveFlag_DME5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;{</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_DMEIF5)==(DMA_HISR_DMEIF5));</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;}</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"> 1986</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d">LL_DMA_IsActiveFlag_DME6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;{</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_DMEIF6)==(DMA_HISR_DMEIF6));</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;}</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9269fed110bc103214407452ee2b959a"> 1997</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9269fed110bc103214407452ee2b959a">LL_DMA_IsActiveFlag_DME7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;{</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_DMEIF7)==(DMA_HISR_DMEIF7));</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;}</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaed8845e6a918160a146115eab27210d4"> 2008</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaed8845e6a918160a146115eab27210d4">LL_DMA_IsActiveFlag_FE0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;{</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_FEIF0)==(DMA_LISR_FEIF0));</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;}</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3f034f956032fa846d65fc8b5eea4a14"> 2019</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3f034f956032fa846d65fc8b5eea4a14">LL_DMA_IsActiveFlag_FE1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;{</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_FEIF1)==(DMA_LISR_FEIF1));</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;}</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga86fe134c5c45c4a4fa61fdf83924b2e2"> 2030</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga86fe134c5c45c4a4fa61fdf83924b2e2">LL_DMA_IsActiveFlag_FE2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;{</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_FEIF2)==(DMA_LISR_FEIF2));</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;}</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae17bf5f43977f70ad2dc596af2f9c926"> 2041</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae17bf5f43977f70ad2dc596af2f9c926">LL_DMA_IsActiveFlag_FE3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;{</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;LISR ,DMA_LISR_FEIF3)==(DMA_LISR_FEIF3));</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;}</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga62368e245ed25e7a12fbe91ee26cc157"> 2052</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga62368e245ed25e7a12fbe91ee26cc157">LL_DMA_IsActiveFlag_FE4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;{</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_FEIF4)==(DMA_HISR_FEIF4));</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;}</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4fd21ec5f9d11e3e1464657d52e27e69"> 2063</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4fd21ec5f9d11e3e1464657d52e27e69">LL_DMA_IsActiveFlag_FE5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;{</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_FEIF5)==(DMA_HISR_FEIF5));</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;}</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fee59ca7c6675a44003438bc0936b92"> 2074</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fee59ca7c6675a44003438bc0936b92">LL_DMA_IsActiveFlag_FE6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;{</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_FEIF6)==(DMA_HISR_FEIF6));</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;}</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga21bbe9739fafd19a9611bc0856c93d58"> 2085</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga21bbe9739fafd19a9611bc0856c93d58">LL_DMA_IsActiveFlag_FE7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;{</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;HISR ,DMA_HISR_FEIF7)==(DMA_HISR_FEIF7));</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;}</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6ba913c55764ed0a0ed7c7fd0d35df6"> 2096</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6ba913c55764ed0a0ed7c7fd0d35df6">LL_DMA_ClearFlag_HT0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;{</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CHTIF0);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;}</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a"> 2107</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;{</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CHTIF1);</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;}</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425"> 2118</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;{</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CHTIF2);</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;}</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac"> 2129</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;{</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CHTIF3);</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;}</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577"> 2140</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;{</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CHTIF4);</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;}</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;</div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43"> 2151</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;{</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CHTIF5);</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;}</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433"> 2162</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;{</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CHTIF6);</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;}</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52"> 2173</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;{</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CHTIF7);</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;}</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga7e1e17f0e8b88b6d62d79f0f38cd8491"> 2184</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga7e1e17f0e8b88b6d62d79f0f38cd8491">LL_DMA_ClearFlag_TC0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;{</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CTCIF0);</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;}</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2"> 2195</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;{</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CTCIF1);</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;}</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306"> 2206</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;{</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CTCIF2);</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;}</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7"> 2217</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;{</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CTCIF3);</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;}</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56"> 2228</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;{</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CTCIF4);</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;}</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213"> 2239</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;{</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CTCIF5);</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;}</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d"> 2250</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;{</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CTCIF6);</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;}</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a"> 2261</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;{</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CTCIF7);</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;}</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga78138b47c6436807bc76b8127470c562"> 2272</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga78138b47c6436807bc76b8127470c562">LL_DMA_ClearFlag_TE0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;{</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CTEIF0);</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;}</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f"> 2283</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;{</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CTEIF1);</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;}</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66"> 2294</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;{</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CTEIF2);</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;}</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;</div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb"> 2305</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;{</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CTEIF3);</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;}</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;</div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24"> 2316</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;{</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CTEIF4);</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;}</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514"> 2327</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;{</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CTEIF5);</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;}</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02"> 2338</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;{</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CTEIF6);</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;}</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624"> 2349</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;{</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CTEIF7);</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;}</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac370a0647277a63691c6abde21b8de71"> 2360</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac370a0647277a63691c6abde21b8de71">LL_DMA_ClearFlag_DME0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;{</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CDMEIF0);</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;}</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8222d29b679424dcb4785da6c78f08e7"> 2371</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8222d29b679424dcb4785da6c78f08e7">LL_DMA_ClearFlag_DME1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;{</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CDMEIF1);</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;}</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaabaaf7b41b76d1039b0de7af2a3eefaf"> 2382</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaabaaf7b41b76d1039b0de7af2a3eefaf">LL_DMA_ClearFlag_DME2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;{</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CDMEIF2);</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;}</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;</div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac1452fca0c03a3891771051cd232ec47"> 2393</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac1452fca0c03a3891771051cd232ec47">LL_DMA_ClearFlag_DME3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;{</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CDMEIF3);</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;}</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;</div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga44db80a834caabf670bb8a24acf71677"> 2404</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga44db80a834caabf670bb8a24acf71677">LL_DMA_ClearFlag_DME4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;{</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CDMEIF4);</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;}</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb0d16464c57c661d4f95f7cf18f35bc"> 2415</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb0d16464c57c661d4f95f7cf18f35bc">LL_DMA_ClearFlag_DME5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;{</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CDMEIF5);</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;}</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2d5e105278dfaa24c0382d7508a9b9af"> 2426</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2d5e105278dfaa24c0382d7508a9b9af">LL_DMA_ClearFlag_DME6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;{</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CDMEIF6);</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;}</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4abcb27fc68c09368b09348fe345c741"> 2437</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4abcb27fc68c09368b09348fe345c741">LL_DMA_ClearFlag_DME7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;{</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CDMEIF7);</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;}</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gade24e88f01f9e0910cd084e44d41c5a0"> 2448</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gade24e88f01f9e0910cd084e44d41c5a0">LL_DMA_ClearFlag_FE0</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;{</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CFEIF0);</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;}</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga597433f39efea0e19212b17d55e229ba"> 2459</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga597433f39efea0e19212b17d55e229ba">LL_DMA_ClearFlag_FE1</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;{</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CFEIF1);</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;}</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga254b8f8365d5e61ca0c0d0d019ddb8c1"> 2470</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga254b8f8365d5e61ca0c0d0d019ddb8c1">LL_DMA_ClearFlag_FE2</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;{</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CFEIF2);</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;}</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5a1f0a24cf18df586b23f370b82f20e1"> 2481</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5a1f0a24cf18df586b23f370b82f20e1">LL_DMA_ClearFlag_FE3</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;{</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  WRITE_REG(DMAx-&gt;LIFCR , DMA_LIFCR_CFEIF3);</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;}</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad9993c5abb8b21b0fb622d8e097e777d"> 2492</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad9993c5abb8b21b0fb622d8e097e777d">LL_DMA_ClearFlag_FE4</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;{</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CFEIF4);</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;}</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga59d8e7228e4fc48afdda1d74e7fd784c"> 2503</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga59d8e7228e4fc48afdda1d74e7fd784c">LL_DMA_ClearFlag_FE5</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;{</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CFEIF5);</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;}</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga12e7e2c9c271e9dcbbee8bfe3e142aa1"> 2514</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga12e7e2c9c271e9dcbbee8bfe3e142aa1">LL_DMA_ClearFlag_FE6</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;{</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CFEIF6);</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;}</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;</div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad3e05a2f4393f084190cc1d11693bdfe"> 2525</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad3e05a2f4393f084190cc1d11693bdfe">LL_DMA_ClearFlag_FE7</a>(DMA_TypeDef *DMAx)</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;{</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;  WRITE_REG(DMAx-&gt;HIFCR , DMA_HIFCR_CFEIF7);</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;}</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#ga5c8835ce7c849d45a6ec95aaf923dfd8"> 2553</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#ga5c8835ce7c849d45a6ec95aaf923dfd8">LL_DMA_EnableIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;{</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_HTIE);</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;}</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#ga7f60cffbabfcfedb2fafe64e00618246"> 2573</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#ga7f60cffbabfcfedb2fafe64e00618246">LL_DMA_EnableIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;{</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_TEIE);</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;}</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gae26ee0a10259fdb3a637085084b18009"> 2593</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gae26ee0a10259fdb3a637085084b18009">LL_DMA_EnableIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;{</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_TCIE);</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;}</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gad463406ef57a044fea8fed6171da74d1"> 2613</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gad463406ef57a044fea8fed6171da74d1">LL_DMA_EnableIT_DME</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;{</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_DMEIE);</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;}</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;</div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#ga8a8ba3ba58794ccc3cd2f560cc12b494"> 2633</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#ga8a8ba3ba58794ccc3cd2f560cc12b494">LL_DMA_EnableIT_FE</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;{</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_FEIE);</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;}</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gad2d1c2a2e59ef65045dbe96111f75e74"> 2653</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gad2d1c2a2e59ef65045dbe96111f75e74">LL_DMA_DisableIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;{</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_HTIE);</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;}</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gab870db121cdb4d430c7820cd1696c053"> 2673</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gab870db121cdb4d430c7820cd1696c053">LL_DMA_DisableIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;{</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_TEIE);</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;}</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#ga2ad798a29bbec0621b76052bbe8049f0"> 2693</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#ga2ad798a29bbec0621b76052bbe8049f0">LL_DMA_DisableIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;{</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_TCIE);</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;}</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#ga277e74586b3df2b6b495e654ef25d600"> 2713</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#ga277e74586b3df2b6b495e654ef25d600">LL_DMA_DisableIT_DME</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;{</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_DMEIE);</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;}</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#ga7e568345ceddc659e70272b132123881"> 2733</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#ga7e568345ceddc659e70272b132123881">LL_DMA_DisableIT_FE</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;{</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_FEIE);</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;}</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;</div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gacf945e0a885233266715426337eabe4d"> 2753</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gacf945e0a885233266715426337eabe4d">LL_DMA_IsEnabledIT_HT</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;{</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_HTIE) == DMA_SxCR_HTIE);</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;}</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gaa8cf80be7af402b4e9e0639a4ab073b4"> 2773</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gaa8cf80be7af402b4e9e0639a4ab073b4">LL_DMA_IsEnabledIT_TE</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;{</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_TEIE) == DMA_SxCR_TEIE);</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;}</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gab8162151e994163806ec2306edd60fa0"> 2793</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gab8162151e994163806ec2306edd60fa0">LL_DMA_IsEnabledIT_TC</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;{</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_TCIE) == DMA_SxCR_TCIE);</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;}</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;</div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gaffd2afbb1b778bbbb0f336b353c7b7f3"> 2813</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gaffd2afbb1b778bbbb0f336b353c7b7f3">LL_DMA_IsEnabledIT_DME</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;{</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;CR, DMA_SxCR_DMEIE) == DMA_SxCR_DMEIE);</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;}</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___d_m_a___l_l___e_f___i_t___management.html#gaf75d27b901dbc39aff5dc253f02229b7"> 2833</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___d_m_a___l_l___e_f___i_t___management.html#gaf75d27b901dbc39aff5dc253f02229b7">LL_DMA_IsEnabledIT_FE</a>(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;{</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-&gt;FCR, DMA_SxFCR_FEIE) == DMA_SxFCR_FEIE);</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;}</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Stream, <a class="code" href="struct_l_l___d_m_a___init_type_def.html">LL_DMA_InitTypeDef</a> *DMA_InitStruct);</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;uint32_t LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Stream);</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="keywordtype">void</span> LL_DMA_StructInit(<a class="code" href="struct_l_l___d_m_a___init_type_def.html">LL_DMA_InitTypeDef</a> *DMA_InitStruct);</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;}</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_DMA_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga5591177e33dc46862e7ce28cd2fb5a9c"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga5591177e33dc46862e7ce28cd2fb5a9c">LL_DMA_DisableDoubleBufferMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableDoubleBufferMode(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Disable the double buffer mode. @rmtoll CR DBM LL_DMA_DisableDoubleBufferMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1237</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_ga277e74586b3df2b6b495e654ef25d600"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#ga277e74586b3df2b6b495e654ef25d600">LL_DMA_DisableIT_DME</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableIT_DME(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Disable Direct mode error interrupt. @rmtoll CR DMEIE LL_DMA_DisableIT_DME.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2713</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gac3432b38de4496ea4477c2d9e65ddbf0"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 4 transfer error flag. @rmtoll HISR TEIF4 LL_DMA_IsActiveFlag_TE4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1876</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga3fb16e832559d5c3b4216b410c1e2305"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 4 transfer complete flag. @rmtoll HISR TCIF4 LL_DMA_IsActiveFlag_TC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1788</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gad3e05a2f4393f084190cc1d11693bdfe"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad3e05a2f4393f084190cc1d11693bdfe">LL_DMA_ClearFlag_FE7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_FE7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 7 FIFO error flag. @rmtoll HIFCR CFEIF7 LL_DMA_ClearFlag_FE7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2525</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga5ded677164982bf81ef1268207d87793"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 1 transfer error flag. @rmtoll LISR TEIF1 LL_DMA_IsActiveFlag_TE1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1843</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga0e73a912871070c3dd17cad9cc0a8381"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 3 half transfer flag. @rmtoll LISR HTIF3 LL_DMA_IsActiveFlag_HT3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1689</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga4a399deba27a6425f8c0bef8f0d87514"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 5 transfer error flag. @rmtoll HIFCR CTEIF5 LL_DMA_ClearFlag_TE5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2327</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gab471fc515bc6ea85f138f00d8f9e4c4c"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab471fc515bc6ea85f138f00d8f9e4c4c">LL_DMA_IsActiveFlag_DME0</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 0 direct mode error flag. @rmtoll LISR DMEIF0 LL_DMA_IsActiveFlag_DME0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1920</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga0752e6b3ff5f36144517a4fdc948675a"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga0752e6b3ff5f36144517a4fdc948675a">LL_DMA_GetCurrentTargetMem</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetCurrentTargetMem(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Set Current target (only in double buffer mode) to Memory 1 or Memory 0. @rmtoll CR CT LL_DMA_GetCurr...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1197</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gafab2360de7dd2114325e1d35a94ceef2"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gafab2360de7dd2114325e1d35a94ceef2">LL_DMA_ConfigFifo</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ConfigFifo(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold)</div><div class="ttdoc">Configure the FIFO . @rmtoll FCR FTH LL_DMA_ConfigFifo  FCR DMDIS LL_DMA_ConfigFifo.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1381</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_ab8c907cedcfa64eb97064f96c6e40059"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#ab8c907cedcfa64eb97064f96c6e40059">LL_DMA_InitTypeDef::Channel</a></div><div class="ttdeci">uint32_t Channel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:150</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gaa4c63763d869d05dc6139b1e47737e03"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gaa4c63763d869d05dc6139b1e47737e03">LL_DMA_GetM2MDstAddress</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get the Memory to Memory Destination address. @rmtoll M0AR M0A LL_DMA_GetM2MDstAddress.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1596</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 2 transfer complete flag. @rmtoll LISR TCIF2 LL_DMA_IsActiveFlag_TC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1766</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga79c41176283eb11604b818cdfbbea778"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga79c41176283eb11604b818cdfbbea778">LL_DMA_SetDataTransferDirection</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Direction)</div><div class="ttdoc">Set Data transfer direction (read from peripheral or from memory). @rmtoll CR DIR LL_DMA_SetDataTrans...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:602</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga8c27eb9e08e17a65c2bbc7905095679e"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 5 half transfer flag. @rmtoll HISR HTIF0 LL_DMA_IsActiveFlag_HT5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1711</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga8222d29b679424dcb4785da6c78f08e7"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8222d29b679424dcb4785da6c78f08e7">LL_DMA_ClearFlag_DME1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_DME1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 1 direct mode error flag. @rmtoll LIFCR CDMEIF1 LL_DMA_ClearFlag_DME1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2371</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gab8162151e994163806ec2306edd60fa0"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gab8162151e994163806ec2306edd60fa0">LL_DMA_IsEnabledIT_TC</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Check if Transfer complete interrup is enabled. @rmtoll CR TCIE LL_DMA_IsEnabledIT_TC.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2793</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga54624c8217b505c4cca5f2d824b383c6"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga54624c8217b505c4cca5f2d824b383c6">LL_DMA_EnableDoubleBufferMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableDoubleBufferMode(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Enable the double buffer mode. @rmtoll CR DBM LL_DMA_EnableDoubleBufferMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1217</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_a8b9e9b0e75ae4d5b6a617cd40baeec2e"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#a8b9e9b0e75ae4d5b6a617cd40baeec2e">LL_DMA_InitTypeDef::NbData</a></div><div class="ttdeci">uint32_t NbData</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:143</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaf846116f6db33c53dabe09694e9ccd0a"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf846116f6db33c53dabe09694e9ccd0a">LL_DMA_IsActiveFlag_DME5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 5 direct mode error flag. @rmtoll HISR DMEIF0 LL_DMA_IsActiveFlag_DME5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1975</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga59d8e7228e4fc48afdda1d74e7fd784c"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga59d8e7228e4fc48afdda1d74e7fd784c">LL_DMA_ClearFlag_FE5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_FE5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 5 FIFO error flag. @rmtoll HIFCR CFEIF5 LL_DMA_ClearFlag_FE5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2503</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gade24e88f01f9e0910cd084e44d41c5a0"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gade24e88f01f9e0910cd084e44d41c5a0">LL_DMA_ClearFlag_FE0</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_FE0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 0 FIFO error flag. @rmtoll LIFCR CFEIF0 LL_DMA_ClearFlag_FE0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2448</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gaf18acea403163fc37f6a0b5bca73b0a5"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gaf18acea403163fc37f6a0b5bca73b0a5">LL_DMA_SetPeriphIncMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)</div><div class="ttdoc">Set Peripheral increment mode. @rmtoll CR PINC LL_DMA_SetPeriphIncMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:697</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gae4c8501fcaf2c662e6bb06d930c020cc"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 2 transfer error flag. @rmtoll LISR TEIF2 LL_DMA_IsActiveFlag_TE2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1854</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga05026691c1310519124ab536e6d4b50d"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga05026691c1310519124ab536e6d4b50d">LL_DMA_SetMemoryIncMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)</div><div class="ttdoc">Set Memory increment mode. @rmtoll CR MINC LL_DMA_SetMemoryIncMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:742</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga4fd21ec5f9d11e3e1464657d52e27e69"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4fd21ec5f9d11e3e1464657d52e27e69">LL_DMA_IsActiveFlag_FE5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 5 FIFO error flag. @rmtoll HISR FEIF0 LL_DMA_IsActiveFlag_FE5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2063</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gae26ee0a10259fdb3a637085084b18009"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gae26ee0a10259fdb3a637085084b18009">LL_DMA_EnableIT_TC</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Enable Transfer complete interrupt. @rmtoll CR TCIE LL_DMA_EnableIT_TC.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2593</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaa69fdcad68bc09e5e19cf6be141eff02"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 6 transfer error flag. @rmtoll HIFCR CTEIF6 LL_DMA_ClearFlag_TE6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2338</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gadc9c414977384b6d8f7be63caef7080d"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gadc9c414977384b6d8f7be63caef7080d">LL_DMA_DisableStream</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Disable DMA stream. @rmtoll CR EN LL_DMA_DisableStream.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:521</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga62368e245ed25e7a12fbe91ee26cc157"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga62368e245ed25e7a12fbe91ee26cc157">LL_DMA_IsActiveFlag_FE4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 4 FIFO error flag. @rmtoll HISR FEIF4 LL_DMA_IsActiveFlag_FE4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2052</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga0c0b15c62a1e9920bb1824bb897abf6f"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 4 half transfer flag. @rmtoll HISR HTIF4 LL_DMA_IsActiveFlag_HT4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1700</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga3cfe0438febe85149886c7ffa2f8d93e"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 5 transfer error flag. @rmtoll HISR TEIF0 LL_DMA_IsActiveFlag_TE5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1887</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga7e1e17f0e8b88b6d62d79f0f38cd8491"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga7e1e17f0e8b88b6d62d79f0f38cd8491">LL_DMA_ClearFlag_TC0</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 0 transfer complete flag. @rmtoll LIFCR CTCIF0 LL_DMA_ClearFlag_TC0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2184</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga177e5a3908cec466c436af55461900a9"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga177e5a3908cec466c436af55461900a9">LL_DMA_IsActiveFlag_DME3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 3 direct mode error flag. @rmtoll LISR DMEIF3 LL_DMA_IsActiveFlag_DME3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1953</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gaffd2afbb1b778bbbb0f336b353c7b7f3"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gaffd2afbb1b778bbbb0f336b353c7b7f3">LL_DMA_IsEnabledIT_DME</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_DME(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Check if Direct mode error interrupt is enabled. @rmtoll CR DMEIE LL_DMA_IsEnabledIT_DME.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2813</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaabaaf7b41b76d1039b0de7af2a3eefaf"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaabaaf7b41b76d1039b0de7af2a3eefaf">LL_DMA_ClearFlag_DME2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_DME2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 2 direct mode error flag. @rmtoll LIFCR CDMEIF2 LL_DMA_ClearFlag_DME2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2382</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga4e80ae91d08790e163dd3a87ba4c9816"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4e80ae91d08790e163dd3a87ba4c9816">LL_DMA_IsActiveFlag_DME2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 2 direct mode error flag. @rmtoll LISR DMEIF2 LL_DMA_IsActiveFlag_DME2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1942</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gabfa14a85d7db83b070137415ca3504ad"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gabfa14a85d7db83b070137415ca3504ad">LL_DMA_SetM2MDstAddress</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="ttdoc">Set the Memory to Memory Destination address. @rmtoll M0AR M0A LL_DMA_SetM2MDstAddress.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1554</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gac16fc673c14145be3190049aba102b85"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gac16fc673c14145be3190049aba102b85">LL_DMA_GetMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get DMA mode normal, circular or peripheral flow control. @rmtoll CR CIRC LL_DMA_GetMode  CR PFCTRL L...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:674</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga9269fed110bc103214407452ee2b959a"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9269fed110bc103214407452ee2b959a">LL_DMA_IsActiveFlag_DME7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 7 direct mode error flag. @rmtoll HISR DMEIF7 LL_DMA_IsActiveFlag_DME7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1997</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga3954968d9b75c0cef0cbf17ee79d5e5a"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 7 transfer complete flag. @rmtoll HIFCR CTCIF7 LL_DMA_ClearFlag_TC7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2261</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gaeec4c9238d597597709eb90d1c50da1b"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gaeec4c9238d597597709eb90d1c50da1b">LL_DMA_SetMemoryAddress</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="ttdoc">Set the Memory address. @rmtoll M0AR M0A LL_DMA_SetMemoryAddress.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1443</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_a92f3bb4d53e7391cd49a82601f197251"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#a92f3bb4d53e7391cd49a82601f197251">LL_DMA_InitTypeDef::FIFOThreshold</a></div><div class="ttdeci">uint32_t FIFOThreshold</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:167</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gacf945e0a885233266715426337eabe4d"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gacf945e0a885233266715426337eabe4d">LL_DMA_IsEnabledIT_HT</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Check if Half transfer interrup is enabled. @rmtoll CR HTIE LL_DMA_IsEnabledIT_HT.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2753</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_a8303e5e73cacab61f844c9582e71ba79"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#a8303e5e73cacab61f844c9582e71ba79">LL_DMA_InitTypeDef::MemoryOrM2MDstDataSize</a></div><div class="ttdeci">uint32_t MemoryOrM2MDstDataSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:137</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaeb47d2a8df5150a03e199a2f7bbd9306"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 2 transfer complete flag. @rmtoll LIFCR CTCIF2 LL_DMA_ClearFlag_TC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2206</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga2b7bdfdc7a385a1d2ce61a2059ebf691"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2b7bdfdc7a385a1d2ce61a2059ebf691">LL_DMA_IsActiveFlag_DME1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 1 direct mode error flag. @rmtoll LISR DMEIF1 LL_DMA_IsActiveFlag_DME1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1931</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gaf75d27b901dbc39aff5dc253f02229b7"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gaf75d27b901dbc39aff5dc253f02229b7">LL_DMA_IsEnabledIT_FE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_FE(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Check if FIFO error interrup is enabled. @rmtoll FCR FEIE LL_DMA_IsEnabledIT_FE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2833</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_ga7e568345ceddc659e70272b132123881"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#ga7e568345ceddc659e70272b132123881">LL_DMA_DisableIT_FE</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableIT_FE(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Disable FIFO error interrupt. @rmtoll FCR FEIE LL_DMA_DisableIT_FE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2733</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gab6aae73217f3d551f337311657b27964"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gab6aae73217f3d551f337311657b27964">LL_DMA_GetM2MSrcAddress</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get the Memory to Memory Source address. @rmtoll PAR PA LL_DMA_GetM2MSrcAddress.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1575</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gacddeebd0c86bff8a60b835d324c5465f"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gacddeebd0c86bff8a60b835d324c5465f">LL_DMA_SetStreamPriorityLevel</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Priority)</div><div class="ttdoc">Set Stream priority level. @rmtoll CR PL LL_DMA_SetStreamPriorityLevel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:928</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaa4c0f9d3f618642acf138876452f9945"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 6 transfer error flag. @rmtoll HISR TEIF6 LL_DMA_IsActiveFlag_TE6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1898</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gacb0d16464c57c661d4f95f7cf18f35bc"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb0d16464c57c661d4f95f7cf18f35bc">LL_DMA_ClearFlag_DME5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_DME5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 5 direct mode error flag. @rmtoll HIFCR CDMEIF5 LL_DMA_ClearFlag_DME5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2415</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga254b8f8365d5e61ca0c0d0d019ddb8c1"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga254b8f8365d5e61ca0c0d0d019ddb8c1">LL_DMA_ClearFlag_FE2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_FE2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 2 FIFO error flag. @rmtoll LIFCR CFEIF2 LL_DMA_ClearFlag_FE2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2470</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga2121035f08a8085389e87b808112fd5d"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 6 transfer complete flag. @rmtoll HIFCR CTCIF6 LL_DMA_ClearFlag_TC6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2250</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga12e7e2c9c271e9dcbbee8bfe3e142aa1"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga12e7e2c9c271e9dcbbee8bfe3e142aa1">LL_DMA_ClearFlag_FE6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_FE6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 6 FIFO error flag. @rmtoll HIFCR CFEIF6 LL_DMA_ClearFlag_FE6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2514</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gad53093771a97671bb20de72f77d52d56"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 4 transfer complete flag. @rmtoll HIFCR CTCIF4 LL_DMA_ClearFlag_TC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2228</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_ace238a91c4c877ad0404002f36c6b185"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#ace238a91c4c877ad0404002f36c6b185">LL_DMA_InitTypeDef::MemBurst</a></div><div class="ttdeci">uint32_t MemBurst</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:172</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga82a9f3ae177f1130f6822ce7ccfda6b2"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 2 half transfer flag. @rmtoll LISR HTIF2 LL_DMA_IsActiveFlag_HT2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1678</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gae9da294497800798e57eccccb81f58be"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gae9da294497800798e57eccccb81f58be">LL_DMA_GetMemoryIncMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Memory increment mode. @rmtoll CR MINC LL_DMA_GetMemoryIncMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:764</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga67698acc70a85f7dfc82d3acb5ba4152"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga67698acc70a85f7dfc82d3acb5ba4152">LL_DMA_SetPeriphBurstxfer</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetPeriphBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Pburst)</div><div class="ttdoc">Set Peripheral burst transfer configuration. @rmtoll CR PBURST LL_DMA_SetPeriphBurstxfer.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1128</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gae17bf5f43977f70ad2dc596af2f9c926"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae17bf5f43977f70ad2dc596af2f9c926">LL_DMA_IsActiveFlag_FE3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 3 FIFO error flag. @rmtoll LISR FEIF3 LL_DMA_IsActiveFlag_FE3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2041</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga1e4f13001813d8d66cbc85b46e83ae52"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 7 half transfer flag. @rmtoll HIFCR CHTIF7 LL_DMA_ClearFlag_HT7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2173</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gab4d372f40dbea186613aa4c433d51433"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 6 half transfer flag. @rmtoll HIFCR CHTIF6 LL_DMA_ClearFlag_HT6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2162</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gac807e20c4d40a4b4e4201649aa39a577"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 4 half transfer flag. @rmtoll HIFCR CHTIF4 LL_DMA_ClearFlag_HT4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2140</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaa2925a3b38decf6b915191097251cc2f"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 1 transfer error flag. @rmtoll LIFCR CTEIF1 LL_DMA_ClearFlag_TE1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2283</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga2f0bee32cee2e3ba6b9879b767459865"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2f0bee32cee2e3ba6b9879b767459865">LL_DMA_IsActiveFlag_TE0</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 0 transfer error flag. @rmtoll LISR TEIF0 LL_DMA_IsActiveFlag_TE0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1832</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gafc3f96b0de0773cda98edd7cbceae053"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gafc3f96b0de0773cda98edd7cbceae053">LL_DMA_SetMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)</div><div class="ttdoc">Set DMA mode normal, circular or peripheral flow control. @rmtoll CR CIRC LL_DMA_SetMode  CR PFCTRL L...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:650</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gac7e8ae12446881258568a7790ccba69e"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gac7e8ae12446881258568a7790ccba69e">LL_DMA_GetPeriphSize</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Peripheral size. @rmtoll CR PSIZE LL_DMA_GetPeriphSize.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:811</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gaa8cf80be7af402b4e9e0639a4ab073b4"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gaa8cf80be7af402b4e9e0639a4ab073b4">LL_DMA_IsEnabledIT_TE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Check if Transfer error nterrup is enabled. @rmtoll CR TEIE LL_DMA_IsEnabledIT_TE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2773</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gab5aecd177a07877739642acec49a2681"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gab5aecd177a07877739642acec49a2681">LL_DMA_GetStreamPriorityLevel</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Stream priority level. @rmtoll CR PL LL_DMA_GetStreamPriorityLevel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:952</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga597433f39efea0e19212b17d55e229ba"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga597433f39efea0e19212b17d55e229ba">LL_DMA_ClearFlag_FE1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_FE1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 1 FIFO error flag. @rmtoll LIFCR CFEIF1 LL_DMA_ClearFlag_FE1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2459</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga6fee59ca7c6675a44003438bc0936b92"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fee59ca7c6675a44003438bc0936b92">LL_DMA_IsActiveFlag_FE6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 6 FIFO error flag. @rmtoll HISR FEIF6 LL_DMA_IsActiveFlag_FE6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2074</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaf0772fe1dd8f348727183cc73546ba02"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 1 half transfer flag. @rmtoll LISR HTIF1 LL_DMA_IsActiveFlag_HT1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1667</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_af1616a74d273cc8febdedb25015b9862"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#af1616a74d273cc8febdedb25015b9862">LL_DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:155</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga82414c57433b322e99121dec7e3b804e"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 7 transfer error flag. @rmtoll HISR TEIF7 LL_DMA_IsActiveFlag_TE7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1909</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga3bdbbef8b81a467e21f558c02d3a29f2"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga3bdbbef8b81a467e21f558c02d3a29f2">LL_DMA_EnableFifoMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Enable Fifo mode. @rmtoll FCR DMDIS LL_DMA_EnableFifoMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1303</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga9dc848db6c04c3f8a5b6a551f20e3a7d"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga9dc848db6c04c3f8a5b6a551f20e3a7d">LL_DMA_GetMemorySize</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Memory size. @rmtoll CR MSIZE LL_DMA_GetMemorySize.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:858</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_ga7f60cffbabfcfedb2fafe64e00618246"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#ga7f60cffbabfcfedb2fafe64e00618246">LL_DMA_EnableIT_TE</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Enable Transfer error interrupt. @rmtoll CR TEIE LL_DMA_EnableIT_TE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2573</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga0bee64e8d4dc627946c83e5b4f9ca7ce"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga0bee64e8d4dc627946c83e5b4f9ca7ce">LL_DMA_SetMemory1Address</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMemory1Address(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Address)</div><div class="ttdoc">Set Memory 1 address (used in case of Double buffer mode). @rmtoll M1AR M1A LL_DMA_SetMemory1Address.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1617</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga86fe134c5c45c4a4fa61fdf83924b2e2"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga86fe134c5c45c4a4fa61fdf83924b2e2">LL_DMA_IsActiveFlag_FE2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 2 FIFO error flag. @rmtoll LISR FEIF2 LL_DMA_IsActiveFlag_FE2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2030</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga9f1df8baadb1444c316b3e2ad3757607"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 1 transfer complete flag. @rmtoll LISR TCIF1 LL_DMA_IsActiveFlag_TC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1755</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gac370a0647277a63691c6abde21b8de71"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac370a0647277a63691c6abde21b8de71">LL_DMA_ClearFlag_DME0</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_DME0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 0 direct mode error flag. @rmtoll LIFCR CDMEIF0 LL_DMA_ClearFlag_DME0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2360</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_ab9b6e9064958c63df91fc786251403a6"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#ab9b6e9064958c63df91fc786251403a6">LL_DMA_InitTypeDef::FIFOMode</a></div><div class="ttdeci">uint32_t FIFOMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:160</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga5c11c56599ca2f961216fc16120ceba7"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5c11c56599ca2f961216fc16120ceba7">LL_DMA_IsActiveFlag_DME4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 4 direct mode error flag. @rmtoll HISR DMEIF4 LL_DMA_IsActiveFlag_DME4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1964</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gafbd4a8abd968e672c4746633a10ec1ac"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gafbd4a8abd968e672c4746633a10ec1ac">LL_DMA_SetCurrentTargetMem</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetCurrentTargetMem(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t CurrentMemory)</div><div class="ttdoc">Set Current target (only in double buffer mode) to Memory 1 or Memory 0. @rmtoll CR CT LL_DMA_SetCurr...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1175</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga96312133ee32d0e51500a12baf111213"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 5 transfer complete flag. @rmtoll HIFCR CTCIF5 LL_DMA_ClearFlag_TC5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2239</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga75aa89b9fa430665c43e75833ec129b4"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga75aa89b9fa430665c43e75833ec129b4">LL_DMA_GetDataLength</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Number of data to transfer. @rmtoll NDTR NDT LL_DMA_GetDataLength.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:997</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga7ffabdea39aab7e7dbb82f27df496ad4"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga7ffabdea39aab7e7dbb82f27df496ad4">LL_DMA_SetPeriphSize</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Size)</div><div class="ttdoc">Set Peripheral size. @rmtoll CR PSIZE LL_DMA_SetPeriphSize.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:788</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga15be2f406a11fc6cf74e888be17b19ac"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 3 half transfer flag. @rmtoll LIFCR CHTIF3 LL_DMA_ClearFlag_HT3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2129</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga5a1f0a24cf18df586b23f370b82f20e1"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5a1f0a24cf18df586b23f370b82f20e1">LL_DMA_ClearFlag_FE3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_FE3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 3 FIFO error flag. @rmtoll LIFCR CFEIF3 LL_DMA_ClearFlag_FE3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2481</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gadd824ba47ac765c65ef7f82ce79bcb43"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 5 half transfer flag. @rmtoll HIFCR CHTIF5 LL_DMA_ClearFlag_HT5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2151</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga721e4a887c99ccb441e06cafea61a115"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga721e4a887c99ccb441e06cafea61a115">LL_DMA_EnableStream</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Enable DMA stream. @rmtoll CR EN LL_DMA_EnableStream.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:501</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga11136f3aa1116d9d524642ade3bc4e66"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 2 transfer error flag. @rmtoll LIFCR CTEIF2 LL_DMA_ClearFlag_TE2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2294</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga78138b47c6436807bc76b8127470c562"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga78138b47c6436807bc76b8127470c562">LL_DMA_ClearFlag_TE0</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 0 transfer error flag. @rmtoll LIFCR CTEIF0 LL_DMA_ClearFlag_TE0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2272</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga350a2484f7fb6af1d84609e1b5ec5f24"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 4 transfer error flag. @rmtoll HIFCR CTEIF4 LL_DMA_ClearFlag_TE4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2316</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gad9993c5abb8b21b0fb622d8e097e777d"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad9993c5abb8b21b0fb622d8e097e777d">LL_DMA_ClearFlag_FE4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_FE4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 4 FIFO error flag. @rmtoll HIFCR CFEIF4 LL_DMA_ClearFlag_FE4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2492</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga87ab01e8a5c27250d70e5ccfe67d2f54"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga87ab01e8a5c27250d70e5ccfe67d2f54">LL_DMA_SetChannelSelection</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)</div><div class="ttdoc">Select Channel number associated to the Stream. @rmtoll CR CHSEL LL_DMA_SetChannelSelection.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1026</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_ga2ad798a29bbec0621b76052bbe8049f0"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#ga2ad798a29bbec0621b76052bbe8049f0">LL_DMA_DisableIT_TC</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Disable Transfer complete interrupt. @rmtoll CR TCIE LL_DMA_DisableIT_TC.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2693</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_a517eedf3a0eb108d246698b4f7ce3b8f"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#a517eedf3a0eb108d246698b4f7ce3b8f">LL_DMA_InitTypeDef::PeriphOrM2MSrcAddress</a></div><div class="ttdeci">uint32_t PeriphOrM2MSrcAddress</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:96</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga84015fbdb6e3aab3968ec6b973098a11"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga84015fbdb6e3aab3968ec6b973098a11">LL_DMA_GetMemoryBurstxfer</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMemoryBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Memory burst transfer configuration. @rmtoll CR MBURST LL_DMA_GetMemoryBurstxfer.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1103</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_aa43c8199a76d34f1b0c9e9846ec20d33"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#aa43c8199a76d34f1b0c9e9846ec20d33">LL_DMA_InitTypeDef::MemoryOrM2MDstIncMode</a></div><div class="ttdeci">uint32_t MemoryOrM2MDstIncMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:125</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_a4abf356a17459cc7cefa6363c13ffe20"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#a4abf356a17459cc7cefa6363c13ffe20">LL_DMA_InitTypeDef::PeriphBurst</a></div><div class="ttdeci">uint32_t PeriphBurst</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:180</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga1ca422e7d12a7f9e0e37be7a9f7bd425"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 2 half transfer flag. @rmtoll LIFCR CHTIF2 LL_DMA_ClearFlag_HT2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2118</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga4abcb27fc68c09368b09348fe345c741"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4abcb27fc68c09368b09348fe345c741">LL_DMA_ClearFlag_DME7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_DME7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 7 direct mode error flag. @rmtoll HIFCR CDMEIF7 LL_DMA_ClearFlag_DME7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2437</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga6f7f41560dd5a5c47ec2a7cc7b968624"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 7 transfer error flag. @rmtoll HIFCR CTEIF7 LL_DMA_ClearFlag_TE7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2349</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga9c3d615fc32a2d9445d1c2a8c9e134f7"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 3 transfer complete flag. @rmtoll LIFCR CTCIF3 LL_DMA_ClearFlag_TC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2217</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gab7c971a3043088ae6d84a4db8693615b"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 7 transfer complete flag. @rmtoll HISR TCIF7 LL_DMA_IsActiveFlag_TC7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1821</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gab86e74972d93953a926f16f00fbdea11"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 6 half transfer flag. @rmtoll HISR HTIF6 LL_DMA_IsActiveFlag_HT6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1722</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga0318e0619e7f9a4c264ff0d78533d528"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga0318e0619e7f9a4c264ff0d78533d528">LL_DMA_GetFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetFIFOThreshold(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get FIFO threshold. @rmtoll FCR FTH LL_DMA_GetFIFOThreshold.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1352</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaa59359d0aa3ca6046980329f6f94a959"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 3 transfer error flag. @rmtoll LISR TEIF3 LL_DMA_IsActiveFlag_TE3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1865</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga99975d19dc979f0feb3a0f85d1a9aab9"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 5 transfer complete flag. @rmtoll HISR TCIF0 LL_DMA_IsActiveFlag_TC5.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1799</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga84386b5251306cdcff214c8d1e6884c6"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 3 transfer complete flag. @rmtoll LISR TCIF3 LL_DMA_IsActiveFlag_TC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1777</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga38ae844aac87225d19066d97421a2dea"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga38ae844aac87225d19066d97421a2dea">LL_DMA_ConfigAddresses</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)</div><div class="ttdoc">Configure the Source and Destination addresses.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1409</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_a9c2d2fb6ee532bb48a3b30a5219ca4ca"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#a9c2d2fb6ee532bb48a3b30a5219ca4ca">LL_DMA_InitTypeDef::PeriphOrM2MSrcDataSize</a></div><div class="ttdeci">uint32_t PeriphOrM2MSrcDataSize</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:131</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga3dad88e97aa0f182e088d2345e231eec"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga3dad88e97aa0f182e088d2345e231eec">LL_DMA_GetMemoryAddress</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get the Memory address. @rmtoll M0AR M0A LL_DMA_GetMemoryAddress.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1487</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_ad89508991878f5c3f6b119f1d0b54921"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#ad89508991878f5c3f6b119f1d0b54921">LL_DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:106</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_a84ef33772cf716a39401e2fa3fcc3036"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#a84ef33772cf716a39401e2fa3fcc3036">LL_DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:112</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gaeca2b391fab53bd8675ad58213208d8b"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gaeca2b391fab53bd8675ad58213208d8b">LL_DMA_SetFIFOThreshold</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetFIFOThreshold(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Threshold)</div><div class="ttdoc">Select FIFO threshold. @rmtoll FCR FTH LL_DMA_SetFIFOThreshold.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1328</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga3f034f956032fa846d65fc8b5eea4a14"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3f034f956032fa846d65fc8b5eea4a14">LL_DMA_IsActiveFlag_FE1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 1 FIFO error flag. @rmtoll LISR FEIF1 LL_DMA_IsActiveFlag_FE1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2019</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#a3dd9fbf43dbfc13d24fbe9dfe8c7e1e1">LL_DMA_InitTypeDef::MemoryOrM2MDstAddress</a></div><div class="ttdeci">uint32_t MemoryOrM2MDstAddress</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:101</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gad463406ef57a044fea8fed6171da74d1"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gad463406ef57a044fea8fed6171da74d1">LL_DMA_EnableIT_DME</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableIT_DME(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Enable Direct mode error interrupt. @rmtoll CR DMEIE LL_DMA_EnableIT_DME.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2613</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html_acd1f812f770baeae338416ef253d734c"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html#acd1f812f770baeae338416ef253d734c">LL_DMA_InitTypeDef::PeriphOrM2MSrcIncMode</a></div><div class="ttdeci">uint32_t PeriphOrM2MSrcIncMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:119</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gac4ad75a9a0c55cf2bb4bb816521ec313"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gac4ad75a9a0c55cf2bb4bb816521ec313">LL_DMA_SetMemorySize</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Size)</div><div class="ttdoc">Set Memory size. @rmtoll CR MSIZE LL_DMA_SetMemorySize.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:835</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaa3a38dd8e40ee442d64dd38a13254dfb"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 3 transfer error flag. @rmtoll LIFCR CTEIF3 LL_DMA_ClearFlag_TE3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2305</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga571ac7e041332380724cb9d5cebbe05e"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga571ac7e041332380724cb9d5cebbe05e">LL_DMA_SetM2MSrcAddress</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t MemoryAddress)</div><div class="ttdoc">Set the Memory to Memory Source address. @rmtoll PAR PA LL_DMA_SetM2MSrcAddress.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1531</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gaf30667fcf612a2b4449ebd28f979fb25"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gaf30667fcf612a2b4449ebd28f979fb25">LL_DMA_GetPeriphIncMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Peripheral increment mode. @rmtoll CR PINC LL_DMA_GetPeriphIncMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:719</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaed8845e6a918160a146115eab27210d4"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaed8845e6a918160a146115eab27210d4">LL_DMA_IsActiveFlag_FE0</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 0 FIFO error flag. @rmtoll LISR FEIF0 LL_DMA_IsActiveFlag_FE0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2008</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga0c7420962d9b4acffff30db76fe164da"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga0c7420962d9b4acffff30db76fe164da">LL_DMA_ConfigTransfer</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Configuration)</div><div class="ttdoc">Configure all parameters linked to DMA transfer. @rmtoll CR DIR LL_DMA_ConfigTransfer  CR CIRC LL_DMA...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:576</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gaa0b9f33f0a457da784b543f62ef2dc5b"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gaa0b9f33f0a457da784b543f62ef2dc5b">LL_DMA_GetMemory1Address</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetMemory1Address(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Memory 1 address (used in case of Double buffer mode). @rmtoll M1AR M1A LL_DMA_GetMemory1Address.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1637</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gaa264c296b151bf924bc061a02867da92"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gaa264c296b151bf924bc061a02867da92">LL_DMA_GetIncOffsetSize</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetIncOffsetSize(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Peripheral increment offset size. @rmtoll CR PINCOS LL_DMA_GetIncOffsetSize.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:903</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gac54385c6d0b9896c1eaf943cfe58fa8a"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 1 half transfer flag. @rmtoll LIFCR CHTIF1 LL_DMA_ClearFlag_HT1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2107</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga2d5e105278dfaa24c0382d7508a9b9af"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2d5e105278dfaa24c0382d7508a9b9af">LL_DMA_ClearFlag_DME6</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_DME6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 6 direct mode error flag. @rmtoll HIFCR CDMEIF6 LL_DMA_ClearFlag_DME6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2426</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gad2d1c2a2e59ef65045dbe96111f75e74"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gad2d1c2a2e59ef65045dbe96111f75e74">LL_DMA_DisableIT_HT</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Disable Half transfer interrupt. @rmtoll CR HTIE LL_DMA_DisableIT_HT.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2653</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga9226c11a1ad46cd79bd5ebb3770f7611"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 7 half transfer flag. @rmtoll HISR HTIF7 LL_DMA_IsActiveFlag_HT7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1733</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga58f592fbc999e1707aa2e3709c704bcc"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga58f592fbc999e1707aa2e3709c704bcc">LL_DMA_DisableFifoMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Disable Fifo mode. @rmtoll FCR DMDIS LL_DMA_DisableFifoMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1283</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga441a8d6f3fcef0908678bd9163cc4927"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga441a8d6f3fcef0908678bd9163cc4927">LL_DMA_IsEnabledStream</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsEnabledStream(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Check if DMA stream is enabled or disabled. @rmtoll CR EN LL_DMA_IsEnabledStream.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:541</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_ga5c8835ce7c849d45a6ec95aaf923dfd8"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#ga5c8835ce7c849d45a6ec95aaf923dfd8">LL_DMA_EnableIT_HT</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Enable Half transfer interrupt. @rmtoll CR HTIE LL_DMA_EnableIT_HT.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2553</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga843800203806689ddd652b4e7d8ae70b"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga843800203806689ddd652b4e7d8ae70b">LL_DMA_SetIncOffsetSize</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetIncOffsetSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t OffsetSize)</div><div class="ttdoc">Set Peripheral increment offset size. @rmtoll CR PINCOS LL_DMA_SetIncOffsetSize.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:881</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaee2ad82bf3bbac3a2cd3c45360f63710"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaee2ad82bf3bbac3a2cd3c45360f63710">LL_DMA_IsActiveFlag_TC0</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 0 transfer complete flag. @rmtoll LISR TCIF0 LL_DMA_IsActiveFlag_TC0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1744</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5fb25aad5dec2c9b7f8f89a7f3bc9c4d">LL_DMA_IsActiveFlag_DME6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 6 direct mode error flag. @rmtoll HISR DMEIF6 LL_DMA_IsActiveFlag_DME6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1986</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga41c4be91af7ae077d9dfc190a0554c40"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga41c4be91af7ae077d9dfc190a0554c40">LL_DMA_SetMemoryBurstxfer</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetMemoryBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mburst)</div><div class="ttdoc">Set Memory burst transfer configuration. @rmtoll CR MBURST LL_DMA_SetMemoryBurstxfer.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1079</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gab0217e5a2f99d81d8bd2cf7da1262d04"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gab0217e5a2f99d81d8bd2cf7da1262d04">LL_DMA_GetPeriphBurstxfer</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetPeriphBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Peripheral burst transfer configuration. @rmtoll CR PBURST LL_DMA_GetPeriphBurstxfer.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1152</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gaddb562a34ee54d5f98588e13b3f32ce2"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 1 transfer complete flag. @rmtoll LIFCR CTCIF1 LL_DMA_ClearFlag_TC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2195</div></div>
<div class="ttc" id="struct_l_l___d_m_a___init_type_def_html"><div class="ttname"><a href="struct_l_l___d_m_a___init_type_def.html">LL_DMA_InitTypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:94</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga08dddee582d8d6601f0c3073f34689b6"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga08dddee582d8d6601f0c3073f34689b6">LL_DMA_SetPeriphAddress</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t PeriphAddress)</div><div class="ttdoc">Set the Peripheral address. @rmtoll PAR PA LL_DMA_SetPeriphAddress.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1466</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga57c55882300deb2fe3cc45149227e5f0"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga57c55882300deb2fe3cc45149227e5f0">LL_DMA_GetFIFOStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetFIFOStatus(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get FIFO status. @rmtoll FCR FS LL_DMA_GetFIFOStatus.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1263</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga57add0cb5164fec59285b6fec80fb950"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga57add0cb5164fec59285b6fec80fb950">LL_DMA_GetChannelSelection</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get the Channel number associated to the Stream. @rmtoll CR CHSEL LL_DMA_GetChannelSelection.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1054</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gac6ba913c55764ed0a0ed7c7fd0d35df6"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6ba913c55764ed0a0ed7c7fd0d35df6">LL_DMA_ClearFlag_HT0</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_HT0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 0 half transfer flag. @rmtoll LIFCR CHTIF0 LL_DMA_ClearFlag_HT0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2096</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga44db80a834caabf670bb8a24acf71677"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga44db80a834caabf670bb8a24acf71677">LL_DMA_ClearFlag_DME4</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_DME4(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 4 direct mode error flag. @rmtoll HIFCR CDMEIF4 LL_DMA_ClearFlag_DME4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2404</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_ga8a8ba3ba58794ccc3cd2f560cc12b494"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#ga8a8ba3ba58794ccc3cd2f560cc12b494">LL_DMA_EnableIT_FE</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_EnableIT_FE(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Enable FIFO error interrupt. @rmtoll FCR FEIE LL_DMA_EnableIT_FE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2633</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga7b85ea01032d64e6277aec0a85ddbec7"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga7b85ea01032d64e6277aec0a85ddbec7">LL_DMA_GetDataTransferDirection</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get Data transfer direction (read from peripheral or from memory). @rmtoll CR DIR LL_DMA_GetDataTrans...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:625</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_ga5e235dc96dffd9c2aec02681a10589d9"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#ga5e235dc96dffd9c2aec02681a10589d9">LL_DMA_GetPeriphAddress</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Get the Peripheral address. @rmtoll PAR PA LL_DMA_GetPeriphAddress.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1508</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga9f22ec9cfdfea669910ab40ea5129b35"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 6 transfer complete flag. @rmtoll HISR TCIF6 LL_DMA_IsActiveFlag_TC6.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1810</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_gac1452fca0c03a3891771051cd232ec47"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac1452fca0c03a3891771051cd232ec47">LL_DMA_ClearFlag_DME3</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_ClearFlag_DME3(DMA_TypeDef *DMAx)</div><div class="ttdoc">Clear Stream 3 direct mode error flag. @rmtoll LIFCR CDMEIF3 LL_DMA_ClearFlag_DME3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2393</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___i_t___management_html_gab870db121cdb4d430c7820cd1696c053"><div class="ttname"><a href="group___d_m_a___l_l___e_f___i_t___management.html#gab870db121cdb4d430c7820cd1696c053">LL_DMA_DisableIT_TE</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)</div><div class="ttdoc">Disable Transfer error interrupt. @rmtoll CR TEIE LL_DMA_DisableIT_TE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2673</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga394bb5e27f116671c481faa2bac424e4"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga394bb5e27f116671c481faa2bac424e4">LL_DMA_IsActiveFlag_HT0</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT0(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 0 half transfer flag. @rmtoll LISR HTIF0 LL_DMA_IsActiveFlag_HT0.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:1656</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___configuration_html_gaca4fed2bfe8cc5b121cdb938e58309a2"><div class="ttname"><a href="group___d_m_a___l_l___e_f___configuration.html#gaca4fed2bfe8cc5b121cdb938e58309a2">LL_DMA_SetDataLength</a></div><div class="ttdeci">__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t NbData)</div><div class="ttdoc">Set Number of data to transfer. @rmtoll NDTR NDT LL_DMA_SetDataLength.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:975</div></div>
<div class="ttc" id="group___d_m_a___l_l___e_f___f_l_a_g___management_html_ga21bbe9739fafd19a9611bc0856c93d58"><div class="ttname"><a href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga21bbe9739fafd19a9611bc0856c93d58">LL_DMA_IsActiveFlag_FE7</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE7(DMA_TypeDef *DMAx)</div><div class="ttdoc">Get Stream 7 FIFO error flag. @rmtoll HISR FEIF7 LL_DMA_IsActiveFlag_FE7.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_dma.h:2085</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
