# ICPCADL
8-channel synchronous datalogger for ICP accelerometers. Features a simultaneous sample-and-convert architecture (8x AD1674 12-bit ADCs) achieving 5kS/s per channel. Built with AVR firmware (BASCOM) and a Delphi desktop interface using assembly-level Parallel Port (EPP) timing. Developed at Guilan University for structural vibration analysis.
