// Seed: 1771170092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wor id_2;
  output wire id_1;
  assign id_2 = id_4 == (-1) < 1'b0;
  tri1 id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output supply0 id_4
);
  supply1 id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  assign id_2 = id_1 ? id_6++ : ~id_6;
  assign id_6 = id_1;
endmodule
