

================================================================
== Vivado HLS Report for 'kernel10'
================================================================
* Date:           Wed May 21 22:00:43 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        prj_kernel10
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.449|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+---------+------+---------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min |   max   |  min |   max   |   Type  |
    +------+---------+------+---------+---------+
    |  8193|  4202497|  8193|  4202497|   none  |
    +------+---------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+---------+----------+-----------+-----------+----------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|  min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+------+---------+----------+-----------+-----------+----------+----------+
        |- LOOP1   |  8192|  4202496| 4 ~ 2052 |          -|          -|      2048|    no    |
        | + LOOP2  |     0|     2048|         2|          1|          1| 0 ~ 2048 |    yes   |
        +----------+------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     139|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        -|      -|     139|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     139|     214|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_132_p2              |     +    |      0|  0|  19|          12|           1|
    |j_fu_152_p2              |     +    |      0|  0|  38|          31|           1|
    |s_fu_163_p2              |     +    |      0|  0|  39|          32|          32|
    |icmp_ln5_fu_126_p2       |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln9_fu_147_p2       |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 139|         122|          82|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_91               |   9|          2|   12|         24|
    |j_0_reg_115              |   9|          2|   31|         62|
    |s_0_reg_102              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   77|        159|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_91               |  12|   0|   12|          0|
    |i_reg_172                |  12|   0|   12|          0|
    |icmp_ln9_reg_192         |   1|   0|    1|          0|
    |j_0_reg_115              |  31|   0|   31|          0|
    |m_load_reg_187           |  32|   0|   32|          0|
    |s_0_reg_102              |  32|   0|   32|          0|
    |zext_ln9_reg_177         |  12|   0|   64|         52|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 139|   0|  191|         52|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   kernel10   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   kernel10   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   kernel10   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   kernel10   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   kernel10   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   kernel10   | return value |
|a_address0  | out |   11|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |   11|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_we0       | out |    1|  ap_memory |       b      |     array    |
|b_d0        | out |   32|  ap_memory |       b      |     array    |
|m_address0  | out |   11|  ap_memory |       m      |     array    |
|m_ce0       | out |    1|  ap_memory |       m      |     array    |
|m_q0        |  in |   32|  ap_memory |       m      |     array    |
+------------+-----+-----+------------+--------------+--------------+

