<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="top" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="fmap" src_type="ap_int&lt;128&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem0" hw_bitwidth="128" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="128" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="out" src_type="ap_int&lt;128&gt;*" src_isptr="1" src_bitwidth="128" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem1" hw_bitwidth="128" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="128" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="k0_1" src_type="ap_int&lt;64&gt;*" src_isptr="1" src_bitwidth="64" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem2" hw_bitwidth="64" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="k0_3" src_type="ap_int&lt;64&gt;*" src_isptr="1" src_bitwidth="64" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem3" hw_bitwidth="64" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="quant" src_type="ap_int&lt;16&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem4" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="offsets" src_type="ap_uint&lt;8&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="2">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem5" hw_bitwidth="8" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="D" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="IC" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="OC" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="batch" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="STRIDE_2" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="skip3" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128"/>
        </hw>
      </arg>
      <arg id="12" access_type="r" src_name="skip1" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136"/>
        </hw>
      </arg>
      <arg id="13" access_type="r" src_name="deform" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144"/>
        </hw>
      </arg>
      <arg id="14" access_type="r" src_name="relu1" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152"/>
        </hw>
      </arg>
      <arg id="15" access_type="r" src_name="relu3" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
