// Seed: 1193982273
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    inout id_2,
    input id_3,
    output id_4,
    input id_5,
    input id_6
);
  assign id_2 = id_3;
endmodule
