<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html401/loose.dtd">
<html>
<!-- Created on January 13, 2015 by texi2html 1.82
texi2html was written by: 
            Lionel Cons <Lionel.Cons@cern.ch> (original author)
            Karl Berry  <karl@freefriends.org>
            Olaf Bachmann <obachman@mathematik.uni-kl.de>
            and many others.
Maintained by: Many creative people.
Send bugs and suggestions to <texi2html-bug@nongnu.org>
-->
<head>
<title>vasm manual: 16. 6502 cpu module</title>

<meta name="description" content="vasm manual: 16. 6502 cpu module">
<meta name="keywords" content="vasm manual: 16. 6502 cpu module">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="texi2html 1.82">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.smallquotation {font-size: smaller}
pre.display {font-family: serif}
pre.format {font-family: serif}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
pre.smalldisplay {font-family: serif; font-size: smaller}
pre.smallexample {font-size: smaller}
pre.smallformat {font-family: serif; font-size: smaller}
pre.smalllisp {font-size: smaller}
span.roman {font-family:serif; font-weight:normal;}
span.sansserif {font-family:sans-serif; font-weight:normal;}
ul.toc {list-style: none}
-->
</style>


</head>

<body lang="en" bgcolor="#FFFFFF" text="#000000" link="#0000FF" vlink="#800080" alink="#FF0000">

<table cellpadding="1" cellspacing="1" border="0">
<tr><td valign="middle" align="left">[<a href="vasm_14.html#c16x_002fst10-cpu-module" title="Beginning of this chapter or previous chapter"> &lt;&lt; </a>]</td>
<td valign="middle" align="left">[<a href="vasm_16.html#ARM-cpu-module" title="Next chapter"> &gt;&gt; </a>]</td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left">[<a href="vasm_0.html#General-9" title="Cover (top) of document">Top</a>]</td>
<td valign="middle" align="left">[<a href="vasm_toc.html#SEC_Contents" title="Table of contents">Contents</a>]</td>
<td valign="middle" align="left">[Index]</td>
<td valign="middle" align="left">[<a href="vasm_abt.html#SEC_About" title="About (help)"> ? </a>]</td>
</tr></table>

<hr size="2">
<a name="g_t6502-cpu-module"></a>
<a name="g_t6502-cpu-module-1"></a>
<h1 class="chapter">16. 6502 cpu module</h1>
<p>This chapter documents the backend for the MOS/Rockwell 6502
microprocessor family.
</p>
<hr size="6">
<a name="Legal-16"></a>
<h2 class="section">16.1 Legal</h2>

<p>    This module is copyright in 2002,2006,2008-2012,2014 by Frank Wille.
</p>
<p>    This archive may be redistributed without modifications and used
    for non-commercial purposes.
</p>
<p>    Distributing modified versions and commercial usage needs my written
    consent.
</p>
<p>    Certain modules may fall under additional copyrights.
</p>

<hr size="6">
<a name="Additional-options-for-this-module-1"></a>
<h2 class="section">16.2 Additional options for this module</h2>

<p>This module provides the following additional options:
</p>
<dl compact="compact">
<dt> &lsquo;<samp>-c02</samp>&rsquo;</dt>
<dd><p>        Recognize all 65C02 instructions. This excludes DTV (&lsquo;<samp>-dtv</samp>&rsquo;)
        and illegal (&lsquo;<samp>-illegal</samp>&rsquo;) instructions.
    </p></dd>
<dt> &lsquo;<samp>-dtv</samp>&rsquo;</dt>
<dd><p>        Recognize the three additional C64-DTV instructions.
    </p></dd>
<dt> &lsquo;<samp>-illegal</samp>&rsquo;</dt>
<dd><p>        Allow &rsquo;illegal&rsquo; 6502 instructions to be recognized.
    </p></dd>
<dt> &lsquo;<samp>-opt-branch</samp>&rsquo;</dt>
<dd><p>        Enables &rsquo;optimization&rsquo; of B&lt;cc&gt; branches into
        &quot;B&lt;!cc&gt; *+3 ; JMP label&quot; sequences when necessary.
</p></dd>
</dl>

<hr size="6">
<a name="General-8"></a>
<h2 class="section">16.3 General</h2>

<p>This backend accepts 6502 family instructions as described in
the instruction set reference manuals from MOS and Rockwell, which are valid
for the following CPUs: 6502, 65C02, 65CE02, 65C102, 65C112, 6503, 6504, 6505,
6507, 6508, 6509, 6510, 6511, 65F11, 6512 - 6518, 65C00/21, 65C29,
6570, 6571, 6280, 6702, 740, 7501, 8500, 8502, 65802, 65816.
</p>
<p>The target address type is 16 bit.
</p>
<p>Instructions consist of one up to three bytes and require no alignment.
There is also no alignment requirement for sections and data.
</p>
<p>All known mnemonics for illegal instructions are recognized (e.g.
<code>dcm</code> and <code>dcp</code> refer to the same instruction). Some illegal
insructions (e.g. <code>$ab</code>) are known to show unpredictable behaviour,
or do not always work the same on different CPUs.
</p>
<hr size="6">
<a name="Extensions"></a>
<h2 class="section">16.4 Extensions</h2>

<p>This backend provides the following specific extensions:
</p>
<ul class="toc">
<li>- The parser understands a lo/hi-modifier to select low- or high-byte
 of a 16-bit word. The character <code>&lt;</code> is used to select the low-byte
 and <code>&gt;</code> for the high-byte. It has to be the first character before
 an expression.

</li><li>- When applying the operation <code>/256</code>, <code>%256</code> or <code>&amp;256</code>
 on a label, an appropriate lo/hi-byte relocation will automatically be
 generated.

</li></ul>

<hr size="6">
<a name="Optimizations-2"></a>
<h2 class="section">16.5 Optimizations</h2>

<p>This backend performs the following operand optimizations:
</p>
<ul class="toc">
<li>- Branches, where the destination is out of range, are translated
 into <code>B&lt;!cc&gt; *+3</code> and an absolute <code>JMP</code> instruction.

</li></ul>

<hr size="6">
<a name="Known-Problems-18"></a>
<h2 class="section">16.6 Known Problems</h2>

<p>    Some known problems of this module at the moment:
</p>
<ul class="toc">
<li>- None.

</li></ul>

<hr size="6">
<a name="Error-Messages-16"></a>
<h2 class="section">16.7 Error Messages</h2>

<p>This module has the following error messages:
</p>
<ul class="toc">
<li>- 2001: instruction not supported on selected architecture
</li><li>- 2002: trailing garbage in operand
</li><li>- 2003: missing closing parenthesis in addressing mode
</li><li>- 2004: data size %d not supported
</li><li>- 2005: relocation does not allow hi/lo modifier
</li><li>- 2006: operand doesn&rsquo;t fit into 8-bits
</li><li>- 2007: branch destination out of range

</li></ul>

<hr size="6">
<table cellpadding="1" cellspacing="1" border="0">
<tr><td valign="middle" align="left">[<a href="#g_t6502-cpu-module" title="Beginning of this chapter or previous chapter"> &lt;&lt; </a>]</td>
<td valign="middle" align="left">[<a href="vasm_16.html#ARM-cpu-module" title="Next chapter"> &gt;&gt; </a>]</td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left"> &nbsp; </td>
<td valign="middle" align="left">[<a href="vasm_0.html#General-9" title="Cover (top) of document">Top</a>]</td>
<td valign="middle" align="left">[<a href="vasm_toc.html#SEC_Contents" title="Table of contents">Contents</a>]</td>
<td valign="middle" align="left">[Index]</td>
<td valign="middle" align="left">[<a href="vasm_abt.html#SEC_About" title="About (help)"> ? </a>]</td>
</tr></table>
<p>
 <font size="-1">
  This document was generated by <em>Luis Panadero Guarde√±o</em> on <em>January 13, 2015</em> using <a href="http://www.nongnu.org/texi2html/"><em>texi2html 1.82</em></a>.
 </font>
 <br>

</p>
</body>
</html>
