#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov  6 16:00:02 2020
# Process ID: 9244
# Current directory: C:/Projects/Example/Vivado_Files/Regression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12252 C:\Projects\Example\Vivado_Files\Regression\Regression.xpr
# Log file: C:/Projects/Example/Vivado_Files/Regression/vivado.log
# Journal file: C:/Projects/Example/Vivado_Files/Regression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Example/Vivado_Files/Regression/Regression.xpr
INFO: [Project 1-313] Project file moved from 'C:/ECTE433_LabFiles/Regression' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward', nor could it be found using path 'C:/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix', nor could it be found using path 'C:/Users/manoh/Desktop/ECTE451/equation_matrix'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite', nor could it be found using path 'C:/Users/manoh/Desktop/ECTE451/backward_lite'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim', nor could it be found using path 'C:/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma', nor could it be found using path 'C:/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style', nor could it be found using path 'C:/Users/manoh/Desktop/ECTE451/axi_stream_new_style'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim', nor could it be found using path 'C:/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'custom_backward.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
custom_backward_xbar_0
custom_backward_ps7_0_axi_periph_0
custom_backward_rst_ps7_0_100M_0
custom_backward_axi_dma_0_0
custom_backward_xbar_1
custom_backward_axi_interconnect_0_0
custom_backward_backward_lite_0_0
custom_backward_axi_dma_1_0
custom_backward_equation_matrix_0_0
custom_backward_auto_pc_1
custom_backward_auto_us_2
custom_backward_auto_us_1
custom_backward_auto_us_0
custom_backward_auto_pc_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 846.395 ; gain = 216.289
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim C:/Projects/Example/Vivado_HLS_Files} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {custom_backward_axi_dma_0_0 custom_backward_axi_dma_1_0 custom_backward_equation_matrix_0_0 custom_backward_ps7_0_axi_periph_0 custom_backward_backward_lite_0_0 custom_backward_rst_ps7_0_100M_0 custom_backward_axi_interconnect_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:hls:backward_lite:1.0 - backward_lite_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding cell -- xilinx.com:hls:equation_matrix:1.0 - equation_matrix_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <custom_backward> from BD file <C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd>
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded custom_backward_axi_dma_1_0 (AXI Direct Memory Access 7.1) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded custom_backward_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 18 to revision 19
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 1901291323 to revision 1901312213
INFO: [IP_Flow 19-3422] Upgraded custom_backward_equation_matrix_0_0 (Equation_matrix 1.0) from revision 1901292152 to revision 2011061605
INFO: [IP_Flow 19-3422] Upgraded custom_backward_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 18 to revision 19
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded custom_backward_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [BD 41-2124] The block design file <C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ui/bd_493eacf1.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1617.652 ; gain = 21.797
export_ip_user_files -of_objects [get_ips {custom_backward_axi_dma_0_0 custom_backward_axi_dma_1_0 custom_backward_equation_matrix_0_0 custom_backward_ps7_0_axi_periph_0 custom_backward_backward_lite_0_0 custom_backward_rst_ps7_0_100M_0 custom_backward_axi_interconnect_0_0}] -no_script -sync -force -quiet
reset_run synth_1
reset_run custom_backward_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
[Fri Nov  6 16:15:16 2020] Launched custom_backward_processing_system7_0_0_synth_1, custom_backward_axi_dma_1_0_synth_1, custom_backward_axi_dma_0_0_synth_1, custom_backward_rst_ps7_0_100M_0_synth_1, custom_backward_equation_matrix_0_0_synth_1, custom_backward_backward_lite_0_0_synth_1, custom_backward_auto_us_0_synth_1, custom_backward_auto_us_1_synth_1, custom_backward_xbar_0_synth_1, custom_backward_auto_us_2_synth_1, custom_backward_xbar_1_synth_1, custom_backward_auto_pc_0_synth_1, custom_backward_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
custom_backward_processing_system7_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_processing_system7_0_0_synth_1/runme.log
custom_backward_axi_dma_1_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_axi_dma_1_0_synth_1/runme.log
custom_backward_axi_dma_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_axi_dma_0_0_synth_1/runme.log
custom_backward_rst_ps7_0_100M_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_rst_ps7_0_100M_0_synth_1/runme.log
custom_backward_equation_matrix_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_equation_matrix_0_0_synth_1/runme.log
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
custom_backward_auto_us_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_auto_us_0_synth_1/runme.log
custom_backward_auto_us_1_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_auto_us_1_synth_1/runme.log
custom_backward_xbar_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_xbar_0_synth_1/runme.log
custom_backward_auto_us_2_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_auto_us_2_synth_1/runme.log
custom_backward_xbar_1_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_xbar_1_synth_1/runme.log
custom_backward_auto_pc_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_auto_pc_0_synth_1/runme.log
custom_backward_auto_pc_1_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_auto_pc_1_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Fri Nov  6 16:15:17 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1617.652 ; gain = 0.000
open_bd_design {C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 1901312213 to revision 2011061641
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 145.091 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 145.091 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 145.091 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = f3327471a18a06a1; cache size = 145.091 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_2, cache-ID = 345cd45a3bd214f7; cache size = 145.091 MB.
[Fri Nov  6 16:43:06 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Fri Nov  6 16:43:06 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2210.172 ; gain = 0.000
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_0_0/custom_backward_axi_dma_0_0.dcp' for cell 'custom_backward_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_1_0/custom_backward_axi_dma_1_0.dcp' for cell 'custom_backward_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_backward_lite_0_0/custom_backward_backward_lite_0_0.dcp' for cell 'custom_backward_i/backward_lite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_equation_matrix_0_0/custom_backward_equation_matrix_0_0.dcp' for cell 'custom_backward_i/equation_matrix_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_processing_system7_0_0/custom_backward_processing_system7_0_0.dcp' for cell 'custom_backward_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_rst_ps7_0_100M_0/custom_backward_rst_ps7_0_100M_0.dcp' for cell 'custom_backward_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_xbar_1/custom_backward_xbar_1.dcp' for cell 'custom_backward_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0.dcp' for cell 'custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0.dcp' for cell 'custom_backward_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1.dcp' for cell 'custom_backward_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2.dcp' for cell 'custom_backward_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_xbar_0/custom_backward_xbar_0.dcp' for cell 'custom_backward_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1.dcp' for cell 'custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 14999 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'custom_backward_wrapper' is not ideal for floorplanning, since the cellview 'custom_backward_equation_matrix_0_0_equation_matrix' defined in file 'custom_backward_equation_matrix_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_processing_system7_0_0/custom_backward_processing_system7_0_0.xdc] for cell 'custom_backward_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_processing_system7_0_0/custom_backward_processing_system7_0_0.xdc] for cell 'custom_backward_i/processing_system7_0/inst'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_rst_ps7_0_100M_0/custom_backward_rst_ps7_0_100M_0_board.xdc] for cell 'custom_backward_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_rst_ps7_0_100M_0/custom_backward_rst_ps7_0_100M_0_board.xdc] for cell 'custom_backward_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_rst_ps7_0_100M_0/custom_backward_rst_ps7_0_100M_0.xdc] for cell 'custom_backward_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_rst_ps7_0_100M_0/custom_backward_rst_ps7_0_100M_0.xdc] for cell 'custom_backward_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_0_0/custom_backward_axi_dma_0_0.xdc] for cell 'custom_backward_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_0_0/custom_backward_axi_dma_0_0.xdc] for cell 'custom_backward_i/axi_dma_0/U0'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_1_0/custom_backward_axi_dma_1_0.xdc] for cell 'custom_backward_i/axi_dma_1/U0'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_1_0/custom_backward_axi_dma_1_0.xdc] for cell 'custom_backward_i/axi_dma_1/U0'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_0_0/custom_backward_axi_dma_0_0_clocks.xdc] for cell 'custom_backward_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_0_0/custom_backward_axi_dma_0_0_clocks.xdc] for cell 'custom_backward_i/axi_dma_0/U0'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_1_0/custom_backward_axi_dma_1_0_clocks.xdc] for cell 'custom_backward_i/axi_dma_1/U0'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_axi_dma_1_0/custom_backward_axi_dma_1_0_clocks.xdc] for cell 'custom_backward_i/axi_dma_1/U0'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_clocks.xdc] for cell 'custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_clocks.xdc] for cell 'custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_clocks.xdc] for cell 'custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_clocks.xdc] for cell 'custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_clocks.xdc] for cell 'custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_clocks.xdc] for cell 'custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2774.969 ; gain = 564.797
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2775.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instances

open_run: Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 2775.477 ; gain = 565.305
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_bd_design {C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:equation_matrix:1.0 [get_ips  custom_backward_equation_matrix_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_equation_matrix_0_0 (Equation_matrix 1.0) from revision 2011061605 to revision 2011061739
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_equation_matrix_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 157.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 157.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 157.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = f3327471a18a06a1; cache size = 157.341 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_2, cache-ID = 345cd45a3bd214f7; cache size = 157.341 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov  6 17:41:00 2020] Launched custom_backward_equation_matrix_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_equation_matrix_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_equation_matrix_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Fri Nov  6 17:41:01 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3069.813 ; gain = 0.000
report_ip_status -name ip_status 
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3119.645 ; gain = 17.961
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3119.645 ; gain = 17.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3119.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instances
  SRLC32E => SRL16E: 7 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3197.488 ; gain = 127.676
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3263.238 ; gain = 63.512
open_bd_design {C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd}
update_ip_catalog -disable_ip c:/Projects/Example/Vivado_HLS_Files/backward_lite/backward_lite/solution1/impl/ip/component.xml -repo_path c:/Projects/Example/Vivado_HLS_Files
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
report_ip_status -name ip_status
set_property  ip_repo_paths  {c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim c:/Projects/Example/Vivado_HLS_Files C:/Projects/Regression_newShape/HLS_IP/backward_lite} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:backward_lite:1.0 [get_ips  custom_backward_backward_lite_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/custom_backward.bd'
INFO: [IP_Flow 19-3422] Upgraded custom_backward_backward_lite_0_0 (Backward_lite 1.0) from revision 2011061641 to revision 2011111243
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_ARADDR' width 8 differs from original width 6
WARNING: [IP_Flow 19-4706] Upgraded port 's_axi_AXILiteS_AWADDR' width 8 differs from original width 6
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'custom_backward_backward_lite_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'custom_backward_backward_lite_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/Example/Vivado_Files/Regression/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips custom_backward_backward_lite_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Projects\Example\Vivado_Files\Regression\Regression.srcs\sources_1\bd\custom_backward\custom_backward.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_0_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_0_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_0_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/sim/custom_backward.vhd
VHDL Output written to : C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hdl/custom_backward_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_lite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block equation_matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_0/custom_backward_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_1/custom_backward_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_us_2/custom_backward_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_0/custom_backward_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_auto_pc_1/custom_backward_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward.hwh
Generated Block Design Tcl file C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/hw_handoff/custom_backward_bd.tcl
Generated Hardware Definition File C:/Projects/Example/Vivado_Files/Regression/Regression.srcs/sources_1/bd/custom_backward/synth/custom_backward.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_0, cache-ID = 160be3f11b4d70a7; cache size = 159.343 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_pc_1, cache-ID = b06d29d4be7f4ec1; cache size = 159.343 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_0, cache-ID = f3327471a18a06a1; cache size = 159.343 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_1, cache-ID = f3327471a18a06a1; cache size = 159.343 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP custom_backward_auto_us_2, cache-ID = 345cd45a3bd214f7; cache size = 159.343 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov 11 12:47:20 2020] Launched custom_backward_backward_lite_0_0_synth_1, synth_1...
Run output will be captured here:
custom_backward_backward_lite_0_0_synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/custom_backward_backward_lite_0_0_synth_1/runme.log
synth_1: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/synth_1/runme.log
[Wed Nov 11 12:47:20 2020] Launched impl_1...
Run output will be captured here: C:/Projects/Example/Vivado_Files/Regression/Regression.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3471.559 ; gain = 36.297
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 07:21:44 2020...
