<h1 id="Design/VerificationStatus07/24/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Partial read --&gt; need to increase op que depth - DONE  </li></ul></li><li>Verification<br/><ul><li>Run TT debug test case, include in random regressions  </li><li>2.2 Regression pass rate 99.71%<ul><li>Samsung config fail</li></ul></li><li>OTT limit verification pending<br/><ul><li>Will be done this week after AIU is tested.</li></ul></li><li>CCP scoreboard in NCB.</li></ul></li></ul><h1 id="Design/VerificationStatus07/24/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>new assertions added</li><li>Area reductions: flop count in OTT reduced.</li><li>Fix snoop channel to add flop when pipe stage is required</li></ul></li><li>Verification<br/><ul><li>2.2 regression pass rate 98.60%<br/><ul><li>Isolation mode failures: 3 checker issues fixed.</li><li>Heart beat failures</li></ul></li><li>OTT limit verification in progress (only on Samsung config)<ul><li>Sanity checking looks ok</li><li>Checks will be added.</li><li>Stimulus will be more random.</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus07/24/2017-LLC:">LLC:</h1><ul><li>RTL<ul><li>Potentially have a separate LLC ram (CCP) and scratch pad RAM. Will be less bug ridden because we dont have to take care of conflicts between an LLC access and a scratch pad access to the CCP at the same time. Might add more area? (Depending on customer use case)</li></ul></li><li>Verification<br/><ul><li>N/A</li></ul></li></ul><h1 id="Design/VerificationStatus07/24/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>Unoptflat 1 bug pending</li></ul></li><li>Verification<br/><ul><li>CCP SB integration done - &gt; Enable in regression today 7/24</li><li>2.2 regression pass rate 95.95%</li><li>Oski assertion integration pending, Oski fix needed. </li><li>un-initialized CCP test case -&gt; Send waveform today 7/24</li></ul></li></ul><h1 id="Design/VerificationStatus07/24/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>Skyrunner compile fixed</li><li>QOS X issue fixed</li><li>DCE 64 bit interface changes in progress. Will do DCE changes first and that will be merged into master. Top level will be done next.</li></ul></li><li>Verification<ul><li>ECC SFI checks need to be pushed. Will push these changes today.</li><li>Fault checker correctable and fsc correctable being added today.</li></ul></li></ul><h1 id="Design/VerificationStatus07/24/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>File 2 documentation and one RTL bug regarding way block</li><li>Clean up the ECC table when SF is enabled and disabled</li><li>DCE JIRA clean up fro top level port </li><li>Tag filter ECC celan up fix - DONE   </li><li>Timing violations that might need to be fixed</li></ul></li><li>Verification<ul><li>2.2 Regression pass rate 99.2%<ul><li>3 signatures for power test</li></ul></li><li>Verify that tag filter ECC clean up fix works.</li><li>Tie sfi_slv_req_data/protbits to 0 at dce_tb_top.</li></ul></li></ul><h1 id="Design/VerificationStatus07/24/2017-CCP:">CCP: </h1><ul><li>RTL</li><li>Verification<br/><ul><li>Bring up the CCP checker on multiple NCB in progress.  </li></ul></li></ul><h1 id="Design/VerificationStatus07/24/2017-System">System</h1><ul><li>RTL<br/><ul><li>DCE data width clean up</li><li>Synthesis <br/><ul><li>working on standalone synthesis automation for 3.0</li><li>DCE violating 100ps. Might have some other violations. Need to check with Khaleel</li></ul></li></ul></li><li>Verification<ul><li>DCE correctable error injections should now be done on reads. Will be done today.</li><li>2.2 Regressions <ul><li>Fsys - 31.25%<ul><li>Resiliency related compile failures </li></ul></li><li>Psys - 54.93%<ul><li>Resiliency related compile failures</li><li>Checker issues related to victim buffer and coarse vectors, fixes done</li></ul></li></ul></li></ul></li></ul>