# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proiect_SSC.srcs/sources_1/new/SPI_master.vhd" \
"../../../../Proiect_SSC.srcs/sources_1/new/clk_divider.vhd" \
"../../../../Proiect_SSC.srcs/sources_1/new/debounce.vhd" \
"../../../../Proiect_SSC.srcs/sources_1/new/displ7seg.vhd" \
"../../../../Proiect_SSC.srcs/sources_1/new/mod_accelerometer.vhd" \
"../../../../Proiect_SSC.srcs/sources_1/new/main.vhd" \

# Do not sort compile order
nosort
