$date
	Sat Mar 25 14:42:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_sub $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ clock $end
$var reg 1 % en $end
$var reg 1 & resetn $end
$scope module u_sub $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 1 $ clock $end
$var wire 1 % en $end
$var wire 1 & resetn $end
$var reg 8 ) y [7:0] $end
$scope function sub $end
$var reg 8 * a [7:0] $end
$var reg 8 + b [7:0] $end
$var reg 8 , sub [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
b0 )
b0 (
b0 '
0&
0%
0$
b0 #
b0 "
b0 !
$end
#10
1$
#20
0$
#30
1$
#40
0$
#50
1$
#60
0$
#70
1$
#80
0$
#90
1$
#100
1&
0$
#110
b11 #
b11 (
b10 "
b10 '
1$
#120
0$
#130
b101 #
b101 (
b100 "
b100 '
1%
1$
#140
0$
#150
b11111111 !
b11111111 )
b11110 #
b11110 (
b1010 "
b1010 '
b11111111 ,
b100 *
b101 +
1$
#160
0$
#170
b11101100 !
b11101100 )
0%
b1011 #
b1011 (
b100001 "
b100001 '
b11101100 ,
b1010 *
b11110 +
1$
#180
0$
#190
1%
b110010 #
b110010 (
b1100100 "
b1100100 '
1$
#200
0$
#210
b110010 !
b110010 )
b110010 ,
b1100100 *
b110010 +
1$
#220
0$
#230
1$
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
#290
1$
#300
0$
#310
1$
