--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pc_module.twx pc_module.ncd -o pc_module.twr pc_module.pcf

Design file:              pc_module.ncd
Physical constraint file: pc_module.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
jmp<0>      |    0.550(R)|    0.652(R)|clk_BUFGP         |   0.000|
jmp<1>      |    0.008(R)|    1.086(R)|clk_BUFGP         |   0.000|
jmp<2>      |    0.559(R)|    0.644(R)|clk_BUFGP         |   0.000|
jmp<3>      |    0.076(R)|    1.032(R)|clk_BUFGP         |   0.000|
jmp<4>      |    0.217(R)|    0.919(R)|clk_BUFGP         |   0.000|
jmp<5>      |    1.161(R)|    0.321(R)|clk_BUFGP         |   0.000|
jmp<6>      |    1.443(R)|    0.099(R)|clk_BUFGP         |   0.000|
jmp<7>      |    1.305(R)|    0.102(R)|clk_BUFGP         |   0.000|
sel         |    2.063(R)|    0.350(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
pc_out<0>   |    7.498(R)|clk_BUFGP         |   0.000|
pc_out<1>   |    7.853(R)|clk_BUFGP         |   0.000|
pc_out<2>   |    7.612(R)|clk_BUFGP         |   0.000|
pc_out<3>   |    7.575(R)|clk_BUFGP         |   0.000|
pc_out<4>   |    7.864(R)|clk_BUFGP         |   0.000|
pc_out<5>   |    7.334(R)|clk_BUFGP         |   0.000|
pc_out<6>   |    7.472(R)|clk_BUFGP         |   0.000|
pc_out<7>   |    7.346(R)|clk_BUFGP         |   0.000|
r15<0>      |    7.833(R)|clk_BUFGP         |   0.000|
r15<1>      |    7.883(R)|clk_BUFGP         |   0.000|
r15<2>      |    8.922(R)|clk_BUFGP         |   0.000|
r15<3>      |    8.935(R)|clk_BUFGP         |   0.000|
r15<4>      |    8.607(R)|clk_BUFGP         |   0.000|
r15<5>      |    9.898(R)|clk_BUFGP         |   0.000|
r15<6>      |    9.668(R)|clk_BUFGP         |   0.000|
r15<7>      |   10.115(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.901|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 13 12:39:34 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4485 MB



