Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jul  3 09:10:01 2025
| Host         : DESKTOP-J99RCCM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_top_timing_summary_routed.rpt -pb my_top_timing_summary_routed.pb -rpx my_top_timing_summary_routed.rpx -warn_on_violation
| Design       : my_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_my_btn_debounce/clean_btn_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.415        0.000                      0                   28        0.209        0.000                      0                   28        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.415        0.000                      0                   28        0.209        0.000                      0                   28        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.704ns (19.657%)  route 2.877ns (80.343%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          1.185     8.609    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  u_tick_generator/r_tick_count[16]_i_1/O
                         net (fo=1, routed)           0.000     8.733    u_tick_generator/r_tick_count_0[16]
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[16]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.032    15.148    u_tick_generator/r_tick_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.704ns (19.684%)  route 2.872ns (80.316%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          1.180     8.604    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     8.728 r  u_tick_generator/r_tick_count[15]_i_1/O
                         net (fo=1, routed)           0.000     8.728    u_tick_generator/r_tick_count_0[15]
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.031    15.147    u_tick_generator/r_tick_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.704ns (20.932%)  route 2.659ns (79.068%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          0.967     8.391    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.515 r  u_tick_generator/r_tick_count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.515    u_tick_generator/r_tick_count_0[9]
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.031    15.122    u_tick_generator/r_tick_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.377%)  route 2.589ns (78.623%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          0.897     8.321    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I1_O)        0.124     8.445 r  u_tick_generator/r_tick_count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.445    u_tick_generator/r_tick_count_0[8]
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[8]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.031    15.120    u_tick_generator/r_tick_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.704ns (21.390%)  route 2.587ns (78.610%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          0.895     8.319    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.443 r  u_tick_generator/r_tick_count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.443    u_tick_generator/r_tick_count_0[12]
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[12]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.031    15.122    u_tick_generator/r_tick_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.422%)  route 2.582ns (78.577%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          0.890     8.314    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.438 r  u_tick_generator/r_tick_count[11]_i_1/O
                         net (fo=1, routed)           0.000     8.438    u_tick_generator/r_tick_count_0[11]
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  u_tick_generator/r_tick_count_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.029    15.120    u_tick_generator/r_tick_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.859ns (57.248%)  route 1.388ns (42.752%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.626     5.147    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  u_tick_generator/r_tick_count_reg[2]/Q
                         net (fo=2, routed)           0.445     6.048    u_tick_generator/r_tick_count[2]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.705 r  u_tick_generator/r_tick_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.705    u_tick_generator/r_tick_count0_carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  u_tick_generator/r_tick_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.822    u_tick_generator/r_tick_count0_carry__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.145 r  u_tick_generator/r_tick_count0_carry__1/O[1]
                         net (fo=1, routed)           0.943     8.089    u_tick_generator/data0[10]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.306     8.395 r  u_tick_generator/r_tick_count[10]_i_1/O
                         net (fo=1, routed)           0.000     8.395    u_tick_generator/r_tick_count_0[10]
    SLICE_X3Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[10]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.031    15.120    u_tick_generator/r_tick_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.704ns (21.744%)  route 2.534ns (78.256%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          0.841     8.265    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.124     8.389 r  u_tick_generator/r_tick_count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.389    u_tick_generator/r_tick_count_0[4]
    SLICE_X1Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.029    15.117    u_tick_generator/r_tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.704ns (21.549%)  route 2.563ns (78.451%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          0.871     8.294    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124     8.418 r  u_tick_generator/r_tick_count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.418    u_tick_generator/r_tick_count_0[14]
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[14]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.031    15.147    u_tick_generator/r_tick_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 u_tick_generator/r_tick_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.704ns (21.811%)  route 2.524ns (78.189%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y33          FDCE                                         r  u_tick_generator/r_tick_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  u_tick_generator/r_tick_count_reg[15]/Q
                         net (fo=2, routed)           1.692     7.300    u_tick_generator/r_tick_count[15]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.124     7.424 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          0.831     8.255    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I1_O)        0.124     8.379 r  u_tick_generator/r_tick_count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.379    u_tick_generator/r_tick_count_0[7]
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.031    15.120    u_tick_generator/r_tick_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/previous_btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    u_my_btn_debounce/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  u_my_btn_debounce/previous_btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  u_my_btn_debounce/previous_btn_state_reg/Q
                         net (fo=5, routed)           0.117     1.753    u_my_btn_debounce/previous_btn_state
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.048     1.801 r  u_my_btn_debounce/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    u_my_btn_debounce/counter[2]_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    u_my_btn_debounce/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.107     1.592    u_my_btn_debounce/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/previous_btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    u_my_btn_debounce/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  u_my_btn_debounce/previous_btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  u_my_btn_debounce/previous_btn_state_reg/Q
                         net (fo=5, routed)           0.118     1.754    u_my_btn_debounce/previous_btn_state
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  u_my_btn_debounce/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    u_my_btn_debounce/counter[0]_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    u_my_btn_debounce/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.092     1.577    u_my_btn_debounce/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/previous_btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    u_my_btn_debounce/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  u_my_btn_debounce/previous_btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  u_my_btn_debounce/previous_btn_state_reg/Q
                         net (fo=5, routed)           0.117     1.753    u_my_btn_debounce/previous_btn_state
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.798 r  u_my_btn_debounce/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    u_my_btn_debounce/counter[1]_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    u_my_btn_debounce/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.091     1.576    u_my_btn_debounce/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    u_my_btn_debounce/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_my_btn_debounce/counter_reg[1]/Q
                         net (fo=5, routed)           0.144     1.758    u_my_btn_debounce/counter_reg[1]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  u_my_btn_debounce/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.803    u_my_btn_debounce/counter[3]_i_2_n_0
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    u_my_btn_debounce/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  u_my_btn_debounce/counter_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.092     1.564    u_my_btn_debounce/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.504%)  route 0.207ns (52.496%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  u_tick_generator/r_tick_count_reg[0]/Q
                         net (fo=3, routed)           0.207     1.818    u_tick_generator/r_tick_count[0]
    SLICE_X3Y30          LUT1 (Prop_lut1_I0_O)        0.046     1.864 r  u_tick_generator/r_tick_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    u_tick_generator/r_tick_count_0[0]
    SLICE_X3Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.105     1.575    u_tick_generator/r_tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.836%)  route 0.273ns (54.164%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_tick_generator/r_tick_count_reg[5]/Q
                         net (fo=2, routed)           0.107     1.719    u_tick_generator/r_tick_count[5]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  u_tick_generator/r_tick_count[16]_i_2/O
                         net (fo=17, routed)          0.166     1.930    u_tick_generator/r_tick_count[16]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.975 r  u_tick_generator/r_tick_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.975    u_tick_generator/r_tick_count_0[7]
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092     1.563    u_tick_generator/r_tick_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.746%)  route 0.274ns (54.254%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_tick_generator/r_tick_count_reg[5]/Q
                         net (fo=2, routed)           0.107     1.719    u_tick_generator/r_tick_count[5]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  u_tick_generator/r_tick_count[16]_i_2/O
                         net (fo=17, routed)          0.167     1.931    u_tick_generator/r_tick_count[16]_i_2_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.976 r  u_tick_generator/r_tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.976    u_tick_generator/r_tick_count_0[5]
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.091     1.562    u_tick_generator/r_tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.298%)  route 0.279ns (54.702%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  u_tick_generator/r_tick_count_reg[1]/Q
                         net (fo=2, routed)           0.153     1.765    u_tick_generator/r_tick_count[1]
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  u_tick_generator/r_tick_count[16]_i_3/O
                         net (fo=17, routed)          0.125     1.935    u_tick_generator/r_tick_count[16]_i_3_n_0
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.045     1.980 r  u_tick_generator/r_tick_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.980    u_tick_generator/r_tick_count_0[1]
    SLICE_X3Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.092     1.562    u_tick_generator/r_tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.361ns (63.206%)  route 0.210ns (36.794%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_tick_generator/r_tick_count_reg[4]/Q
                         net (fo=2, routed)           0.110     1.721    u_tick_generator/r_tick_count[4]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.830 r  u_tick_generator/r_tick_count0_carry/O[3]
                         net (fo=1, routed)           0.100     1.930    u_tick_generator/data0[4]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.111     2.041 r  u_tick_generator/r_tick_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.041    u_tick_generator/r_tick_count_0[4]
    SLICE_X1Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  u_tick_generator/r_tick_count_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.091     1.561    u_tick_generator/r_tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.231ns (38.948%)  route 0.362ns (61.052%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    u_tick_generator/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_tick_generator/r_tick_count_reg[5]/Q
                         net (fo=2, routed)           0.107     1.719    u_tick_generator/r_tick_count[5]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  u_tick_generator/r_tick_count[16]_i_2/O
                         net (fo=17, routed)          0.255     2.019    u_tick_generator/r_tick_count[16]_i_2_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.045     2.064 r  u_tick_generator/r_tick_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.064    u_tick_generator/r_tick_count_0[10]
    SLICE_X3Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    u_tick_generator/clk_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  u_tick_generator/r_tick_count_reg[10]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.092     1.577    u_tick_generator/r_tick_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    u_my_btn_debounce/clean_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    u_my_btn_debounce/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    u_my_btn_debounce/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    u_my_btn_debounce/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    u_my_btn_debounce/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    u_my_btn_debounce/previous_btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    u_tick_generator/r_tick_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    u_tick_generator/r_tick_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    u_tick_generator/r_tick_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    u_my_btn_debounce/clean_btn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    u_my_btn_debounce/clean_btn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    u_my_btn_debounce/clean_btn_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    u_my_btn_debounce/clean_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    u_my_btn_debounce/counter_reg[3]/C



