vendor_name = ModelSim
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Gates.vhdl
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Sequence_generator_struct.vhdl
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/TopLevel.vhdl
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/testbench.vhdl
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/mod_2^n_counter.vhdl
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/Flipflops.vhdl
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/DUT.vhdl
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/logic_unit.vhdl
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-3/Sync-Counter-n/db/Sequence-Generator-Structural.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \add_instance|counter|ng:0:dfff|Q\, add_instance|counter|\ng:0:dfff|Q, DUT, 1
instance = comp, \add_instance|counter|ng:1:dfff|Q\, add_instance|counter|\ng:1:dfff|Q, DUT, 1
instance = comp, \add_instance|counter|ng:2:dfff|Q\, add_instance|counter|\ng:2:dfff|Q, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
instance = comp, \output_vector[2]~I\, output_vector[2], DUT, 1
instance = comp, \output_vector[3]~I\, output_vector[3], DUT, 1
