--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (0.644 - 0.802)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y8.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y8.G2       net (fanout=1)        0.362   ftop/clkN210/locked_d
    SLICE_X57Y8.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (1.125ns logic, 0.362ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y8.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y8.BX       net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X57Y8.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.695ns logic, 0.645ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.952ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.163ns (0.805 - 0.642)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y8.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y8.G2       net (fanout=1)        0.290   ftop/clkN210/locked_d
    SLICE_X57Y8.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.825ns logic, 0.290ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y8.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y8.BX       net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X57Y8.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.481ns logic, 0.516ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y41.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 263280 paths analyzed, 4661 endpoints analyzed, 1574 failing endpoints
 1574 timing errors detected. (1564 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  14.889ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.981ns (Levels of Logic = 8)
  Clock Path Skew:      0.092ns (0.880 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y66.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N70
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X110Y68.SR     net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N70
    SLICE_X110Y68.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.981ns (5.688ns logic, 9.293ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.789ns (Levels of Logic = 8)
  Clock Path Skew:      0.067ns (0.880 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X93Y115.G1     net (fanout=4)        1.432   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X93Y115.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826
    SLICE_X93Y115.F2     net (fanout=1)        0.314   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826/O
    SLICE_X93Y115.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X96Y109.F2     net (fanout=3)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y66.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N70
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X110Y68.SR     net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N70
    SLICE_X110Y68.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.789ns (5.579ns logic, 9.210ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.790ns (Levels of Logic = 8)
  Clock Path Skew:      0.070ns (0.858 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X111Y67.F1     net (fanout=40)       1.330   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpRespF/N66
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X111Y65.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpRespF/N66
    SLICE_X111Y65.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     14.790ns (5.649ns logic, 9.141ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.790ns (Levels of Logic = 8)
  Clock Path Skew:      0.098ns (0.886 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y67.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y67.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N36
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X111Y70.SR     net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_cpRespF/N36
    SLICE_X111Y70.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     14.790ns (5.688ns logic, 9.102ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.598ns (Levels of Logic = 8)
  Clock Path Skew:      0.045ns (0.858 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X93Y115.G1     net (fanout=4)        1.432   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X93Y115.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826
    SLICE_X93Y115.F2     net (fanout=1)        0.314   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826/O
    SLICE_X93Y115.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X96Y109.F2     net (fanout=3)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X111Y67.F1     net (fanout=40)       1.330   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpRespF/N66
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X111Y65.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpRespF/N66
    SLICE_X111Y65.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     14.598ns (5.540ns logic, 9.058ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.598ns (Levels of Logic = 8)
  Clock Path Skew:      0.073ns (0.886 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X93Y115.G1     net (fanout=4)        1.432   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X93Y115.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826
    SLICE_X93Y115.F2     net (fanout=1)        0.314   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826/O
    SLICE_X93Y115.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X96Y109.F2     net (fanout=3)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y67.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y67.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N36
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X111Y70.SR     net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_cpRespF/N36
    SLICE_X111Y70.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     14.598ns (5.579ns logic, 9.019ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.439ns (Levels of Logic = 8)
  Clock Path Skew:      0.052ns (0.840 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X109Y68.F4     net (fanout=40)       0.703   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X109Y68.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpRespF/N64
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X110Y63.SR     net (fanout=1)        1.241   ftop/gbe0/dcp_dcp_cpRespF/N64
    SLICE_X110Y63.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     14.439ns (5.649ns logic, 8.790ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.437ns (Levels of Logic = 8)
  Clock Path Skew:      0.067ns (0.880 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y124.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X92Y114.G4     net (fanout=6)        1.090   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X92Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398120
    SLICE_X96Y109.G4     net (fanout=1)        0.751   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398120
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y66.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N70
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X110Y68.SR     net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N70
    SLICE_X110Y68.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.437ns (5.662ns logic, 8.775ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.441ns (Levels of Logic = 8)
  Clock Path Skew:      0.092ns (0.880 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X109Y66.G4     net (fanout=7)        0.896   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X109Y66.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X110Y66.F1     net (fanout=40)       0.852   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N70
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X110Y68.SR     net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N70
    SLICE_X110Y68.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.441ns (5.633ns logic, 8.808ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.351ns (Levels of Logic = 8)
  Clock Path Skew:      0.070ns (0.858 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X111Y66.G1     net (fanout=40)       1.334   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X111Y66.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N76
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X111Y64.SR     net (fanout=1)        0.523   ftop/gbe0/dcp_dcp_cpRespF/N78
    SLICE_X111Y64.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<0>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.351ns (5.648ns logic, 8.703ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.325ns (Levels of Logic = 7)
  Clock Path Skew:      0.092ns (0.880 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y108.F4     net (fanout=5)        0.338   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y108.X      Tilo                  0.601   ftop/gbe0/N6
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request11
    SLICE_X97Y104.G2     net (fanout=1)        0.554   ftop/gbe0/N6
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y66.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N70
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X110Y68.SR     net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N70
    SLICE_X110Y68.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.325ns (5.126ns logic, 9.199ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.251ns (Levels of Logic = 8)
  Clock Path Skew:      0.030ns (0.818 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X107Y66.G1     net (fanout=40)       1.058   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X107Y66.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N18
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X107Y64.SR     net (fanout=1)        0.699   ftop/gbe0/dcp_dcp_cpRespF/N20
    SLICE_X107Y64.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     14.251ns (5.648ns logic, 8.603ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.247ns (Levels of Logic = 8)
  Clock Path Skew:      0.027ns (0.840 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X93Y115.G1     net (fanout=4)        1.432   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X93Y115.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826
    SLICE_X93Y115.F2     net (fanout=1)        0.314   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826/O
    SLICE_X93Y115.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X96Y109.F2     net (fanout=3)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X109Y68.F4     net (fanout=40)       0.703   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X109Y68.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpRespF/N64
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X110Y63.SR     net (fanout=1)        1.241   ftop/gbe0/dcp_dcp_cpRespF/N64
    SLICE_X110Y63.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     14.247ns (5.540ns logic, 8.707ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.246ns (Levels of Logic = 8)
  Clock Path Skew:      0.045ns (0.858 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y124.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X92Y114.G4     net (fanout=6)        1.090   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X92Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398120
    SLICE_X96Y109.G4     net (fanout=1)        0.751   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398120
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X111Y67.F1     net (fanout=40)       1.330   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X111Y67.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpRespF/N66
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X111Y65.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcp_cpRespF/N66
    SLICE_X111Y65.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     14.246ns (5.623ns logic, 8.623ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.239ns (Levels of Logic = 8)
  Clock Path Skew:      0.052ns (0.840 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X109Y64.F2     net (fanout=40)       0.800   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X109Y64.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpRespF/N74
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X111Y62.SR     net (fanout=1)        0.944   ftop/gbe0/dcp_dcp_cpRespF/N74
    SLICE_X111Y62.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     14.239ns (5.649ns logic, 8.590ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.249ns (Levels of Logic = 8)
  Clock Path Skew:      0.067ns (0.880 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X93Y115.G1     net (fanout=4)        1.432   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X93Y115.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826
    SLICE_X93Y115.F2     net (fanout=1)        0.314   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040826/O
    SLICE_X93Y115.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X96Y109.F2     net (fanout=3)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X109Y66.G4     net (fanout=7)        0.896   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X109Y66.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X110Y66.F1     net (fanout=40)       0.852   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N70
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X110Y68.SR     net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N70
    SLICE_X110Y68.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.249ns (5.524ns logic, 8.725ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.330ns (Levels of Logic = 8)
  Clock Path Skew:      0.156ns (0.880 - 0.724)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y119.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X95Y118.F1     net (fanout=4)        0.499   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X95Y118.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040853
    SLICE_X93Y115.F1     net (fanout=1)        0.813   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040853
    SLICE_X93Y115.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X96Y109.F2     net (fanout=3)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y66.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N70
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X110Y68.SR     net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N70
    SLICE_X110Y68.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.330ns (5.554ns logic, 8.776ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.246ns (Levels of Logic = 8)
  Clock Path Skew:      0.073ns (0.886 - 0.813)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y124.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X92Y114.G4     net (fanout=6)        1.090   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X92Y114.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398120
    SLICE_X96Y109.G4     net (fanout=1)        0.751   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398120
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y67.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y67.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N36
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X111Y70.SR     net (fanout=1)        1.016   ftop/gbe0/dcp_dcp_cpRespF/N36
    SLICE_X111Y70.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     14.246ns (5.662ns logic, 8.584ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.314ns (Levels of Logic = 8)
  Clock Path Skew:      0.151ns (0.880 - 0.729)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y116.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X95Y118.F2     net (fanout=2)        0.382   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X95Y118.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040853
    SLICE_X93Y115.F1     net (fanout=1)        0.813   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040853
    SLICE_X93Y115.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10408136
    SLICE_X96Y109.F2     net (fanout=3)        0.580   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X108Y66.G1     net (fanout=7)        0.993   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X108Y66.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF/N01
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0d11
    SLICE_X110Y66.F4     net (fanout=40)       1.240   ftop/gbe0/dcp_dcp_cpRespF/d0d1
    SLICE_X110Y66.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N70
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X110Y68.SR     net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N70
    SLICE_X110Y68.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.314ns (5.655ns logic, 8.659ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.196ns (Levels of Logic = 8)
  Clock Path Skew:      0.052ns (0.840 - 0.788)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X92Y117.G4     net (fanout=6)        1.298   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X92Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1040893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.G3     net (fanout=1)        1.061   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039893
    SLICE_X96Y109.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10398136
    SLICE_X96Y109.F3     net (fanout=5)        0.050   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1039
    SLICE_X96Y109.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.F2     net (fanout=1)        0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y106.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.G1     net (fanout=1)        0.374   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X97Y104.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<44>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X111Y79.G2     net (fanout=19)       2.508   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X111Y79.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X109Y66.G4     net (fanout=7)        0.896   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X109Y66.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X109Y68.F3     net (fanout=40)       0.612   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X109Y68.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpRespF/N64
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X110Y63.SR     net (fanout=1)        1.241   ftop/gbe0/dcp_dcp_cpRespF/N64
    SLICE_X110Y63.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     14.196ns (5.594ns logic, 8.602ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.689ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (6.969 - 0.772)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y176.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X102Y186.BX    net (fanout=1)        0.437   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X102Y186.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.689ns (1.252ns logic, 0.437ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.733ns (Levels of Logic = 0)
  Clock Path Skew:      6.224ns (6.986 - 0.762)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X104Y192.BX    net (fanout=1)        0.481   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X104Y192.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.733ns (1.252ns logic, 0.481ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 0)
  Clock Path Skew:      6.210ns (6.977 - 0.767)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X103Y188.BX    net (fanout=1)        0.668   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X103Y188.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (1.212ns logic, 0.668ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 0)
  Clock Path Skew:      6.189ns (6.969 - 0.780)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y174.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X102Y187.BY    net (fanout=1)        0.614   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X102Y187.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (1.287ns logic, 0.614ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 0)
  Clock Path Skew:      6.209ns (6.969 - 0.760)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y178.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X103Y187.BY    net (fanout=1)        0.653   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X103Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.272ns logic, 0.653ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 0)
  Clock Path Skew:      6.219ns (6.986 - 0.767)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X104Y192.BY    net (fanout=1)        0.659   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X104Y192.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (1.287ns logic, 0.659ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (6.969 - 0.772)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y177.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X102Y186.BY    net (fanout=1)        3.968   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X102Y186.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (1.287ns logic, 3.968ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.359ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (6.977 - 0.780)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y175.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X103Y188.BY    net (fanout=1)        4.087   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X103Y188.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.359ns (1.272ns logic, 4.087ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 0)
  Clock Path Skew:      6.209ns (6.969 - 0.760)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y179.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X103Y187.BX    net (fanout=1)        4.325   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X103Y187.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (1.212ns logic, 4.325ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.741ns (Levels of Logic = 0)
  Clock Path Skew:      6.220ns (6.969 - 0.749)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y181.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X102Y187.BX    net (fanout=1)        4.489   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X102Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.741ns (1.252ns logic, 4.489ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y137.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X98Y139.BX     net (fanout=2)        0.329   ftop/gbe0/rxDCPMesg<25>
    SLICE_X98Y139.CLK    Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.244ns logic, 0.329ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.337 - 0.295)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y83.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47
    SLICE_X96Y83.BY      net (fanout=2)        0.328   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<47>
    SLICE_X96Y83.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<47>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.289ns logic, 0.328ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.337 - 0.295)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y83.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_47
    SLICE_X96Y83.BY      net (fanout=2)        0.328   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<47>
    SLICE_X96Y83.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<47>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem48.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.290ns logic, 0.328ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.278 - 0.264)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y90.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37
    SLICE_X88Y92.BY      net (fanout=2)        0.315   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<37>
    SLICE_X88Y92.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<37>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.289ns logic, 0.315ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.278 - 0.264)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y90.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37
    SLICE_X88Y92.BY      net (fanout=2)        0.315   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<37>
    SLICE_X88Y92.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<37>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.290ns logic, 0.315ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.234ns (0.830 - 0.596)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_39 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y72.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpRespAF_dD_OUT<39>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_39
    SLICE_X107Y70.BX     net (fanout=2)        0.356   ftop/gbe0/dcp_cpRespAF_dD_OUT<39>
    SLICE_X107Y70.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.479ns logic, 0.356ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y137.YQ     Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X98Y139.BY     net (fanout=2)        0.333   ftop/gbe0/rxDCPMesg<24>
    SLICE_X98Y139.CLK    Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.289ns logic, 0.333ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.011 - 0.025)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y84.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X88Y87.BY      net (fanout=2)        0.337   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X88Y87.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.289ns logic, 0.337ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.011 - 0.025)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y84.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X88Y87.BY      net (fanout=2)        0.337   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X88Y87.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.290ns logic, 0.337ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_38 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.234ns (0.830 - 0.596)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_38 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y72.YQ     Tcko                  0.477   ftop/gbe0/dcp_cpRespAF_dD_OUT<39>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_38
    SLICE_X107Y70.BY     net (fanout=2)        0.311   ftop/gbe0/dcp_cpRespAF_dD_OUT<38>
    SLICE_X107Y70.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<39>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_38
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.599ns logic, 0.311ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X94Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X94Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X94Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X94Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_21/SR
  Location pin: SLICE_X104Y40.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_21/SR
  Location pin: SLICE_X104Y40.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_20/SR
  Location pin: SLICE_X104Y40.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<21>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_20/SR
  Location pin: SLICE_X104Y40.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<23>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_23/SR
  Location pin: SLICE_X104Y45.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<23>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_23/SR
  Location pin: SLICE_X104Y45.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<23>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_22/SR
  Location pin: SLICE_X104Y45.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<23>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_22/SR
  Location pin: SLICE_X104Y45.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<15>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_15/SR
  Location pin: SLICE_X102Y36.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<15>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_15/SR
  Location pin: SLICE_X102Y36.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<15>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_14/SR
  Location pin: SLICE_X102Y36.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<15>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_14/SR
  Location pin: SLICE_X102Y36.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.580 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X92Y169.G4     net (fanout=34)       1.784   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X92Y169.CLK    Tgck                  0.671   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<18>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (2.989ns logic, 3.159ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.133ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.580 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y169.G1     net (fanout=34)       1.839   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y169.CLK    Tgck                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (2.919ns logic, 3.214ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.130ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.580 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y168.F1     net (fanout=34)       1.835   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y168.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<29>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.130ns (2.920ns logic, 3.210ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.130ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.580 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y169.F1     net (fanout=34)       1.835   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y169.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.130ns (2.920ns logic, 3.210ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.590 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y162.G1     net (fanout=3)        1.064   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y162.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y162.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y165.G4    net (fanout=14)       1.128   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y165.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X104Y165.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X104Y165.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X101Y171.CE    net (fanout=2)        0.739   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X101Y171.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (3.113ns logic, 3.008ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.590 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y162.G1     net (fanout=3)        1.064   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y162.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y162.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y165.G4    net (fanout=14)       1.128   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y165.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X104Y165.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X104Y165.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X101Y171.CE    net (fanout=2)        0.739   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X101Y171.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (3.113ns logic, 3.008ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.580 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X92Y169.F4     net (fanout=34)       1.745   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X92Y169.CLK    Tfck                  0.656   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<19>3
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (2.974ns logic, 3.120ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.590 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y162.G1     net (fanout=3)        1.064   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y162.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y162.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y165.G4    net (fanout=14)       1.128   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y165.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X104Y165.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X104Y165.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X100Y170.CE    net (fanout=2)        0.717   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X100Y170.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (3.113ns logic, 2.986ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.590 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y162.G1     net (fanout=3)        1.064   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y162.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame11
    SLICE_X96Y162.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y165.G4    net (fanout=14)       1.128   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X104Y165.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X104Y165.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X104Y165.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X100Y170.CE    net (fanout=2)        0.717   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X100Y170.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (3.113ns logic, 2.986ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.574 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y170.G1     net (fanout=34)       1.770   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y170.CLK    Tgck                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (2.919ns logic, 3.145ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.574 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y171.G1     net (fanout=34)       1.770   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y171.CLK    Tgck                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<4>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (2.919ns logic, 3.145ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.061ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.574 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y171.F1     net (fanout=34)       1.766   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y171.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (2.920ns logic, 3.141ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.580 - 0.667)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y164.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X96Y163.G1     net (fanout=3)        0.510   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X92Y169.G4     net (fanout=34)       1.784   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X92Y169.CLK    Tgck                  0.671   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<18>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.025ns (2.986ns logic, 3.039ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.580 - 0.667)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y164.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X96Y163.G1     net (fanout=3)        0.510   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y169.G1     net (fanout=34)       1.839   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y169.CLK    Tgck                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.010ns (2.916ns logic, 3.094ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.007ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.580 - 0.667)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y164.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X96Y163.G1     net (fanout=3)        0.510   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y169.F1     net (fanout=34)       1.835   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y169.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (2.917ns logic, 3.090ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.007ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.580 - 0.667)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y164.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X96Y163.G1     net (fanout=3)        0.510   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y168.F1     net (fanout=34)       1.835   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y168.CLK    Tfck                  0.602   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_D_IN<29>1
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (2.917ns logic, 3.090ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (0.524 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X97Y162.G2     net (fanout=34)       0.417   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X97Y162.Y      Tilo                  0.561   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y169.CE     net (fanout=18)       1.080   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y169.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (3.034ns logic, 2.872ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (0.524 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X97Y162.G2     net (fanout=34)       0.417   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X97Y162.Y      Tilo                  0.561   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y169.CE     net (fanout=18)       1.080   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y169.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (3.034ns logic, 2.872ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.523 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X97Y162.G2     net (fanout=34)       0.417   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X97Y162.Y      Tilo                  0.561   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y171.CE     net (fanout=18)       1.075   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (3.034ns logic, 2.867ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.159ns (0.523 - 0.682)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.G2     net (fanout=3)        0.630   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X96Y163.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.F1     net (fanout=1)        0.383   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y163.X      Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X94Y162.G2     net (fanout=4)        0.362   ftop/gbe0/gmac/N31
    SLICE_X94Y162.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X97Y162.G2     net (fanout=34)       0.417   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X97Y162.Y      Tilo                  0.561   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X90Y171.CE     net (fanout=18)       1.075   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X90Y171.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (3.034ns logic, 2.867ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.337 - 0.287)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y156.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X97Y157.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X97Y157.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.010 - 0.008)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y155.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X89Y154.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X89Y154.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.369 - 0.305)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y168.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X96Y169.BX     net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X96Y169.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.519ns logic, 0.326ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.031 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y158.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X95Y157.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X95Y157.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y154.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X93Y155.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X93Y155.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.479ns logic, 0.319ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.067 - 0.064)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y164.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X95Y162.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X95Y162.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.057 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y166.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X97Y167.BX     net (fanout=2)        0.346   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X97Y167.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.479ns logic, 0.346ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.299 - 0.258)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y151.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X92Y153.BX     net (fanout=1)        0.348   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X92Y153.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.519ns logic, 0.348ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.337 - 0.287)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y156.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    SLICE_X97Y157.BY     net (fanout=2)        0.337   ftop/gbe0/gmac/rxRS_rxPipe<32>
    SLICE_X97Y157.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.541ns logic, 0.337ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.003 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y154.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X91Y152.BY     net (fanout=4)        0.311   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X91Y152.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.518ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y169.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X98Y168.BX     net (fanout=2)        0.317   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X98Y168.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.519ns logic, 0.317ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.031 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y158.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X95Y157.BY     net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X95Y157.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.541ns logic, 0.312ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.000ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.676 - 0.564)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y169.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X94Y165.BX     net (fanout=2)        0.481   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X94Y165.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.519ns logic, 0.481ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.890ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.369 - 0.305)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y168.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X96Y169.BY     net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X96Y169.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.614ns logic, 0.340ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.046 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y171.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X97Y170.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X97Y170.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.983ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.339 - 0.262)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y154.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X98Y152.G1     net (fanout=10)       0.565   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X98Y152.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.983ns (0.418ns logic, 0.565ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.906ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.983ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.339 - 0.262)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y154.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X98Y152.G1     net (fanout=10)       0.565   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X98Y152.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.983ns (0.418ns logic, 0.565ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.010 - 0.008)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y155.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X89Y154.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X89Y154.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.324 - 0.262)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y154.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X96Y152.G1     net (fanout=10)       0.560   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X96Y152.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.418ns logic, 0.560ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.916ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.324 - 0.262)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y154.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X96Y152.G1     net (fanout=10)       0.560   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X96Y152.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.418ns logic, 0.560ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X96Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X96Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X92Y158.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X92Y158.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X88Y155.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X88Y155.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X88Y155.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X88Y155.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X94Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X94Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X94Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X94Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X92Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X92Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X92Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X92Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X90Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X90Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X88Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X88Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585556 paths analyzed, 41377 endpoints analyzed, 1772 failing endpoints
 1772 timing errors detected. (1772 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.934ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.488 - 0.554)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X89Y103.F1     net (fanout=40)       1.270   ftop/cp/cpRespF/d0di
    SLICE_X89Y103.CLK    Tfck                  0.602   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     16.934ns (6.413ns logic, 10.521ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.934ns (Levels of Logic = 13)
  Clock Path Skew:      -0.066ns (0.488 - 0.554)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X89Y102.F1     net (fanout=40)       1.270   ftop/cp/cpRespF/d0di
    SLICE_X89Y102.CLK    Tfck                  0.602   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     16.934ns (6.413ns logic, 10.521ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.888ns (Levels of Logic = 13)
  Clock Path Skew:      -0.057ns (0.497 - 0.554)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X91Y101.F1     net (fanout=40)       1.224   ftop/cp/cpRespF/d0di
    SLICE_X91Y101.CLK    Tfck                  0.602   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     16.888ns (6.413ns logic, 10.475ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.861ns (Levels of Logic = 13)
  Clock Path Skew:      -0.078ns (0.644 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X94Y107.F4     net (fanout=40)       1.143   ftop/cp/cpRespF/d0di
    SLICE_X94Y107.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     16.861ns (6.467ns logic, 10.394ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.852ns (Levels of Logic = 13)
  Clock Path Skew:      -0.057ns (0.497 - 0.554)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X90Y101.F4     net (fanout=40)       1.134   ftop/cp/cpRespF/d0di
    SLICE_X90Y101.CLK    Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     16.852ns (6.467ns logic, 10.385ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.777ns (Levels of Logic = 13)
  Clock Path Skew:      -0.107ns (0.488 - 0.595)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y82.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y78.G1      net (fanout=10)       0.786   ftop/cp/cpReq<24>
    SLICE_X77Y78.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X72Y81.G1      net (fanout=3)        0.605   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X89Y102.F1     net (fanout=40)       1.270   ftop/cp/cpRespF/d0di
    SLICE_X89Y102.CLK    Tfck                  0.602   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     16.777ns (6.373ns logic, 10.404ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.795ns (Levels of Logic = 13)
  Clock Path Skew:      -0.089ns (0.633 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X93Y106.F1     net (fanout=40)       1.131   ftop/cp/cpRespF/d0di
    SLICE_X93Y106.CLK    Tfck                  0.602   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     16.795ns (6.413ns logic, 10.382ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.777ns (Levels of Logic = 13)
  Clock Path Skew:      -0.107ns (0.488 - 0.595)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y82.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y78.G1      net (fanout=10)       0.786   ftop/cp/cpReq<24>
    SLICE_X77Y78.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X72Y81.G1      net (fanout=3)        0.605   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X89Y103.F1     net (fanout=40)       1.270   ftop/cp/cpRespF/d0di
    SLICE_X89Y103.CLK    Tfck                  0.602   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     16.777ns (6.373ns logic, 10.404ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.759ns (Levels of Logic = 13)
  Clock Path Skew:      -0.089ns (0.633 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X92Y107.F4     net (fanout=40)       1.041   ftop/cp/cpRespF/d0di
    SLICE_X92Y107.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     16.759ns (6.467ns logic, 10.292ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.795ns (Levels of Logic = 14)
  Clock Path Skew:      -0.052ns (0.670 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y103.G4     net (fanout=7)        0.910   ftop/cp/cpRespF_ENQ
    SLICE_X91Y103.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X86Y107.G3     net (fanout=40)       1.058   ftop/cp/cpRespF/d0h
    SLICE_X86Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X86Y107.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X86Y107.CLK    Tfck                  0.656   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     16.795ns (7.028ns logic, 9.767ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.764ns (Levels of Logic = 14)
  Clock Path Skew:      -0.078ns (0.644 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y103.G4     net (fanout=7)        0.910   ftop/cp/cpRespF_ENQ
    SLICE_X91Y103.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y107.G3     net (fanout=40)       1.135   ftop/cp/cpRespF/d0h
    SLICE_X95Y107.Y      Tilo                  0.561   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X95Y107.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<1>_SW0/O
    SLICE_X95Y107.CLK    Tfck                  0.602   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1_rstpot
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     16.764ns (6.919ns logic, 9.845ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.731ns (Levels of Logic = 13)
  Clock Path Skew:      -0.098ns (0.497 - 0.595)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y82.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y78.G1      net (fanout=10)       0.786   ftop/cp/cpReq<24>
    SLICE_X77Y78.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X72Y81.G1      net (fanout=3)        0.605   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X91Y101.F1     net (fanout=40)       1.224   ftop/cp/cpRespF/d0di
    SLICE_X91Y101.CLK    Tfck                  0.602   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     16.731ns (6.373ns logic, 10.358ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.704ns (Levels of Logic = 13)
  Clock Path Skew:      -0.119ns (0.644 - 0.763)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y82.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y78.G1      net (fanout=10)       0.786   ftop/cp/cpReq<24>
    SLICE_X77Y78.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X72Y81.G1      net (fanout=3)        0.605   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X94Y107.F4     net (fanout=40)       1.143   ftop/cp/cpRespF/d0di
    SLICE_X94Y107.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     16.704ns (6.427ns logic, 10.277ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.710ns (Levels of Logic = 14)
  Clock Path Skew:      -0.089ns (0.633 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y103.G4     net (fanout=7)        0.910   ftop/cp/cpRespF_ENQ
    SLICE_X91Y103.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X92Y106.G1     net (fanout=40)       0.959   ftop/cp/cpRespF/d0h
    SLICE_X92Y106.Y      Tilo                  0.616   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X92Y106.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X92Y106.CLK    Tfck                  0.656   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     16.710ns (7.028ns logic, 9.682ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.720ns (Levels of Logic = 14)
  Clock Path Skew:      -0.078ns (0.644 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y103.G4     net (fanout=7)        0.910   ftop/cp/cpRespF_ENQ
    SLICE_X91Y103.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y106.G1     net (fanout=40)       0.969   ftop/cp/cpRespF/d0h
    SLICE_X94Y106.Y      Tilo                  0.616   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X94Y106.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<10>_SW0/O
    SLICE_X94Y106.CLK    Tfck                  0.656   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10_rstpot
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     16.720ns (7.028ns logic, 9.692ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.695ns (Levels of Logic = 13)
  Clock Path Skew:      -0.098ns (0.497 - 0.595)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y82.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y78.G1      net (fanout=10)       0.786   ftop/cp/cpReq<24>
    SLICE_X77Y78.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X72Y81.G1      net (fanout=3)        0.605   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X90Y101.F4     net (fanout=40)       1.134   ftop/cp/cpRespF/d0di
    SLICE_X90Y101.CLK    Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     16.695ns (6.427ns logic, 10.268ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.696ns (Levels of Logic = 14)
  Clock Path Skew:      -0.089ns (0.633 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y103.G4     net (fanout=7)        0.910   ftop/cp/cpRespF_ENQ
    SLICE_X91Y103.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X92Y107.G1     net (fanout=40)       0.959   ftop/cp/cpRespF/d0h
    SLICE_X92Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X92Y107.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X92Y107.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     16.696ns (7.028ns logic, 9.668ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.732ns (Levels of Logic = 13)
  Clock Path Skew:      -0.046ns (0.676 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X86Y104.F3     net (fanout=40)       1.014   ftop/cp/cpRespF/d0di
    SLICE_X86Y104.CLK    Tfck                  0.656   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     16.732ns (6.467ns logic, 10.265ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.638ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (0.633 - 0.763)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y82.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X77Y78.G1      net (fanout=10)       0.786   ftop/cp/cpReq<24>
    SLICE_X77Y78.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X72Y81.G1      net (fanout=3)        0.605   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X93Y106.F1     net (fanout=40)       1.131   ftop/cp/cpRespF/d0di
    SLICE_X93Y106.CLK    Tfck                  0.602   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     16.638ns (6.373ns logic, 10.265ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.694ns (Levels of Logic = 13)
  Clock Path Skew:      -0.052ns (0.670 - 0.722)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X76Y80.F2      net (fanout=10)       0.897   ftop/cp/cpReq<22>
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y81.G2      net (fanout=3)        0.611   ftop/cp/wn__h36490<2>
    SLICE_X72Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X71Y89.G1      net (fanout=7)        1.935   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X71Y89.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X72Y86.F2      net (fanout=12)       1.051   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X72Y86.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X71Y78.G2      net (fanout=4)        1.506   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X71Y78.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X71Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X71Y80.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X71Y81.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X71Y82.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X71Y83.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X75Y97.G1      net (fanout=12)       1.778   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y97.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X90Y107.G1     net (fanout=7)        1.473   ftop/cp/cpRespF_ENQ
    SLICE_X90Y107.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X87Y106.F1     net (fanout=40)       1.030   ftop/cp/cpRespF/d0di
    SLICE_X87Y106.CLK    Tfck                  0.602   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     16.694ns (6.413ns logic, 10.281ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_30 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.894 - 0.705)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_30 to ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y135.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_30
    SLICE_X48Y137.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_13_MData<30>
    SLICE_X48Y137.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<30>
                                                       ftop/edp0/wci_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_30 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.894 - 0.705)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_30 to ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y135.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_30
    SLICE_X48Y137.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_13_MData<30>
    SLICE_X48Y137.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<30>
                                                       ftop/edp0/wci_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_13 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.443 - 0.353)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_13 to ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_q_0_13
    SLICE_X74Y42.BY      net (fanout=2)        0.315   ftop/cp_wci_Vm_5_MData<13>
    SLICE_X74Y42.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.266ns logic, 0.315ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_13 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.443 - 0.353)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_13 to ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y41.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<13>
                                                       ftop/cp/wci_reqF_q_0_13
    SLICE_X74Y42.BY      net (fanout=2)        0.315   ftop/cp_wci_Vm_5_MData<13>
    SLICE_X74Y42.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.267ns logic, 0.315ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.443 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y42.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X74Y43.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X74Y43.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.443 - 0.381)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y42.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X74Y43.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<17>
    SLICE_X74Y43.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.136ns (0.415 - 0.279)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y38.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X74Y39.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X74Y39.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.287ns logic, 0.371ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.136ns (0.415 - 0.279)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y38.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X74Y39.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_5_MData<3>
    SLICE_X74Y39.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.288ns logic, 0.371ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.786 - 0.731)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_3
    SLICE_X48Y72.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X48Y72.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_6 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.510 - 0.414)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_6 to ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y37.YQ      Tcko                  0.419   ftop/cp/wci_reqF_q_0<68>
                                                       ftop/cp/wci_reqF_q_0_6
    SLICE_X70Y38.BY      net (fanout=2)        0.337   ftop/cp_wci_Vm_5_MData<6>
    SLICE_X70Y38.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.289ns logic, 0.337ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.786 - 0.731)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_2_q_0_3
    SLICE_X48Y72.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X48Y72.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_6 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.510 - 0.414)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_6 to ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y37.YQ      Tcko                  0.419   ftop/cp/wci_reqF_q_0<68>
                                                       ftop/cp/wci_reqF_q_0_6
    SLICE_X70Y38.BY      net (fanout=2)        0.337   ftop/cp_wci_Vm_5_MData<6>
    SLICE_X70Y38.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.290ns logic, 0.337ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_17 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.495 - 0.439)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_17 to ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y83.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_2_q_0_17
    SLICE_X46Y82.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<17>
    SLICE_X46Y82.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.557 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y81.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X42Y80.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X42Y80.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_17 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.495 - 0.439)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_17 to ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y83.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_2_q_0_17
    SLICE_X46Y82.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<17>
    SLICE_X46Y82.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.557 - 0.456)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y81.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X42Y80.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X42Y80.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.267ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_19 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.477 - 0.415)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_19 to ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y135.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_19
    SLICE_X56Y134.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_13_MData<19>
    SLICE_X56Y134.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<19>
                                                       ftop/edp0/wci_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_19 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.477 - 0.415)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_19 to ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y135.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<19>
                                                       ftop/cp/wci_reqF_5_q_0_19
    SLICE_X56Y134.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_13_MData<19>
    SLICE_X56Y134.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<19>
                                                       ftop/edp0/wci_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.452 - 0.401)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y51.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X68Y53.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X68Y53.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_23 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.452 - 0.401)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_23 to ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y51.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<23>
                                                       ftop/cp/wci_reqF_q_0_23
    SLICE_X68Y53.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_5_MData<23>
    SLICE_X68Y53.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<101>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_101/SR
  Location pin: SLICE_X2Y65.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<101>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_101/SR
  Location pin: SLICE_X2Y65.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<101>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_100/SR
  Location pin: SLICE_X2Y65.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<101>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_100/SR
  Location pin: SLICE_X2Y65.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<103>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_103/SR
  Location pin: SLICE_X2Y64.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<103>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_103/SR
  Location pin: SLICE_X2Y64.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<103>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_102/SR
  Location pin: SLICE_X2Y64.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<103>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_102/SR
  Location pin: SLICE_X2Y64.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<121>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_121/SR
  Location pin: SLICE_X8Y76.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<121>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_121/SR
  Location pin: SLICE_X8Y76.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<121>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_120/SR
  Location pin: SLICE_X8Y76.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<121>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_120/SR
  Location pin: SLICE_X8Y76.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_105/SR
  Location pin: SLICE_X2Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_105/SR
  Location pin: SLICE_X2Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_104/SR
  Location pin: SLICE_X2Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_104/SR
  Location pin: SLICE_X2Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<123>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_123/SR
  Location pin: SLICE_X0Y80.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<123>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_123/SR
  Location pin: SLICE_X0Y80.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<123>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_122/SR
  Location pin: SLICE_X0Y80.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<123>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_122/SR
  Location pin: SLICE_X0Y80.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.000ns|            0|         1772|            2|      2585556|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.000ns|          N/A|         1772|            0|      2585556|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.250|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.889|         |    3.833|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.000|         |         |         |
sys0_clkp      |   17.000|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.000|         |         |         |
sys0_clkp      |   17.000|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3346  Score: 5254266  (Setup/Max: 5225161, Hold: 29105)

Constraints cover 2851360 paths, 0 nets, and 82244 connections

Design statistics:
   Minimum period:  17.000ns{1}   (Maximum frequency:  58.824MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 25 16:55:19 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 771 MB



