# [![Typing SVG](https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=30&pause=1000&color=00F700&center=true&vCenter=true&width=700&lines=Namaste!!!+Welcome+to+my+GitHub!;I'm+Ajay%2C+ECE+Student+%26+VLSI+Enthusiast;Robotics+%7C+Embedded+Systems+%7C+Digital+Design)](https://git.io/typing-svg)

![Profile Views](https://komarev.com/ghpvc/?username=ajay098&label=Profile%20Views&color=blue&style=flat)

![Gradient Line](https://raw.githubusercontent.com/andreasbm/readme/master/assets/lines/rainbow.png)

## ğŸ± About Me:
Hey there! I'm **Ajay**, passionate about **VLSI Design, Robotics, and Embedded Systems**.

- ğŸ“ **ECE Graduate** at **Sahyadri College of Engineering and Management, Mangaluru**  
- ğŸ¤– Currently interning as **Embedded Systems Engineer Intern** at **TIF Labs (Robocraze)**  
- ğŸ”¹ Experienced in **Digital Design & Verification** with **Verilog/SystemVerilog/UVM**  
- ğŸŒŠ Developed an **Autonomous Surface Vehicle (ASV)** for **real-time water quality monitoring & depth mapping**, presented at **CSEAi 2024 (SCOPUS-indexed)**  
- ğŸ’¡ Always exploring **low-power embedded designs**, **analog layout design**, and **FPGA implementations**  
- ğŸ“« Reach me: [LinkedIn](https://linkedin.com/in/your-link) | **ajaybirva09@gmail.com**

<img align="right" alt="Circuit Board" width="250px" src="https://i.imgur.com/5c0jIEM.gif">

---

## ğŸ† Achievement
- Presented *â€œDevelopment of an Autonomous Surface Vehicle for Real-Time Aquatic Environment Monitoring and Depth Mappingâ€* at **CSEAi 2024 (SCOPUS-indexed)**.  
- Secured **â‚¹4,500 funding from KSCST** under Electronics and Communication Engineering.

---

## ğŸš€ Featured Projects

### **1ï¸âƒ£ Autonomous Surface Vehicle (ASV)**
> *Real-Time Water Quality Monitoring & Depth Mapping*
- GPS-guided ASV using **sonar sensors** for precise mapping.  
- Sustainable **solar power system** for extended autonomy.  
- Data visualization using **MATLAB & Python**.  
- **Tech Stack:** Arduino Pro Mini, GPS, SD Card Reader, ESC, Motors, Magnetometer.  
- **Presentation:** CSEAi 2024 (SCOPUS-indexed).  
- Repo: *Coming Soon*

---

### **2ï¸âƒ£ Single-Port Synchronous RAM Design and Verification**
> *SystemVerilog + UVM-based Verification*
- Designed a **parameterized single-port synchronous RAM** with configurable address/data widths.  
- Verified **read/write operations** using **UVM-style testbench**.  
- Waveform inspection and functional coverage using **EDA Playground**.  
- **Tech Stack:** SystemVerilog, UVM, ModelSim.  
- Repo: *Coming Soon*

---

### **3ï¸âƒ£ Automated Sorting Machines**
> *Computer Vision + Embedded Systems*
- **Tomato Sorting Machine:** Raspberry Pi + OpenCV for quality detection & automated sorting.  
- **Arecanut Sorting Machine:** ESP32 integration for real-time classification and sorting.  
- **Tech Stack:** Python, OpenCV, ESP32, Raspberry Pi, Machine Learning.

---

## ğŸ› ï¸ Skills & Tools
**Languages:** Verilog, SystemVerilog, UVM, C, C++, Python, Shell/TCL Scripting, Linux  
**Hardware Design:** RTL Design, Verification, Simulation, Synthesis, FPGA Implementation  
**Protocols:** AXI, AHB, APB, I2C, SPI, UART  
**Tools & Libraries:** Cadence Virtuoso, MATLAB, Xilinx Vivado, ModelSim, OpenCV, Arduino IDE, TensorFlow  
**Domains:** VLSI, Embedded Systems, Digital Electronics, Signal Processing

---

## ğŸ“Š GitHub Stats
![Ajay's GitHub stats](https://github-readme-stats.vercel.app/api?username=ajay098&show_icons=true&theme=radical)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=ajay098&layout=compact&theme=radical)

---

## ğŸ“š Relevant Courses
- SystemVerilog Essentials â€“ Udemy *(May 2025)*  
- Verilog Language and Application â€“ **Cadence**  
- Design for Test Fundamentals â€“ **Cadence**  
- RISC-V Processor - RV321 Base ISA â€“ **Maven Silicon**  
- Python Programming

---

## ğŸ¤ Let's Connect
ğŸ’¼ [LinkedIn](https://linkedin.com/in/your-link)  
ğŸ“§ **Email:** ajaybirva09@gmail.com  

![Gradient Line](https://raw.githubusercontent.com/andreasbm/readme/master/assets/lines/rainbow.png)

> *"Building smarter systems, one project at a time."*
