-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LSTM_Top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_r_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_r_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_r_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_r_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_r_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of LSTM_Top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "LSTM_Top,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.514000,HLS_SYN_LAT=27924967,HLS_SYN_TPT=none,HLS_SYN_MEM=289,HLS_SYN_DSP=76,HLS_SYN_FF=14071,HLS_SYN_LUT=21283,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal grp_mnist_lstm_fu_76_ap_start : STD_LOGIC;
    signal grp_mnist_lstm_fu_76_ap_done : STD_LOGIC;
    signal grp_mnist_lstm_fu_76_ap_idle : STD_LOGIC;
    signal grp_mnist_lstm_fu_76_ap_ready : STD_LOGIC;
    signal grp_mnist_lstm_fu_76_in_r_TREADY : STD_LOGIC;
    signal grp_mnist_lstm_fu_76_out_r_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mnist_lstm_fu_76_out_r_TVALID : STD_LOGIC;
    signal grp_mnist_lstm_fu_76_out_r_TREADY : STD_LOGIC;
    signal grp_mnist_lstm_fu_76_out_r_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mnist_lstm_fu_76_out_r_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mnist_lstm_fu_76_out_r_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mnist_lstm_fu_76_out_r_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mnist_lstm_fu_76_out_r_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mnist_lstm_fu_76_out_r_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mnist_lstm_fu_76_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal regslice_both_out_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_in_data_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TDATA_int : STD_LOGIC_VECTOR (31 downto 0);
    signal in_r_TVALID_int : STD_LOGIC;
    signal in_r_TREADY_int : STD_LOGIC;
    signal regslice_both_in_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TKEEP_int : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TSTRB_int : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_user_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TUSER_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_last_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_id_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TID_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TDEST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_dest_V_U_ack_in : STD_LOGIC;
    signal out_r_TREADY_int : STD_LOGIC;
    signal regslice_both_out_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_dest_V_U_vld_out : STD_LOGIC;

    component mnist_lstm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_r_TVALID : IN STD_LOGIC;
        in_r_TREADY : OUT STD_LOGIC;
        in_r_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_r_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_r_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        in_r_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        out_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_r_TVALID : OUT STD_LOGIC;
        out_r_TREADY : IN STD_LOGIC;
        out_r_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_r_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_r_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_r_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_r_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_mnist_lstm_fu_76 : component mnist_lstm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mnist_lstm_fu_76_ap_start,
        ap_done => grp_mnist_lstm_fu_76_ap_done,
        ap_idle => grp_mnist_lstm_fu_76_ap_idle,
        ap_ready => grp_mnist_lstm_fu_76_ap_ready,
        in_r_TDATA => in_r_TDATA_int,
        in_r_TVALID => in_r_TVALID_int,
        in_r_TREADY => grp_mnist_lstm_fu_76_in_r_TREADY,
        in_r_TKEEP => in_r_TKEEP_int,
        in_r_TSTRB => in_r_TSTRB_int,
        in_r_TUSER => in_r_TUSER_int,
        in_r_TLAST => in_r_TLAST_int,
        in_r_TID => in_r_TID_int,
        in_r_TDEST => in_r_TDEST_int,
        out_r_TDATA => grp_mnist_lstm_fu_76_out_r_TDATA,
        out_r_TVALID => grp_mnist_lstm_fu_76_out_r_TVALID,
        out_r_TREADY => grp_mnist_lstm_fu_76_out_r_TREADY,
        out_r_TKEEP => grp_mnist_lstm_fu_76_out_r_TKEEP,
        out_r_TSTRB => grp_mnist_lstm_fu_76_out_r_TSTRB,
        out_r_TUSER => grp_mnist_lstm_fu_76_out_r_TUSER,
        out_r_TLAST => grp_mnist_lstm_fu_76_out_r_TLAST,
        out_r_TID => grp_mnist_lstm_fu_76_out_r_TID,
        out_r_TDEST => grp_mnist_lstm_fu_76_out_r_TDEST);

    regslice_both_in_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TDATA,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_data_V_U_ack_in,
        data_out => in_r_TDATA_int,
        vld_out => in_r_TVALID_int,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_data_V_U_apdone_blk);

    regslice_both_in_keep_V_U : component regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TKEEP,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_keep_V_U_ack_in,
        data_out => in_r_TKEEP_int,
        vld_out => regslice_both_in_keep_V_U_vld_out,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_keep_V_U_apdone_blk);

    regslice_both_in_strb_V_U : component regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TSTRB,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_strb_V_U_ack_in,
        data_out => in_r_TSTRB_int,
        vld_out => regslice_both_in_strb_V_U_vld_out,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_strb_V_U_apdone_blk);

    regslice_both_in_user_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TUSER,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_user_V_U_ack_in,
        data_out => in_r_TUSER_int,
        vld_out => regslice_both_in_user_V_U_vld_out,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_user_V_U_apdone_blk);

    regslice_both_in_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TLAST,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_last_V_U_ack_in,
        data_out => in_r_TLAST_int,
        vld_out => regslice_both_in_last_V_U_vld_out,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_last_V_U_apdone_blk);

    regslice_both_in_id_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TID,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_id_V_U_ack_in,
        data_out => in_r_TID_int,
        vld_out => regslice_both_in_id_V_U_vld_out,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_id_V_U_apdone_blk);

    regslice_both_in_dest_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TDEST,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_dest_V_U_ack_in,
        data_out => in_r_TDEST_int,
        vld_out => regslice_both_in_dest_V_U_vld_out,
        ack_out => in_r_TREADY_int,
        apdone_blk => regslice_both_in_dest_V_U_apdone_blk);

    regslice_both_out_data_V_U : component regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_mnist_lstm_fu_76_out_r_TDATA,
        vld_in => grp_mnist_lstm_fu_76_out_r_TVALID,
        ack_in => out_r_TREADY_int,
        data_out => out_r_TDATA,
        vld_out => regslice_both_out_data_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_data_V_U_apdone_blk);

    regslice_both_out_keep_V_U : component regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_mnist_lstm_fu_76_out_r_TKEEP,
        vld_in => grp_mnist_lstm_fu_76_out_r_TVALID,
        ack_in => regslice_both_out_keep_V_U_ack_in_dummy,
        data_out => out_r_TKEEP,
        vld_out => regslice_both_out_keep_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_keep_V_U_apdone_blk);

    regslice_both_out_strb_V_U : component regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_mnist_lstm_fu_76_out_r_TSTRB,
        vld_in => grp_mnist_lstm_fu_76_out_r_TVALID,
        ack_in => regslice_both_out_strb_V_U_ack_in_dummy,
        data_out => out_r_TSTRB,
        vld_out => regslice_both_out_strb_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_strb_V_U_apdone_blk);

    regslice_both_out_user_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_mnist_lstm_fu_76_out_r_TUSER,
        vld_in => grp_mnist_lstm_fu_76_out_r_TVALID,
        ack_in => regslice_both_out_user_V_U_ack_in_dummy,
        data_out => out_r_TUSER,
        vld_out => regslice_both_out_user_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_user_V_U_apdone_blk);

    regslice_both_out_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_mnist_lstm_fu_76_out_r_TLAST,
        vld_in => grp_mnist_lstm_fu_76_out_r_TVALID,
        ack_in => regslice_both_out_last_V_U_ack_in_dummy,
        data_out => out_r_TLAST,
        vld_out => regslice_both_out_last_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_last_V_U_apdone_blk);

    regslice_both_out_id_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_mnist_lstm_fu_76_out_r_TID,
        vld_in => grp_mnist_lstm_fu_76_out_r_TVALID,
        ack_in => regslice_both_out_id_V_U_ack_in_dummy,
        data_out => out_r_TID,
        vld_out => regslice_both_out_id_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_id_V_U_apdone_blk);

    regslice_both_out_dest_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_mnist_lstm_fu_76_out_r_TDEST,
        vld_in => grp_mnist_lstm_fu_76_out_r_TVALID,
        ack_in => regslice_both_out_dest_V_U_ack_in_dummy,
        data_out => out_r_TDEST,
        vld_out => regslice_both_out_dest_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_mnist_lstm_fu_76_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mnist_lstm_fu_76_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_mnist_lstm_fu_76_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mnist_lstm_fu_76_ap_ready = ap_const_logic_1)) then 
                    grp_mnist_lstm_fu_76_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (grp_mnist_lstm_fu_76_ap_done, ap_CS_fsm, ap_CS_fsm_state3, ap_CS_fsm_state4, regslice_both_out_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_mnist_lstm_fu_76_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((regslice_both_out_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_mnist_lstm_fu_76_ap_start <= grp_mnist_lstm_fu_76_ap_start_reg;
    grp_mnist_lstm_fu_76_out_r_TREADY <= (out_r_TREADY_int and ap_CS_fsm_state3);

    in_r_TREADY_assign_proc : process(in_r_TVALID, regslice_both_in_data_V_U_ack_in)
    begin
        if (((regslice_both_in_data_V_U_ack_in = ap_const_logic_1) and (in_r_TVALID = ap_const_logic_1))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_r_TREADY_int_assign_proc : process(grp_mnist_lstm_fu_76_in_r_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_r_TREADY_int <= grp_mnist_lstm_fu_76_in_r_TREADY;
        else 
            in_r_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;

    out_r_TVALID <= regslice_both_out_data_V_U_vld_out;
end behav;
