Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  9 20:14:08 2020
| Host         : J running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
| Design       : vga_test
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 297
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered     | 90         |
| TIMING-16 | Warning  | Large setup violation         | 192        |
| TIMING-18 | Warning  | Missing input or output delay | 15         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance edge_detect/blue1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance edge_detect/blue1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#3 Warning
DSP output not registered  
DSP instance edge_detect/blue2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#4 Warning
DSP output not registered  
DSP instance edge_detect/blue2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#5 Warning
DSP output not registered  
DSP instance edge_detect/blue3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#6 Warning
DSP output not registered  
DSP instance edge_detect/blue3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#7 Warning
DSP output not registered  
DSP instance edge_detect/blue4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#8 Warning
DSP output not registered  
DSP instance edge_detect/blue4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#9 Warning
DSP output not registered  
DSP instance edge_detect/blue6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#10 Warning
DSP output not registered  
DSP instance edge_detect/blue6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#11 Warning
DSP output not registered  
DSP instance edge_detect/blue7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#12 Warning
DSP output not registered  
DSP instance edge_detect/blue7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#13 Warning
DSP output not registered  
DSP instance edge_detect/blue8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#14 Warning
DSP output not registered  
DSP instance edge_detect/blue8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#15 Warning
DSP output not registered  
DSP instance edge_detect/blue8__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#16 Warning
DSP output not registered  
DSP instance edge_detect/blue8__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#17 Warning
DSP output not registered  
DSP instance edge_detect/green1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#18 Warning
DSP output not registered  
DSP instance edge_detect/green1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#19 Warning
DSP output not registered  
DSP instance edge_detect/green2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#20 Warning
DSP output not registered  
DSP instance edge_detect/green2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#21 Warning
DSP output not registered  
DSP instance edge_detect/green3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#22 Warning
DSP output not registered  
DSP instance edge_detect/green3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#23 Warning
DSP output not registered  
DSP instance edge_detect/green4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#24 Warning
DSP output not registered  
DSP instance edge_detect/green4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#25 Warning
DSP output not registered  
DSP instance edge_detect/green6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#26 Warning
DSP output not registered  
DSP instance edge_detect/green6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#27 Warning
DSP output not registered  
DSP instance edge_detect/green7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#28 Warning
DSP output not registered  
DSP instance edge_detect/green7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#29 Warning
DSP output not registered  
DSP instance edge_detect/green8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#30 Warning
DSP output not registered  
DSP instance edge_detect/green8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#31 Warning
DSP output not registered  
DSP instance edge_detect/green8__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#32 Warning
DSP output not registered  
DSP instance edge_detect/green8__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#33 Warning
DSP output not registered  
DSP instance edge_detect/red1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#34 Warning
DSP output not registered  
DSP instance edge_detect/red1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#35 Warning
DSP output not registered  
DSP instance edge_detect/red2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#36 Warning
DSP output not registered  
DSP instance edge_detect/red2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#37 Warning
DSP output not registered  
DSP instance edge_detect/red3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#38 Warning
DSP output not registered  
DSP instance edge_detect/red3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#39 Warning
DSP output not registered  
DSP instance edge_detect/red4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#40 Warning
DSP output not registered  
DSP instance edge_detect/red4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#41 Warning
DSP output not registered  
DSP instance edge_detect/red6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#42 Warning
DSP output not registered  
DSP instance edge_detect/red6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#43 Warning
DSP output not registered  
DSP instance edge_detect/red7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#44 Warning
DSP output not registered  
DSP instance edge_detect/red7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#45 Warning
DSP output not registered  
DSP instance edge_detect/red8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#46 Warning
DSP output not registered  
DSP instance edge_detect/red8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#47 Warning
DSP output not registered  
DSP instance nolabel_line61/blue1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#48 Warning
DSP output not registered  
DSP instance nolabel_line61/blue1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#49 Warning
DSP output not registered  
DSP instance nolabel_line61/blue2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#50 Warning
DSP output not registered  
DSP instance nolabel_line61/blue2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#51 Warning
DSP output not registered  
DSP instance nolabel_line61/blue3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#52 Warning
DSP output not registered  
DSP instance nolabel_line61/blue3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#53 Warning
DSP output not registered  
DSP instance nolabel_line61/blue4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#54 Warning
DSP output not registered  
DSP instance nolabel_line61/blue4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#55 Warning
DSP output not registered  
DSP instance nolabel_line61/blue6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#56 Warning
DSP output not registered  
DSP instance nolabel_line61/blue6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#57 Warning
DSP output not registered  
DSP instance nolabel_line61/blue7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#58 Warning
DSP output not registered  
DSP instance nolabel_line61/blue7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#59 Warning
DSP output not registered  
DSP instance nolabel_line61/blue8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#60 Warning
DSP output not registered  
DSP instance nolabel_line61/blue8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#61 Warning
DSP output not registered  
DSP instance nolabel_line61/blue8__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#62 Warning
DSP output not registered  
DSP instance nolabel_line61/blue8__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#63 Warning
DSP output not registered  
DSP instance nolabel_line61/green1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#64 Warning
DSP output not registered  
DSP instance nolabel_line61/green1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#65 Warning
DSP output not registered  
DSP instance nolabel_line61/green2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#66 Warning
DSP output not registered  
DSP instance nolabel_line61/green2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#67 Warning
DSP output not registered  
DSP instance nolabel_line61/green3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#68 Warning
DSP output not registered  
DSP instance nolabel_line61/green3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#69 Warning
DSP output not registered  
DSP instance nolabel_line61/green4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#70 Warning
DSP output not registered  
DSP instance nolabel_line61/green4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#71 Warning
DSP output not registered  
DSP instance nolabel_line61/green6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#72 Warning
DSP output not registered  
DSP instance nolabel_line61/green6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#73 Warning
DSP output not registered  
DSP instance nolabel_line61/green7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#74 Warning
DSP output not registered  
DSP instance nolabel_line61/green7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#75 Warning
DSP output not registered  
DSP instance nolabel_line61/green8 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#76 Warning
DSP output not registered  
DSP instance nolabel_line61/green8__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#77 Warning
DSP output not registered  
DSP instance nolabel_line61/green8__1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#78 Warning
DSP output not registered  
DSP instance nolabel_line61/green8__2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#79 Warning
DSP output not registered  
DSP instance nolabel_line61/red1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#80 Warning
DSP output not registered  
DSP instance nolabel_line61/red1__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#81 Warning
DSP output not registered  
DSP instance nolabel_line61/red2 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#82 Warning
DSP output not registered  
DSP instance nolabel_line61/red2__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#83 Warning
DSP output not registered  
DSP instance nolabel_line61/red3 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#84 Warning
DSP output not registered  
DSP instance nolabel_line61/red3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#85 Warning
DSP output not registered  
DSP instance nolabel_line61/red4 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#86 Warning
DSP output not registered  
DSP instance nolabel_line61/red4__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#87 Warning
DSP output not registered  
DSP instance nolabel_line61/red6 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#88 Warning
DSP output not registered  
DSP instance nolabel_line61/red6__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#89 Warning
DSP output not registered  
DSP instance nolabel_line61/red7 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#90 Warning
DSP output not registered  
DSP instance nolabel_line61/red7__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between nolabel_line63/upright_reg[1]/C (clocked by sys_clk_pin) and sobel_y/blue_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between nolabel_line63/upright_reg[1]/C (clocked by sys_clk_pin) and sobel_y/blue_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.453 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.592 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.606 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.629 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.630 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.697 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.715 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.749 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.857 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.861 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.883 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.906 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.931 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.935 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.956 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_x/red_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.983 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.002 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.010 ns between nolabel_line63/upleft_reg[8]/C (clocked by sys_clk_pin) and sobel_y/red_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.061 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.069 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.196 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.223 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.284 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.323 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -2.418 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -2.549 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -2.699 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -2.741 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -2.767 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -2.795 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -2.810 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -2.902 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -2.906 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -2.911 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -2.931 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -2.977 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -2.990 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.012 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.015 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.020 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.072 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.079 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.140 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.156 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -3.251 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -3.264 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -3.266 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -3.276 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.282 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.292 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.324 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.353 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -3.355 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -3.356 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -3.366 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -3.369 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -3.375 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -3.377 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -3.381 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -3.387 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.397 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.408 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.443 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.451 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.459 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.459 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.466 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.471 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -3.475 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -3.482 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -3.482 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -3.492 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.495 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.503 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.507 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.511 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.523 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.524 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.540 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.549 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.556 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.570 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.571 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.577 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.581 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.585 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.587 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.597 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.597 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.603 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.606 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.610 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.614 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.618 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.619 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.621 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.626 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -3.637 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -3.638 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -3.654 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -3.661 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -3.671 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -3.682 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -3.684 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -3.692 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -3.693 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -3.696 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -3.700 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -3.700 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -3.711 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -3.712 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -3.714 ns between edge_detect/red1/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -3.721 ns between nolabel_line61/red1/CLK (clocked by sys_clk_pin) and nolabel_line61/red_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -3.728 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -3.732 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -3.736 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -3.749 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -3.752 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -3.752 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -3.763 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.768 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.774 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.783 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.786 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.795 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.796 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.807 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.811 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.812 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -3.826 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -3.827 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.842 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.847 ns between nolabel_line61/green8__1/CLK (clocked by sys_clk_pin) and nolabel_line61/green_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -3.859 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -3.867 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -3.867 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -3.882 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -3.883 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -3.886 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -3.901 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -3.902 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -3.907 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -3.909 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -3.922 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -3.925 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -3.941 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -3.957 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between edge_detect/red8/CLK (clocked by sys_clk_pin) and edge_detect/red_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -3.986 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -3.999 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -4.000 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -4.015 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -4.020 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -4.020 ns between nolabel_line61/blue1/CLK (clocked by sys_clk_pin) and nolabel_line61/blue_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -4.036 ns between edge_detect/green1/CLK (clocked by sys_clk_pin) and edge_detect/green_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -4.096 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -4.104 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -4.119 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -4.215 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -4.223 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -4.245 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -4.265 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -4.341 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -4.349 ns between edge_detect/blue1/CLK (clocked by sys_clk_pin) and edge_detect/blue_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on hsync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on rgb[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on rgb[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on rgb[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on rgb[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on rgb[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on rgb[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on rgb[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on rgb[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on rgb[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on rgb[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on rgb[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on rgb[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on vsync relative to clock(s) sys_clk_pin
Related violations: <none>


