<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o xillydemo.twr xillydemo.pcf

</twCmdLine><twDesign>xillydemo.ncd</twDesign><twDesignPath>xillydemo.ncd</twDesignPath><twPCF>xillydemo.pcf</twPCF><twPcfPath>xillydemo.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X26Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.081</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.001</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.046</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>1.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X26Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.062</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.999</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.027</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.481</twRouteDel><twTotDel>1.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X26Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMinDelay" ><twTotDel>0.282</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.334</twDel><twSUTime>0.052</twSUTime><twTotPathDel>0.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.052</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.112</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X26Y62.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.271</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.334</twDel><twSUTime>0.063</twSUTime><twTotPathDel>0.271</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y62.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.063</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.101</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="15" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X32Y106.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.118</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.038</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y106.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X32Y106.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.100</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.037</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y106.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X32Y106.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMinDelay" ><twTotDel>0.282</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.334</twDel><twSUTime>0.052</twSUTime><twTotPathDel>0.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y106.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.052</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.112</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X32Y106.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMinDelay" ><twTotDel>0.271</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.334</twDel><twSUTime>0.063</twSUTime><twTotPathDel>0.271</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y106.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.063</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.101</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>136915</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18465</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.389</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12 (SLICE_X47Y137.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.611</twSlack><twSrc BELType="OTHER">xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twTotPathDel>8.196</twTotPathDel><twClkSkew dest = "1.510" src = "1.668">0.158</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>xillybus_ins/M_AXI_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twBEL></twPathDel><twLogDel>2.224</twLogDel><twRouteDel>5.972</twRouteDel><twTotDel>8.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.300</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twTotPathDel>5.643</twTotPathDel><twClkSkew dest = "0.166" src = "0.188">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>5.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.346</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twTotPathDel>5.526</twTotPathDel><twClkSkew dest = "0.766" src = "0.859">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>4.124</twRouteDel><twTotDel>5.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13 (SLICE_X47Y137.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.611</twSlack><twSrc BELType="OTHER">xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twDest><twTotPathDel>8.196</twTotPathDel><twClkSkew dest = "1.510" src = "1.668">0.158</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>xillybus_ins/M_AXI_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twBEL></twPathDel><twLogDel>2.224</twLogDel><twRouteDel>5.972</twRouteDel><twTotDel>8.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.300</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twDest><twTotPathDel>5.643</twTotPathDel><twClkSkew dest = "0.166" src = "0.188">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>5.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.346</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twDest><twTotPathDel>5.526</twTotPathDel><twClkSkew dest = "0.766" src = "0.859">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_13</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>4.124</twRouteDel><twTotDel>5.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14 (SLICE_X47Y137.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.611</twSlack><twSrc BELType="OTHER">xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twDest><twTotPathDel>8.196</twTotPathDel><twClkSkew dest = "1.510" src = "1.668">0.158</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>PS7_X0Y0.SAXIHP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.SAXIHP0WREADY</twSite><twDelType>Tpsscko_SAXIHP0WREADY</twDelType><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.052</twDelInfo><twComp>xillybus_ins/M_AXI_WREADY</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twBEL></twPathDel><twLogDel>2.224</twLogDel><twRouteDel>5.972</twRouteDel><twTotDel>8.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.300</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twDest><twTotPathDel>5.643</twTotPathDel><twClkSkew dest = "0.166" src = "0.188">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>5.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.346</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twDest><twTotPathDel>5.526</twTotPathDel><twClkSkew dest = "0.766" src = "0.859">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y125.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_stream</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y125.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>xillybus_ins/M_AXI_WVALID</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.363</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y123.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_14</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>4.124</twRouteDel><twTotDel>5.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_23 (SLICE_X50Y103.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_data_23</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_23</twDest><twTotPathDel>0.349</twTotPathDel><twClkSkew dest = "0.851" src = "0.503">-0.348</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_data_23</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_data[23]</twComp><twBEL>xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_data_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y103.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_data[23]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data[24]</twComp><twBEL>xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT161</twBEL><twBEL>xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_23</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/wr_state_FSM_FFd1 (SLICE_X34Y101.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/wr_state_FSM_FFd2</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/wr_state_FSM_FFd1</twDest><twTotPathDel>0.353</twTotPathDel><twClkSkew dest = "0.857" src = "0.509">-0.348</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/wr_state_FSM_FFd2</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/wr_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_WREADY&lt;1&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_WREADY&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0_M_BVALID&lt;1&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/wr_state_FSM_FFd1-In1</twBEL><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_15 (SLICE_X54Y105.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_15</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_15</twDest><twTotPathDel>0.357</twTotPathDel><twClkSkew dest = "0.876" src = "0.527">-0.349</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_15</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y99.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset[10]</twComp><twBEL>xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y105.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_data[15]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data[16]</twComp><twBEL>xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_GND_2_o_wide_mux_68_OUT71</twBEL><twBEL>xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_15</twBEL></twPathDel><twLogDel>0.125</twLogDel><twRouteDel>0.232</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK" logResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK" locationPin="RAMB18_X2Y39.CLKARDCLK" clockNet="bus_clk"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKB" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK" logResource="xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK" locationPin="RAMB18_X2Y39.CLKBWRCLK" clockNet="bus_clk"/><twPinLimit anchorID="52" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X3Y35.CLKARDCLK" clockNet="bus_clk"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/audio_mclk (OLOGIC_X0Y20.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.003</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/audio_mclk</twDest><twTotPathDel>1.880</twTotPathDel><twClkSkew dest = "0.905" src = "0.987">0.082</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/audio_mclk</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y20.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>audio_ins/audio_mclk</twComp><twBEL>audio_ins/audio_mclk</twBEL></twPathDel><twLogDel>1.352</twLogDel><twRouteDel>0.528</twRouteDel><twTotDel>1.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.739</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>1.226</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>0.665</twRouteDel><twTotDel>1.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_0 (SLICE_X0Y19.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.868</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_0</twDest><twTotPathDel>1.097</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;0&gt;11_INV_0</twBEL><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twLogDel>0.565</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>1.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>0.262</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_0 (SLICE_X0Y19.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">audio_ins/clk_div_0</twSrc><twDest BELType="FF">audio_ins/clk_div_0</twDest><twTotPathDel>0.263</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_0</twSrc><twDest BELType='FF'>audio_ins/clk_div_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>audio_ins/clk_div&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;0&gt;11_INV_0</twBEL><twBEL>audio_ins/clk_div_0</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">audio_ins/clk_div_1</twSrc><twDest BELType="FF">audio_ins/clk_div_1</twDest><twTotPathDel>0.321</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_ins/clk_div_1</twSrc><twDest BELType='FF'>audio_ins/clk_div_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X0Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>audio_ins/clk_div&lt;1&gt;</twComp><twBEL>audio_ins/Mcount_clk_div_xor&lt;1&gt;11</twBEL><twBEL>audio_ins/clk_div_1</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>0.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFGP</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_BUFGP"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_BUFGP"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="7.845" period="10.000" constraintValue="10.000" deviceLimit="2.155" freqLimit="464.037" physResource="clk_100_BUFGP/BUFG/I0" logResource="clk_100_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="clk_100_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_force_iob_ffs = MAXDELAY FROM TIMEGRP &quot;tgrp_vga_pads_ffs&quot; 5.5 ns;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.031</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_green&lt;2&gt; (AB21.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>1.469</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;8&gt;</twSrc><twDest BELType="PAD">vga4_green&lt;2&gt;</twDest><twTotPathDel>4.031</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;8&gt;</twSrc><twDest BELType='PAD'>vga4_green&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y33.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>vga4_green_2_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>AB21.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_green_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB21.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>vga4_green&lt;2&gt;</twComp><twBEL>vga4_green_2_OBUF</twBEL><twBEL>vga4_green&lt;2&gt;</twBEL></twPathDel><twLogDel>4.030</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>4.031</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_green&lt;0&gt; (AB22.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>1.470</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;6&gt;</twSrc><twDest BELType="PAD">vga4_green&lt;0&gt;</twDest><twTotPathDel>4.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;6&gt;</twSrc><twDest BELType='PAD'>vga4_green&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y35.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>vga4_green_0_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>AB22.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_green_0_OBUF</twComp></twPathDel><twPathDel><twSite>AB22.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.557</twDelInfo><twComp>vga4_green&lt;0&gt;</twComp><twBEL>vga4_green_0_OBUF</twBEL><twBEL>vga4_green&lt;0&gt;</twBEL></twPathDel><twLogDel>4.029</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>4.030</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_vsync (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>1.474</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;0&gt;</twSrc><twDest BELType="PAD">vga_vsync</twDest><twTotPathDel>4.026</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;0&gt;</twSrc><twDest BELType='PAD'>vga_vsync</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y28.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>vga_vsync_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga_vsync_OBUF</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.553</twDelInfo><twComp>vga_vsync</twComp><twBEL>vga_vsync_OBUF</twBEL><twBEL>vga_vsync</twBEL></twPathDel><twLogDel>4.025</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>4.026</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP &quot;tgrp_vga_pads_ffs&quot; 5.5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;2&gt; (V19.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="77"><twSlack>1.390</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;12&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;2&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;12&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y37.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_2_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>V19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_2_OBUF</twComp></twPathDel><twPathDel><twSite>V19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.212</twDelInfo><twComp>vga4_red&lt;2&gt;</twComp><twBEL>vga4_red_2_OBUF</twBEL><twBEL>vga4_red&lt;2&gt;</twBEL></twPathDel><twLogDel>1.389</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.390</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;1&gt; (U20.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="78"><twSlack>1.394</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;11&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;1&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;11&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y40.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_1_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>U20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_1_OBUF</twComp></twPathDel><twPathDel><twSite>U20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.216</twDelInfo><twComp>vga4_red&lt;1&gt;</twComp><twBEL>vga4_red_1_OBUF</twBEL><twBEL>vga4_red&lt;1&gt;</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.394</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;3&gt; (V18.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="79"><twSlack>1.408</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;13&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;3&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;13&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y38.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_3_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>V18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_3_OBUF</twComp></twPathDel><twPathDel><twSite>V18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.230</twDelInfo><twComp>vga4_red&lt;3&gt;</twComp><twBEL>vga4_red_3_OBUF</twBEL><twBEL>vga4_red&lt;3&gt;</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.408</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="80" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0         = PERIOD TIMEGRP         &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;         TS_gclk / 0.65 HIGH 50%;</twConstName><twItemCnt>3951</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1037</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.945</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y15.ADDRARDADDR3), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.439</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twTotPathDel>6.768</twTotPathDel><twClkSkew dest = "1.452" src = "1.508">0.056</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y15.ADDRARDADDR3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">5.684</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[2]</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y15.CLKARDCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>5.684</twRouteDel><twTotDel>6.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y29.ENARDEN), 6 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.717</twSlack><twSrc BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>6.546</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X3Y29.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y29.DOBDO13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y29.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y29.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.145</twLogDel><twRouteDel>3.401</twRouteDel><twTotDel>6.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.709</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>4.479</twTotPathDel><twClkSkew dest = "1.425" src = "1.500">0.075</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y29.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y29.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.695</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.495</twTotPathDel><twClkSkew dest = "1.425" src = "1.498">0.073</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y29.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y29.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (SLICE_X58Y53.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.849</twSlack><twSrc BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twTotPathDel>6.330</twTotPathDel><twClkSkew dest = "0.829" src = "0.913">0.084</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X3Y29.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y29.DOBDO13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;6&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twBEL></twPathDel><twLogDel>3.097</twLogDel><twRouteDel>3.233</twRouteDel><twTotDel>6.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.899</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twTotPathDel>4.263</twTotPathDel><twClkSkew dest = "1.399" src = "1.500">0.101</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;6&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>3.102</twRouteDel><twTotDel>4.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.885</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twTotPathDel>3.279</twTotPathDel><twClkSkew dest = "1.399" src = "1.498">0.099</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;6&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>2.180</twRouteDel><twTotDel>3.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;
        TS_gclk / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y15.ADDRARDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.833" src = "0.506">-0.327</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X46Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[6]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y15.ADDRARDADDR7</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[6]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y15.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twBEL></twPathDel><twLogDel>-0.019</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>-5.5</twPctLog><twPctRoute>105.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y15.ADDRARDADDR11), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twTotPathDel>0.356</twTotPathDel><twClkSkew dest = "0.833" src = "0.505">-0.328</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y15.ADDRARDADDR11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y15.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>0.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>-11.8</twPctLog><twPctRoute>111.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y15.ADDRARDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.833" src = "0.505">-0.328</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y15.ADDRARDADDR9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.362</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[0]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y15.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twBEL></twPathDel><twLogDel>-0.001</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>-0.3</twPctLog><twPctRoute>100.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;
        TS_gclk / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKA" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK" locationPin="RAMB18_X3Y15.CLKARDCLK" clockNet="xillybus_ins/vga_clk"/><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X3Y29.CLKARDCLK" clockNet="xillybus_ins/vga_clk"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="13.229" period="15.384" constraintValue="15.384" deviceLimit="2.155" freqLimit="464.037" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I0" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout0"/></twPinLimitRpt></twConst><twConstRollupTable uID="4" anchorID="105"><twConstRollup name="TS_gclk" fullName="TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="4.514" errors="0" errorRollup="0" items="4" itemsRollup="3951"/><twConstRollup name="TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0" fullName="TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0         = PERIOD TIMEGRP         &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;         TS_gclk / 0.65 HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="6.945" actualRollup="N/A" errors="0" errorRollup="0" items="3951" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="106">0</twUnmetConstCnt><twDataSheet anchorID="107" twNameLen="15"><twClk2OutList anchorID="108" twDestWidth="13" twPhaseWidth="20"><twSrc>clk_100</twSrc><twClk2Out  twOutPad = "vga4_blue&lt;0&gt;" twMinTime = "4.177" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.480" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;1&gt;" twMinTime = "4.176" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.479" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;2&gt;" twMinTime = "4.190" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.491" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;3&gt;" twMinTime = "4.179" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.481" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;0&gt;" twMinTime = "4.203" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;1&gt;" twMinTime = "4.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.499" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;2&gt;" twMinTime = "4.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.509" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;3&gt;" twMinTime = "4.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.498" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;0&gt;" twMinTime = "4.186" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.493" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;1&gt;" twMinTime = "4.164" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.470" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;2&gt;" twMinTime = "4.160" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;3&gt;" twMinTime = "4.178" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.484" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga_hsync" twMinTime = "4.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.483" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga_vsync" twMinTime = "4.195" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.495" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="109" twDestWidth="7"><twDest>clk_100</twDest><twClk2SU><twSrc>clk_100</twSrc><twRiseRise>6.945</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="110"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>140888</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20662</twConnCnt></twConstCov><twStats anchorID="111"><twMinPer>8.389</twMinPer><twFootnote number="1" /><twMaxFreq>119.204</twMaxFreq><twMaxFromToDel>4.031</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Apr 08 19:29:13 2014 </twTimestamp></twFoot><twClientInfo anchorID="112"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 457 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
