# rtl-single-port-ram
Single-port RAM implemented in Verilog with synchronous read/write and parameterized depth.
