
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003455                       # Number of seconds simulated
sim_ticks                                  3455450901                       # Number of ticks simulated
final_tick                               574986488577                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 379465                       # Simulator instruction rate (inst/s)
host_op_rate                                   488066                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 305077                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917924                       # Number of bytes of host memory used
host_seconds                                 11326.50                       # Real time elapsed on the host
sim_insts                                  4298009232                       # Number of instructions simulated
sim_ops                                    5528080361                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       491520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       632832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       337792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       483968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1968000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       375296                       # Number of bytes written to this memory
system.physmem.bytes_written::total            375296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3840                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4944                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3781                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15375                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2932                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2932                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1741017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    142244822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1555803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    183140209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1555803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     97756273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1481717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    140059290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               569534934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1741017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1555803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1555803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1481717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6334340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         108609849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              108609849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         108609849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1741017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    142244822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1555803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    183140209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1555803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     97756273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1481717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    140059290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              678144783                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8286454                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2859497                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2493204                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189505                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1434727                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1386141                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199966                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5712                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3502649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15876170                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2859497                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1586107                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3361440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         878431                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        405310                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721756                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7957178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.299249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4595738     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601852      7.56%     65.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293470      3.69%     69.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221103      2.78%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          184648      2.32%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          157652      1.98%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54817      0.69%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195504      2.46%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1652394     20.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7957178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345081                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.915918                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3627135                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       381464                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3247170                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16462                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684946                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313274                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2844                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17741694                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4455                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684946                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3779058                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         188915                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        45201                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3110330                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       148721                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17181319                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           63                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71501                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        65022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22750531                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78225009                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78225009                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903403                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7847085                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2126                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1127                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           373526                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2631421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7479                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196309                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16159851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13781445                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18046                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4677880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12683848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7957178                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.731951                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2883966     36.24%     36.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1686180     21.19%     57.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       856239     10.76%     68.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       997380     12.53%     80.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742996      9.34%     90.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478172      6.01%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204814      2.57%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60529      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46902      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7957178                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58544     73.09%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12553     15.67%     88.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9005     11.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10814181     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109434      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2363041     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493793      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13781445                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.663129                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80102                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35618212                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20839961                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13296213                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13861547                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22441                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       743341                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          105                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155600                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684946                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         115177                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8568                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16161982                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2631421                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595354                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1117                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4337                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           55                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          105                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112449                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207763                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13477847                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2260272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303594                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2741186                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018885                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480914                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.626492                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13321840                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13296213                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7999137                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19700871                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.604572                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406030                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370186                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4791947                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2033                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187748                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7272232                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.563507                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.285649                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3437266     47.27%     47.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532601     21.07%     68.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836659     11.50%     79.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305166      4.20%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261829      3.60%     87.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116309      1.60%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281029      3.86%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77250      1.06%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424123      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7272232                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370186                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888075                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424123                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23010138                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33010078                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 329276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.828645                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.828645                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.206789                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.206789                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62405473                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17451371                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18305863                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2026                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8286454                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2907611                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2360085                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198382                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1208728                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1145018                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309647                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8614                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3048031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16034531                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2907611                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1454665                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3386598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1042823                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        600467                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1499018                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7874952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.510388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.319943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4488354     57.00%     57.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          211857      2.69%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242276      3.08%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          442158      5.61%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197215      2.50%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304828      3.87%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166472      2.11%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139868      1.78%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1681924     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7874952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350887                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.935029                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3217204                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       555421                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3230916                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33470                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        837936                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       493950                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2565                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19084553                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4560                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        837936                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3392096                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         156950                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       155251                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3085407                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       247307                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18345079                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5013                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132734                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          756                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25692409                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85462968                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85462968                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15807449                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9884944                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3886                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2350                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           633488                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1710695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       875682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12703                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       296622                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17237801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13879155                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27129                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5816636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17428621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          757                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7874952                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919919                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2788194     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1658376     21.06%     56.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1138430     14.46%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       785736      9.98%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       651607      8.27%     89.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       353535      4.49%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350101      4.45%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79782      1.01%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69191      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7874952                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100666     76.89%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14045     10.73%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16209     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11571229     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196272      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1530      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1384544      9.98%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       725580      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13879155                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.674921                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130924                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009433                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35791312                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23058475                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13477583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14010079                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27388                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       667951                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222328                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        837936                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          65010                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9014                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17241685                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60726                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1710695                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       875682                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2323                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117798                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113274                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231072                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13617334                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1291211                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261818                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1989319                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1928295                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            698108                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.643325                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13488092                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13477583                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8824188                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24761280                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.626460                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356370                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9265340                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11379765                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5861981                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3127                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200928                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7037016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.158206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2814110     39.99%     39.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1899483     26.99%     66.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       778668     11.07%     78.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       388689      5.52%     83.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397338      5.65%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157330      2.24%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171022      2.43%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88263      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       342113      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7037016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9265340                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11379765                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1696095                       # Number of memory references committed
system.switch_cpus1.commit.loads              1042741                       # Number of loads committed
system.switch_cpus1.commit.membars               1554                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1636233                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10252133                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231542                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       342113                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23936493                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35322225                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 411502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9265340                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11379765                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9265340                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.894350                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.894350                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.118131                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.118131                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61221451                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18632862                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17660829                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3122                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8286454                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2985917                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2432871                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202856                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1213164                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1161045                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          314761                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8978                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3128734                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16294169                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2985917                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1475806                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3610909                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1042122                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        548389                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1533121                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8125449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.480251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.317034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4514540     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          375881      4.63%     60.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          372902      4.59%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          461156      5.68%     70.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          142137      1.75%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          181993      2.24%     74.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152860      1.88%     76.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          139517      1.72%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1784463     21.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8125449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360337                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.966362                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3281659                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       522841                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3450651                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33194                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        837103                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       504940                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          333                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19424877                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1955                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        837103                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3431382                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          63930                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       285659                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3332135                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       175231                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18753697                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        108412                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47564                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26343434                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87370887                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87370887                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16321814                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10021580                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3447                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1824                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           485791                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1736124                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       897904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8467                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       281235                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17627465                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14184904                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29753                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5895435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17796549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8125449                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745738                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907317                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2955181     36.37%     36.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1667528     20.52%     56.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1112088     13.69%     70.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       775666      9.55%     80.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       770534      9.48%     89.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       370168      4.56%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       352128      4.33%     98.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56790      0.70%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        65366      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8125449                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89377     75.61%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15108     12.78%     88.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13725     11.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11855739     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177373      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1619      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1403660      9.90%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       746513      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14184904                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.711818                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118210                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008334                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36643219                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23526472                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13788215                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14303114                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17409                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       670890                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       221546                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        837103                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          41625                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4973                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17630920                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37698                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1736124                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       897904                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1806                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237332                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13939480                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1310552                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245423                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2031964                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1990366                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            721412                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682201                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13804109                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13788215                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8948353                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25256247                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.663946                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354303                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9493674                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11702788                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5928173                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204298                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7288346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.605685                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154567                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2936272     40.29%     40.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1961101     26.91%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       797809     10.95%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       433184      5.94%     84.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       379925      5.21%     89.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154664      2.12%     91.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       173852      2.39%     93.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       101927      1.40%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       349612      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7288346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9493674                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11702788                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1741592                       # Number of memory references committed
system.switch_cpus2.commit.loads              1065234                       # Number of loads committed
system.switch_cpus2.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1698097                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10535042                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       241908                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       349612                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24569526                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36099840                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 161005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9493674                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11702788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9493674                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.872840                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.872840                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.145686                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.145686                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62567653                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19167769                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17942479                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8286454                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2889233                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2351138                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194495                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1193695                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1117405                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          305076                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8598                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2884478                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15953977                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2889233                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1422481                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3511334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1044030                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        691667                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1412696                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7933494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.488177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4422160     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          309125      3.90%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          248362      3.13%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          602629      7.60%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          159637      2.01%     72.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          218592      2.76%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          150604      1.90%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88013      1.11%     78.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1734372     21.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7933494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.348669                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.925308                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3010858                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       679407                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3375393                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22095                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        845735                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       492700                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19106969                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1509                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        845735                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3231700                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         131210                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       229342                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3172235                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       323267                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18428689                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          527                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130053                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           95                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25778599                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86036618                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86036618                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15796970                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9981569                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3874                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2329                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           905311                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1732225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       897410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17110                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       266584                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17401230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13805369                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28775                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6002124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18444884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          735                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7933494                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895291                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2841055     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1687385     21.27%     57.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1072336     13.52%     70.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       811363     10.23%     80.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       710762      8.96%     89.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       364722      4.60%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       316213      3.99%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61977      0.78%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67681      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7933494                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81989     69.70%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17763     15.10%     84.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17869     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11473439     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192610      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1540      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1379570      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       758210      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13805369                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.666016                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117623                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008520                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35690628                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23407418                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13447504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13922992                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        52893                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       686177                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          348                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226796                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        845735                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          80632                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8464                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17405111                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        36408                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1732225                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       897410                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2313                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117615                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       228201                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13582810                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1290942                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       222557                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2028937                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1913760                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            737995                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.639158                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13456872                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13447504                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8741791                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24834890                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.622830                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9256282                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11376601                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6028549                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3145                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197599                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7087759                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.605106                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.139357                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2816409     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1935210     27.30%     67.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       782054     11.03%     78.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       449113      6.34%     84.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       356913      5.04%     89.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       148544      2.10%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       174954      2.47%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        86648      1.22%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       337914      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7087759                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9256282                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11376601                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1716659                       # Number of memory references committed
system.switch_cpus3.commit.loads              1046045                       # Number of loads committed
system.switch_cpus3.commit.membars               1564                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1631783                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10253911                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231925                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       337914                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24154839                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35656645                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 352960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9256282                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11376601                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9256282                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.895225                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.895225                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.117038                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.117038                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61108094                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18573936                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17621627                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3138                       # number of misc regfile writes
system.l2.replacements                          15513                       # number of replacements
system.l2.tagsinuse                       2046.373904                       # Cycle average of tags in use
system.l2.total_refs                            12124                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17556                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.690590                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            35.748572                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.097818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    455.024944                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.185032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    535.312104                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.183930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    325.595158                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.913181                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    480.942570                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             44.215123                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             63.118220                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             40.524238                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             48.513013                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002489                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.222180                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.261383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.158982                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.234835                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.021589                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.030819                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.019787                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.023688                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999206                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1965                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          979                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1432                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5948                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3707                       # number of Writeback hits
system.l2.Writeback_hits::total                  3707                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   155                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1582                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2016                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1017                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1481                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6103                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1582                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2016                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1017                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1481                       # number of overall hits
system.l2.overall_hits::total                    6103                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3834                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4939                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2639                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3780                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15363                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  13                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3841                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4944                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2639                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3781                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15376                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3841                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4944                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2639                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3781                       # number of overall misses
system.l2.overall_misses::total                 15376                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3178489                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    231941047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2743559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    300548769                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2730988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    163123556                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2300466                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    229379212                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       935946086                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       400834                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       335442                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        59208                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        795484                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3178489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    232341881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2743559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    300884211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2730988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    163123556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2300466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    229438420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        936741570                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3178489                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    232341881                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2743559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    300884211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2730988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    163123556                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2300466                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    229438420                       # number of overall miss cycles
system.l2.overall_miss_latency::total       936741570                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21311                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3707                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3707                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               168                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5423                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6960                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3656                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21479                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5423                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6960                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3656                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21479                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.710132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.715382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.729409                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.725249                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.720895                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.291667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.089286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.020000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.077381                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.708280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.710345                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.721827                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.718548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.715862                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.959184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.708280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.710345                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.721827                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.718548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.715862                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 67627.425532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60495.839071                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 65322.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60852.150030                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 65023.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 61812.639636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 57511.650000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60682.331217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60922.091128                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        57262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 67088.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        59208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61191.076923                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 67627.425532                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60489.945587                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 65322.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60858.456917                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 65023.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 61812.639636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 57511.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60681.941285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60922.318548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 67627.425532                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60489.945587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 65322.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60858.456917                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 65023.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 61812.639636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 57511.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60681.941285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60922.318548                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2932                       # number of writebacks
system.l2.writebacks::total                      2932                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3833                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4939                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2639                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3780                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15362                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             13                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15375                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2910200                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    209787731                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2506997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    272190732                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2491280                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    147914313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2069704                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    207500601                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    847371558                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       362300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       305949                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        53211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       721460                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2910200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    210150031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2506997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    272496681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2491280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    147914313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2069704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    207553812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    848093018                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2910200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    210150031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2506997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    272496681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2491280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    147914313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2069704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    207553812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    848093018                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.709946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.715382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.729409                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.725249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.720848                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.291667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.089286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.020000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.077381                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.708095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.710345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.721827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.718548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.715815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.959184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.708095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.710345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.721827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.718548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.715815                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 61919.148936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54731.993478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59690.404762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55110.494432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59316.190476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56049.379689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 51742.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54894.338889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55160.236818                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 51757.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 61189.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        53211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55496.923077                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 61919.148936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54726.570573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 59690.404762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 55116.642597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 59316.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56049.379689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 51742.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54893.893679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55160.521496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 61919.148936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54726.570573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 59690.404762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 55116.642597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 59316.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56049.379689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 51742.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54893.893679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55160.521496                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.796339                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754214                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1766762.282187                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.757503                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.038836                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068522                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825383                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893904                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721693                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721693                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721693                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721693                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721693                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721693                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4184064                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4184064                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4184064                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4184064                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4184064                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4184064                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721756                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721756                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721756                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721756                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 66413.714286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66413.714286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 66413.714286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66413.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 66413.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66413.714286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3460834                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3460834                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3460834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3460834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3460834                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3460834                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70629.265306                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70629.265306                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 70629.265306                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70629.265306                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 70629.265306                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70629.265306                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5423                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250649                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5679                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39311.612784                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.763638                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.236362                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784233                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215767                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056220                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056220                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1013                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1013                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493804                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493804                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493804                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493804                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19975                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19975                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20047                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20047                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20047                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20047                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1209840943                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1209840943                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3579753                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3579753                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1213420696                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1213420696                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1213420696                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1213420696                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2076195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2076195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513851                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513851                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513851                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513851                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009621                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007975                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007975                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007975                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007975                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60567.756846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60567.756846                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 49718.791667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49718.791667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60528.792138                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60528.792138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60528.792138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60528.792138                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          551                       # number of writebacks
system.cpu0.dcache.writebacks::total              551                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14576                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14576                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14624                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14624                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5399                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5399                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5423                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5423                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    252468426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    252468426                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       904926                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       904926                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    253373352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    253373352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    253373352                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    253373352                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002157                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002157                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002157                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002157                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46762.071865                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46762.071865                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 37705.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37705.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46721.990042                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46721.990042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46721.990042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46721.990042                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.720675                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088472313                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105362.307544                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.720675                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062052                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818463                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1498962                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1498962                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1498962                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1498962                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1498962                       # number of overall hits
system.cpu1.icache.overall_hits::total        1498962                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3605056                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3605056                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3605056                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3605056                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3605056                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3605056                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1499018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1499018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1499018                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1499018                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1499018                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1499018                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        64376                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        64376                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        64376                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        64376                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        64376                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        64376                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3092430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3092430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3092430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3092430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3092430                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3092430                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68720.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68720.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68720.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68720.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68720.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68720.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6960                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177669222                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7216                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24621.566242                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.044076                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.955924                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886891                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113109                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1005653                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1005653                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       649997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        649997                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2246                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2246                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1561                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1561                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1655650                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1655650                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1655650                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1655650                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14403                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          170                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14573                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14573                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14573                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14573                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    827445478                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    827445478                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6458776                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6458776                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    833904254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    833904254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    833904254                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    833904254                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1020056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1020056                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       650167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       650167                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1561                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1561                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1670223                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1670223                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1670223                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1670223                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000261                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000261                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008725                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008725                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008725                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008725                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 57449.522877                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57449.522877                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37992.800000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37992.800000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 57222.552254                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57222.552254                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 57222.552254                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57222.552254                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          765                       # number of writebacks
system.cpu1.dcache.writebacks::total              765                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7499                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7499                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7613                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7613                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7613                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6904                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6960                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6960                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6960                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6960                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    327762280                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    327762280                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1503909                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1503909                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    329266189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    329266189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    329266189                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    329266189                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004167                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004167                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004167                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004167                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47474.258401                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47474.258401                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26855.517857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26855.517857                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 47308.360489                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47308.360489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 47308.360489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47308.360489                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.731451                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089494376                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2132082.927593                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.731451                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063672                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.813672                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1533067                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1533067                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1533067                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1533067                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1533067                       # number of overall hits
system.cpu2.icache.overall_hits::total        1533067                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3669488                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3669488                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3669488                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3669488                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3669488                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3669488                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1533121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1533121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1533121                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1533121                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1533121                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1533121                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 67953.481481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67953.481481                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 67953.481481                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67953.481481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 67953.481481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67953.481481                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3124737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3124737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3124737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3124737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3124737                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3124737                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 72668.302326                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72668.302326                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 72668.302326                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72668.302326                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 72668.302326                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72668.302326                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3656                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161221232                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3912                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41211.971370                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.766442                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.233558                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862369                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137631                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1026721                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1026721                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       672814                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        672814                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1751                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1649                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1699535                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1699535                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1699535                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1699535                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8172                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8172                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          129                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          129                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8301                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8301                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8301                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8301                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    508722038                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    508722038                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3796886                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3796886                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    512518924                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    512518924                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    512518924                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    512518924                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1034893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1034893                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       672943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       672943                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1707836                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1707836                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1707836                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1707836                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007896                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007896                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000192                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000192                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004861                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004861                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004861                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004861                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 62251.840186                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 62251.840186                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 29433.224806                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29433.224806                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 61741.829177                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 61741.829177                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 61741.829177                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 61741.829177                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          778                       # number of writebacks
system.cpu2.dcache.writebacks::total              778                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4554                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4554                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           91                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4645                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4645                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4645                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4645                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3618                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3618                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3656                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3656                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3656                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3656                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    180479445                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    180479445                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       806704                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       806704                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    181286149                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    181286149                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    181286149                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    181286149                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002141                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002141                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49883.760365                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 49883.760365                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21229.052632                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21229.052632                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 49585.926969                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49585.926969                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 49585.926969                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49585.926969                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.087867                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086498553                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109705.928155                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.087867                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820654                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1412637                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1412637                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1412637                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1412637                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1412637                       # number of overall hits
system.cpu3.icache.overall_hits::total        1412637                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3440880                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3440880                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3440880                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3440880                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3440880                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3440880                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1412696                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1412696                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1412696                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1412696                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1412696                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1412696                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        58320                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        58320                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        58320                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        58320                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        58320                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        58320                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2505039                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2505039                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2505039                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2505039                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2505039                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2505039                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 61098.512195                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61098.512195                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 61098.512195                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61098.512195                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 61098.512195                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61098.512195                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5262                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170676448                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5518                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30930.853208                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.199791                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.800209                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.879687                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.120313                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       978644                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         978644                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       666954                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        666954                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1791                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1791                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1569                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1569                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1645598                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1645598                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1645598                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1645598                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14461                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14461                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          361                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          361                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14822                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14822                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14822                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14822                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    910411834                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    910411834                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18341545                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18341545                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    928753379                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    928753379                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    928753379                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    928753379                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993105                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993105                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       667315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       667315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1569                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1569                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1660420                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1660420                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1660420                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1660420                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014561                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014561                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000541                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000541                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008927                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008927                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008927                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008927                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62956.353917                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62956.353917                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 50807.603878                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50807.603878                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62660.462758                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62660.462758                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62660.462758                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62660.462758                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        39069                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        39069                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1613                       # number of writebacks
system.cpu3.dcache.writebacks::total             1613                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9249                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9249                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          311                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          311                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9560                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9560                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9560                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9560                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5212                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5212                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           50                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5262                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5262                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5262                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5262                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    252897331                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    252897331                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1018202                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1018202                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    253915533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    253915533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    253915533                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    253915533                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005248                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005248                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003169                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003169                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003169                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003169                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 48522.127974                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 48522.127974                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20364.040000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20364.040000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 48254.567275                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48254.567275                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 48254.567275                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48254.567275                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
