// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject (
        em_barrel_V_V_dout,
        em_barrel_V_V_empty_n,
        em_barrel_V_V_read,
        layer56_out_V_V_din,
        layer56_out_V_V_full_n,
        layer56_out_V_V_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] em_barrel_V_V_dout;
input   em_barrel_V_V_empty_n;
output   em_barrel_V_V_read;
output  [31:0] layer56_out_V_V_din;
input   layer56_out_V_V_full_n;
output   layer56_out_V_V_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_start;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_done;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_continue;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_idle;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_start_out;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_start_write;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_image_V_V_read;
wire   [31:0] resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_resized_V_V_din;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_resized_V_V_write;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_start;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_done;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_continue;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_idle;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_start_out;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_start_write;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_data_V_V_read;
wire   [31:0] normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_res_V_V_din;
wire    normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_U0_res_V_V_write;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_start;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_done;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_continue;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_idle;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_ready;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_start_out;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_start_write;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_data_V_V_read;
wire   [31:0] dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_res_V_V_din;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_res_V_V_write;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_start;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_done;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_continue;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_idle;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_ready;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_start_out;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_start_write;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_data_V_V_read;
wire   [31:0] dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_res_V_V_din;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_res_V_V_write;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_start;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_done;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_continue;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_idle;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_ready;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_start_out;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_start_write;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_data_V_V_read;
wire   [31:0] dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_res_V_V_din;
wire    dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_res_V_V_write;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_start;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_done;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_continue;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_idle;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_ready;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_data_V_V_read;
wire   [31:0] relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_res_V_V_din;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_res_V_V_write;
wire    ap_sync_continue;
wire    layer2_out_V_V_full_n;
wire   [31:0] layer2_out_V_V_dout;
wire    layer2_out_V_V_empty_n;
wire    layer3_out_V_V_full_n;
wire   [31:0] layer3_out_V_V_dout;
wire    layer3_out_V_V_empty_n;
wire    layer57_out_V_V_full_n;
wire   [31:0] layer57_out_V_V_dout;
wire    layer57_out_V_V_empty_n;
wire    layer4_out_V_V_full_n;
wire   [31:0] layer4_out_V_V_dout;
wire    layer4_out_V_V_empty_n;
wire    layer7_out_V_V_full_n;
wire   [31:0] layer7_out_V_V_dout;
wire    layer7_out_V_V_empty_n;
wire    layer8_out_V_V_full_n;
wire   [31:0] layer8_out_V_V_dout;
wire    layer8_out_V_V_empty_n;
wire    layer58_out_V_V_full_n;
wire   [31:0] layer58_out_V_V_dout;
wire    layer58_out_V_V_empty_n;
wire    layer9_out_V_V_full_n;
wire   [31:0] layer9_out_V_V_dout;
wire    layer9_out_V_V_empty_n;
wire    layer12_out_V_V_full_n;
wire   [31:0] layer12_out_V_V_dout;
wire    layer12_out_V_V_empty_n;
wire    layer59_out_V_V_full_n;
wire   [31:0] layer59_out_V_V_dout;
wire    layer59_out_V_V_empty_n;
wire    layer13_out_V_V_full_n;
wire   [31:0] layer13_out_V_V_dout;
wire    layer13_out_V_V_empty_n;
wire    layer16_out_V_V_full_n;
wire   [31:0] layer16_out_V_V_dout;
wire    layer16_out_V_V_empty_n;
wire    layer17_out_V_V_full_n;
wire   [31:0] layer17_out_V_V_dout;
wire    layer17_out_V_V_empty_n;
wire    layer60_out_V_V_full_n;
wire   [31:0] layer60_out_V_V_dout;
wire    layer60_out_V_V_empty_n;
wire    layer18_out_V_V_full_n;
wire   [31:0] layer18_out_V_V_dout;
wire    layer18_out_V_V_empty_n;
wire    layer21_out_V_V_full_n;
wire   [31:0] layer21_out_V_V_dout;
wire    layer21_out_V_V_empty_n;
wire    layer61_out_V_V_full_n;
wire   [31:0] layer61_out_V_V_dout;
wire    layer61_out_V_V_empty_n;
wire    layer22_out_V_V_full_n;
wire   [31:0] layer22_out_V_V_dout;
wire    layer22_out_V_V_empty_n;
wire    layer25_out_V_V_full_n;
wire   [31:0] layer25_out_V_V_dout;
wire    layer25_out_V_V_empty_n;
wire    layer26_out_V_V_full_n;
wire   [31:0] layer26_out_V_V_dout;
wire    layer26_out_V_V_empty_n;
wire    layer62_out_V_V_full_n;
wire   [31:0] layer62_out_V_V_dout;
wire    layer62_out_V_V_empty_n;
wire    layer27_out_V_V_full_n;
wire   [31:0] layer27_out_V_V_dout;
wire    layer27_out_V_V_empty_n;
wire    layer30_out_V_V_full_n;
wire   [31:0] layer30_out_V_V_dout;
wire    layer30_out_V_V_empty_n;
wire    layer63_out_V_V_full_n;
wire   [31:0] layer63_out_V_V_dout;
wire    layer63_out_V_V_empty_n;
wire    layer31_out_V_V_full_n;
wire   [31:0] layer31_out_V_V_dout;
wire    layer31_out_V_V_empty_n;
wire    layer34_out_V_V_full_n;
wire   [31:0] layer34_out_V_V_dout;
wire    layer34_out_V_V_empty_n;
wire    layer35_out_V_V_full_n;
wire   [31:0] layer35_out_V_V_dout;
wire    layer35_out_V_V_empty_n;
wire    layer64_out_V_V_full_n;
wire   [31:0] layer64_out_V_V_dout;
wire    layer64_out_V_V_empty_n;
wire    layer36_out_V_V_full_n;
wire   [31:0] layer36_out_V_V_dout;
wire    layer36_out_V_V_empty_n;
wire    layer39_out_V_V_full_n;
wire   [31:0] layer39_out_V_V_dout;
wire    layer39_out_V_V_empty_n;
wire    layer65_out_V_V_full_n;
wire   [31:0] layer65_out_V_V_dout;
wire    layer65_out_V_V_empty_n;
wire    layer40_out_V_V_full_n;
wire   [31:0] layer40_out_V_V_dout;
wire    layer40_out_V_V_empty_n;
wire    layer43_out_V_V_full_n;
wire   [31:0] layer43_out_V_V_dout;
wire    layer43_out_V_V_empty_n;
wire    layer44_out_V_V_full_n;
wire   [31:0] layer44_out_V_V_dout;
wire    layer44_out_V_V_empty_n;
wire    layer46_out_V_V_full_n;
wire   [31:0] layer46_out_V_V_dout;
wire    layer46_out_V_V_empty_n;
wire    layer49_out_V_V_full_n;
wire   [31:0] layer49_out_V_V_dout;
wire    layer49_out_V_V_empty_n;
wire    layer50_out_V_V_full_n;
wire   [31:0] layer50_out_V_V_dout;
wire    layer50_out_V_V_empty_n;
wire    layer53_out_V_V_full_n;
wire   [31:0] layer53_out_V_V_dout;
wire    layer53_out_V_V_empty_n;
wire    layer54_out_V_V_full_n;
wire   [31:0] layer54_out_V_V_dout;
wire    layer54_out_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_din;
wire    start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_full_n;
wire   [0:0] start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_dout;
wire    start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_3_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_3_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_3_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_3_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_2_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_2_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_2_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_2_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_1_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_1_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_1_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_1_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_U0_empty_n;
wire   [0:0] start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_din;
wire    start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_full_n;
wire   [0:0] start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_dout;
wire    start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_empty_n;
wire   [0:0] start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_din;
wire    start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_full_n;
wire   [0:0] start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_dout;
wire    start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_empty_n;
wire   [0:0] start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_din;
wire    start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_full_n;
wire   [0:0] start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_dout;
wire    start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_empty_n;
wire   [0:0] start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_din;
wire    start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_full_n;
wire   [0:0] start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_dout;
wire    start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_empty_n;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_start_full_n;
wire    relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_start_write;

resize_nearest_me_ap_fixed_32_16_5_3_0_config2_s resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_start),
    .start_full_n(start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_full_n),
    .ap_done(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_done),
    .ap_continue(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_continue),
    .ap_idle(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_idle),
    .ap_ready(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready),
    .start_out(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_start_out),
    .start_write(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_start_write),
    .image_V_V_dout(em_barrel_V_V_dout),
    .image_V_V_empty_n(em_barrel_V_V_empty_n),
    .image_V_V_read(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_image_V_V_read),
    .resized_V_V_din(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_resized_V_V_din),
    .resized_V_V_full_n(layer2_out_V_V_full_n),
    .resized_V_V_write(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_resized_V_V_write)
);

normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_full_n),
    .ap_done(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_done),
    .ap_continue(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_continue),
    .ap_idle(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_idle),
    .ap_ready(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready),
    .start_out(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_start_out),
    .start_write(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_start_write),
    .data_V_V_dout(layer2_out_V_V_dout),
    .data_V_V_empty_n(layer2_out_V_V_empty_n),
    .data_V_V_read(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_data_V_V_read),
    .res_V_V_din(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_res_V_V_din),
    .res_V_V_full_n(layer3_out_V_V_full_n),
    .res_V_V_write(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_write),
    .data_V_V_dout(layer3_out_V_V_dout),
    .data_V_V_empty_n(layer3_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_din),
    .res_V_V_full_n(layer57_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_start_write),
    .data_V_V_dout(layer57_out_V_V_dout),
    .data_V_V_empty_n(layer57_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_res_V_V_din),
    .res_V_V_full_n(layer4_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_start_write),
    .data_V_V_dout(layer4_out_V_V_dout),
    .data_V_V_empty_n(layer4_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_res_V_V_din),
    .res_V_V_full_n(layer7_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_start_write),
    .data_V_V_dout(layer7_out_V_V_dout),
    .data_V_V_empty_n(layer7_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_res_V_V_din),
    .res_V_V_full_n(layer8_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_write),
    .data_V_V_dout(layer8_out_V_V_dout),
    .data_V_V_empty_n(layer8_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_din),
    .res_V_V_full_n(layer58_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_start_write),
    .data_V_V_dout(layer58_out_V_V_dout),
    .data_V_V_empty_n(layer58_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_res_V_V_din),
    .res_V_V_full_n(layer9_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_start_write),
    .data_V_V_dout(layer9_out_V_V_dout),
    .data_V_V_empty_n(layer9_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_res_V_V_din),
    .res_V_V_full_n(layer12_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_write),
    .data_V_V_dout(layer12_out_V_V_dout),
    .data_V_V_empty_n(layer12_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_din),
    .res_V_V_full_n(layer59_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_start_write),
    .data_V_V_dout(layer59_out_V_V_dout),
    .data_V_V_empty_n(layer59_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_res_V_V_din),
    .res_V_V_full_n(layer13_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_start_write),
    .data_V_V_dout(layer13_out_V_V_dout),
    .data_V_V_empty_n(layer13_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_res_V_V_din),
    .res_V_V_full_n(layer16_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me_3 pooling2d_large_cl_nopad_pad_me_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_3_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_3_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_3_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_3_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_3_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_3_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_3_U0_start_write),
    .data_V_V_dout(layer16_out_V_V_dout),
    .data_V_V_empty_n(layer16_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_3_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_din),
    .res_V_V_full_n(layer17_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_write),
    .data_V_V_dout(layer17_out_V_V_dout),
    .data_V_V_empty_n(layer17_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_din),
    .res_V_V_full_n(layer60_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_start_write),
    .data_V_V_dout(layer60_out_V_V_dout),
    .data_V_V_empty_n(layer60_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_res_V_V_din),
    .res_V_V_full_n(layer18_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_start_write),
    .data_V_V_dout(layer18_out_V_V_dout),
    .data_V_V_empty_n(layer18_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_res_V_V_din),
    .res_V_V_full_n(layer21_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_start_write),
    .data_V_V_dout(layer21_out_V_V_dout),
    .data_V_V_empty_n(layer21_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_res_V_V_din),
    .res_V_V_full_n(layer61_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_write),
    .data_V_V_dout(layer61_out_V_V_dout),
    .data_V_V_empty_n(layer61_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_din),
    .res_V_V_full_n(layer22_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_start_write),
    .data_V_V_dout(layer22_out_V_V_dout),
    .data_V_V_empty_n(layer22_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_res_V_V_din),
    .res_V_V_full_n(layer25_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me_2 pooling2d_large_cl_nopad_pad_me_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_2_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_2_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_2_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_2_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_2_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_2_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_2_U0_start_write),
    .data_V_V_dout(layer25_out_V_V_dout),
    .data_V_V_empty_n(layer25_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_2_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_din),
    .res_V_V_full_n(layer26_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_start_write),
    .data_V_V_dout(layer26_out_V_V_dout),
    .data_V_V_empty_n(layer26_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_res_V_V_din),
    .res_V_V_full_n(layer62_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_write),
    .data_V_V_dout(layer62_out_V_V_dout),
    .data_V_V_empty_n(layer62_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_din),
    .res_V_V_full_n(layer27_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_start_write),
    .data_V_V_dout(layer27_out_V_V_dout),
    .data_V_V_empty_n(layer27_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_res_V_V_din),
    .res_V_V_full_n(layer30_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_start_write),
    .data_V_V_dout(layer30_out_V_V_dout),
    .data_V_V_empty_n(layer30_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_res_V_V_din),
    .res_V_V_full_n(layer63_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_write),
    .data_V_V_dout(layer63_out_V_V_dout),
    .data_V_V_empty_n(layer63_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_din),
    .res_V_V_full_n(layer31_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_start_write),
    .data_V_V_dout(layer31_out_V_V_dout),
    .data_V_V_empty_n(layer31_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_res_V_V_din),
    .res_V_V_full_n(layer34_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me_1 pooling2d_large_cl_nopad_pad_me_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_1_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_1_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_1_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_1_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_1_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_1_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_1_U0_start_write),
    .data_V_V_dout(layer34_out_V_V_dout),
    .data_V_V_empty_n(layer34_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_1_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_din),
    .res_V_V_full_n(layer35_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_start_write),
    .data_V_V_dout(layer35_out_V_V_dout),
    .data_V_V_empty_n(layer35_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_res_V_V_din),
    .res_V_V_full_n(layer64_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_start_write),
    .data_V_V_dout(layer64_out_V_V_dout),
    .data_V_V_empty_n(layer64_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_res_V_V_din),
    .res_V_V_full_n(layer36_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_start_write),
    .data_V_V_dout(layer36_out_V_V_dout),
    .data_V_V_empty_n(layer36_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_res_V_V_din),
    .res_V_V_full_n(layer39_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config65_s zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_start_write),
    .data_V_V_dout(layer39_out_V_V_dout),
    .data_V_V_empty_n(layer39_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_res_V_V_din),
    .res_V_V_full_n(layer65_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_start_write),
    .data_V_V_dout(layer65_out_V_V_dout),
    .data_V_V_empty_n(layer65_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_res_V_V_din),
    .res_V_V_full_n(layer40_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_start_write),
    .data_V_V_dout(layer40_out_V_V_dout),
    .data_V_V_empty_n(layer40_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_res_V_V_din),
    .res_V_V_full_n(layer43_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me pooling2d_large_cl_nopad_pad_me_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_U0_ap_start),
    .start_full_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_U0_start_write),
    .data_V_V_dout(layer43_out_V_V_dout),
    .data_V_V_empty_n(layer43_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_U0_res_V_V_din),
    .res_V_V_full_n(layer44_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_U0_res_V_V_write)
);

dense_large_stream_me_ap_fixed_ap_fixed_config46_s dense_large_stream_me_ap_fixed_ap_fixed_config46_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_full_n),
    .ap_done(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_done),
    .ap_continue(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_continue),
    .ap_idle(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_idle),
    .ap_ready(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_ready),
    .start_out(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_start_out),
    .start_write(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_start_write),
    .data_V_V_dout(layer44_out_V_V_dout),
    .data_V_V_empty_n(layer44_out_V_V_empty_n),
    .data_V_V_read(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_data_V_V_read),
    .res_V_V_din(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_res_V_V_din),
    .res_V_V_full_n(layer46_out_V_V_full_n),
    .res_V_V_write(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_start),
    .start_full_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_start_write),
    .data_V_V_dout(layer46_out_V_V_dout),
    .data_V_V_empty_n(layer46_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_res_V_V_din),
    .res_V_V_full_n(layer49_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_res_V_V_write)
);

dense_large_stream_me_ap_fixed_ap_fixed_config50_s dense_large_stream_me_ap_fixed_ap_fixed_config50_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_full_n),
    .ap_done(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_done),
    .ap_continue(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_continue),
    .ap_idle(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_idle),
    .ap_ready(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_ready),
    .start_out(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_start_out),
    .start_write(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_start_write),
    .data_V_V_dout(layer49_out_V_V_dout),
    .data_V_V_empty_n(layer49_out_V_V_empty_n),
    .data_V_V_read(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_data_V_V_read),
    .res_V_V_din(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_res_V_V_din),
    .res_V_V_full_n(layer50_out_V_V_full_n),
    .res_V_V_write(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_start),
    .start_full_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_start_write),
    .data_V_V_dout(layer50_out_V_V_dout),
    .data_V_V_empty_n(layer50_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_res_V_V_din),
    .res_V_V_full_n(layer53_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_res_V_V_write)
);

dense_large_stream_me_ap_fixed_ap_fixed_config54_s dense_large_stream_me_ap_fixed_ap_fixed_config54_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_start),
    .start_full_n(start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_full_n),
    .ap_done(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_done),
    .ap_continue(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_continue),
    .ap_idle(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_idle),
    .ap_ready(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_ready),
    .start_out(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_start_out),
    .start_write(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_start_write),
    .data_V_V_dout(layer53_out_V_V_dout),
    .data_V_V_empty_n(layer53_out_V_V_empty_n),
    .data_V_V_read(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_data_V_V_read),
    .res_V_V_din(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_res_V_V_din),
    .res_V_V_full_n(layer54_out_V_V_full_n),
    .res_V_V_write(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_res_V_V_write)
);

relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_s relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_start),
    .ap_done(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_done),
    .ap_continue(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_continue),
    .ap_idle(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_idle),
    .ap_ready(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_ready),
    .data_V_V_dout(layer54_out_V_V_dout),
    .data_V_V_empty_n(layer54_out_V_V_empty_n),
    .data_V_V_read(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_data_V_V_read),
    .res_V_V_din(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_res_V_V_din),
    .res_V_V_full_n(layer56_out_V_V_full_n),
    .res_V_V_write(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_res_V_V_write)
);

fifo_w32_d3080_A layer2_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_resized_V_V_din),
    .if_full_n(layer2_out_V_V_full_n),
    .if_write(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_resized_V_V_write),
    .if_dout(layer2_out_V_V_dout),
    .if_empty_n(layer2_out_V_V_empty_n),
    .if_read(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_data_V_V_read)
);

fifo_w32_d3080_A layer3_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_res_V_V_din),
    .if_full_n(layer3_out_V_V_full_n),
    .if_write(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_res_V_V_write),
    .if_dout(layer3_out_V_V_dout),
    .if_empty_n(layer3_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_data_V_V_read)
);

fifo_w32_d3540_A layer57_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_din),
    .if_full_n(layer57_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_write),
    .if_dout(layer57_out_V_V_dout),
    .if_empty_n(layer57_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_data_V_V_read)
);

fifo_w32_d3080_A layer4_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_res_V_V_din),
    .if_full_n(layer4_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_res_V_V_write),
    .if_dout(layer4_out_V_V_dout),
    .if_empty_n(layer4_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_data_V_V_read)
);

fifo_w32_d3080_A layer7_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_res_V_V_din),
    .if_full_n(layer7_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_res_V_V_write),
    .if_dout(layer7_out_V_V_dout),
    .if_empty_n(layer7_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_data_V_V_read)
);

fifo_w32_d756_A layer8_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_res_V_V_din),
    .if_full_n(layer8_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_res_V_V_write),
    .if_dout(layer8_out_V_V_dout),
    .if_empty_n(layer8_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_data_V_V_read)
);

fifo_w32_d870_A layer58_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_din),
    .if_full_n(layer58_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_write),
    .if_dout(layer58_out_V_V_dout),
    .if_empty_n(layer58_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_data_V_V_read)
);

fifo_w32_d756_A layer9_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_res_V_V_din),
    .if_full_n(layer9_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_res_V_V_write),
    .if_dout(layer9_out_V_V_dout),
    .if_empty_n(layer9_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_data_V_V_read)
);

fifo_w32_d756_A layer12_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_res_V_V_din),
    .if_full_n(layer12_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_res_V_V_write),
    .if_dout(layer12_out_V_V_dout),
    .if_empty_n(layer12_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_data_V_V_read)
);

fifo_w32_d870_A layer59_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_din),
    .if_full_n(layer59_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_write),
    .if_dout(layer59_out_V_V_dout),
    .if_empty_n(layer59_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_data_V_V_read)
);

fifo_w32_d756_A layer13_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_res_V_V_din),
    .if_full_n(layer13_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_res_V_V_write),
    .if_dout(layer13_out_V_V_dout),
    .if_empty_n(layer13_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_data_V_V_read)
);

fifo_w32_d756_A layer16_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_res_V_V_din),
    .if_full_n(layer16_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_res_V_V_write),
    .if_dout(layer16_out_V_V_dout),
    .if_empty_n(layer16_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_3_U0_data_V_V_read)
);

fifo_w32_d182_A layer17_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_din),
    .if_full_n(layer17_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_write),
    .if_dout(layer17_out_V_V_dout),
    .if_empty_n(layer17_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_data_V_V_read)
);

fifo_w32_d240_A layer60_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_din),
    .if_full_n(layer60_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_write),
    .if_dout(layer60_out_V_V_dout),
    .if_empty_n(layer60_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_data_V_V_read)
);

fifo_w32_d182_A layer18_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_res_V_V_din),
    .if_full_n(layer18_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_res_V_V_write),
    .if_dout(layer18_out_V_V_dout),
    .if_empty_n(layer18_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_data_V_V_read)
);

fifo_w32_d182_A layer21_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_res_V_V_din),
    .if_full_n(layer21_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_res_V_V_write),
    .if_dout(layer21_out_V_V_dout),
    .if_empty_n(layer21_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_data_V_V_read)
);

fifo_w32_d240_A layer61_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_res_V_V_din),
    .if_full_n(layer61_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_res_V_V_write),
    .if_dout(layer61_out_V_V_dout),
    .if_empty_n(layer61_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_data_V_V_read)
);

fifo_w32_d182_A layer22_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_din),
    .if_full_n(layer22_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_write),
    .if_dout(layer22_out_V_V_dout),
    .if_empty_n(layer22_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_data_V_V_read)
);

fifo_w32_d182_A layer25_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_res_V_V_din),
    .if_full_n(layer25_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_res_V_V_write),
    .if_dout(layer25_out_V_V_dout),
    .if_empty_n(layer25_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_2_U0_data_V_V_read)
);

fifo_w32_d42_A layer26_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_din),
    .if_full_n(layer26_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_write),
    .if_dout(layer26_out_V_V_dout),
    .if_empty_n(layer26_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_data_V_V_read)
);

fifo_w32_d72_A layer62_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_res_V_V_din),
    .if_full_n(layer62_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_res_V_V_write),
    .if_dout(layer62_out_V_V_dout),
    .if_empty_n(layer62_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_data_V_V_read)
);

fifo_w32_d42_A layer27_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_din),
    .if_full_n(layer27_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_write),
    .if_dout(layer27_out_V_V_dout),
    .if_empty_n(layer27_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_data_V_V_read)
);

fifo_w32_d42_A layer30_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_res_V_V_din),
    .if_full_n(layer30_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_res_V_V_write),
    .if_dout(layer30_out_V_V_dout),
    .if_empty_n(layer30_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_data_V_V_read)
);

fifo_w32_d72_A layer63_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_res_V_V_din),
    .if_full_n(layer63_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_res_V_V_write),
    .if_dout(layer63_out_V_V_dout),
    .if_empty_n(layer63_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_data_V_V_read)
);

fifo_w32_d42_A layer31_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_din),
    .if_full_n(layer31_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_write),
    .if_dout(layer31_out_V_V_dout),
    .if_empty_n(layer31_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_data_V_V_read)
);

fifo_w32_d42_A layer34_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_res_V_V_din),
    .if_full_n(layer34_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_res_V_V_write),
    .if_dout(layer34_out_V_V_dout),
    .if_empty_n(layer34_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_1_U0_data_V_V_read)
);

fifo_w32_d9_A layer35_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_din),
    .if_full_n(layer35_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_write),
    .if_dout(layer35_out_V_V_dout),
    .if_empty_n(layer35_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_data_V_V_read)
);

fifo_w32_d25_A layer64_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_res_V_V_din),
    .if_full_n(layer64_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_res_V_V_write),
    .if_dout(layer64_out_V_V_dout),
    .if_empty_n(layer64_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_data_V_V_read)
);

fifo_w32_d9_A layer36_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_res_V_V_din),
    .if_full_n(layer36_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_res_V_V_write),
    .if_dout(layer36_out_V_V_dout),
    .if_empty_n(layer36_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_data_V_V_read)
);

fifo_w32_d9_A layer39_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_res_V_V_din),
    .if_full_n(layer39_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_res_V_V_write),
    .if_dout(layer39_out_V_V_dout),
    .if_empty_n(layer39_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_data_V_V_read)
);

fifo_w32_d25_A layer65_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_res_V_V_din),
    .if_full_n(layer65_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_res_V_V_write),
    .if_dout(layer65_out_V_V_dout),
    .if_empty_n(layer65_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_data_V_V_read)
);

fifo_w32_d9_A layer40_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_res_V_V_din),
    .if_full_n(layer40_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_res_V_V_write),
    .if_dout(layer40_out_V_V_dout),
    .if_empty_n(layer40_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_data_V_V_read)
);

fifo_w32_d9_A layer43_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_res_V_V_din),
    .if_full_n(layer43_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_res_V_V_write),
    .if_dout(layer43_out_V_V_dout),
    .if_empty_n(layer43_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_U0_data_V_V_read)
);

fifo_w32_d1_A layer44_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_U0_res_V_V_din),
    .if_full_n(layer44_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_U0_res_V_V_write),
    .if_dout(layer44_out_V_V_dout),
    .if_empty_n(layer44_out_V_V_empty_n),
    .if_read(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_data_V_V_read)
);

fifo_w32_d1_A layer46_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_res_V_V_din),
    .if_full_n(layer46_out_V_V_full_n),
    .if_write(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_res_V_V_write),
    .if_dout(layer46_out_V_V_dout),
    .if_empty_n(layer46_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_data_V_V_read)
);

fifo_w32_d1_A layer49_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_res_V_V_din),
    .if_full_n(layer49_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_res_V_V_write),
    .if_dout(layer49_out_V_V_dout),
    .if_empty_n(layer49_out_V_V_empty_n),
    .if_read(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_data_V_V_read)
);

fifo_w32_d1_A layer50_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_res_V_V_din),
    .if_full_n(layer50_out_V_V_full_n),
    .if_write(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_res_V_V_write),
    .if_dout(layer50_out_V_V_dout),
    .if_empty_n(layer50_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_data_V_V_read)
);

fifo_w32_d1_A layer53_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_res_V_V_din),
    .if_full_n(layer53_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_res_V_V_write),
    .if_dout(layer53_out_V_V_dout),
    .if_empty_n(layer53_out_V_V_empty_n),
    .if_read(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_data_V_V_read)
);

fifo_w32_d1_A layer54_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_res_V_V_din),
    .if_full_n(layer54_out_V_V_full_n),
    .if_write(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_res_V_V_write),
    .if_dout(layer54_out_V_V_dout),
    .if_empty_n(layer54_out_V_V_empty_n),
    .if_read(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_data_V_V_read)
);

start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_confc9D start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_confc9D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_din),
    .if_full_n(start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_full_n),
    .if_write(resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_start_write),
    .if_dout(start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_dout),
    .if_empty_n(start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_empty_n),
    .if_read(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_full_n),
    .if_write(normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condaE start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condaE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidbE start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidbE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixdcE start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixdcE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_conddE start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_conddE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confideE start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confideE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condfE start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condfE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidgE start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidgE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_3_U0 start_for_pooling2d_large_cl_nopad_pad_me_3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_3_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_3_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condhF start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condhF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidiF start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidiF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condjF start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condjF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidkF start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidkF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_2_U0 start_for_pooling2d_large_cl_nopad_pad_me_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_2_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_2_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condlF start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condlF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidmF start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidmF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condnG start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condnG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidoG start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidoG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_1_U0 start_for_pooling2d_large_cl_nopad_pad_me_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_1_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_1_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condpG start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condpG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidqG start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidqG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condrG start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condrG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidsG start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidsG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_U0 start_for_pooling2d_large_cl_nopad_pad_me_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_U0_ap_ready)
);

start_for_dense_large_stream_me_ap_fixed_ap_fixed_config4dtH start_for_dense_large_stream_me_ap_fixed_ap_fixed_config4dtH_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_din),
    .if_full_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_U0_start_write),
    .if_dout(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_dout),
    .if_empty_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_empty_n),
    .if_read(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confiduH start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confiduH_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_full_n),
    .if_write(dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_ready)
);

start_for_dense_large_stream_me_ap_fixed_ap_fixed_config5dvH start_for_dense_large_stream_me_ap_fixed_ap_fixed_config5dvH_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_din),
    .if_full_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_start_write),
    .if_dout(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_dout),
    .if_empty_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_empty_n),
    .if_read(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidwH start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidwH_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_full_n),
    .if_write(dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_ready)
);

start_for_dense_large_stream_me_ap_fixed_ap_fixed_config5dxH start_for_dense_large_stream_me_ap_fixed_ap_fixed_config5dxH_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_din),
    .if_full_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_start_write),
    .if_dout(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_dout),
    .if_empty_n(start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_empty_n),
    .if_read(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_ready)
);

start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_confdyH start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_confdyH_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_din),
    .if_full_n(start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_full_n),
    .if_write(dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_start_write),
    .if_dout(start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_dout),
    .if_empty_n(start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_empty_n),
    .if_read(relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_ready)
);

assign ap_done = relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_done;

assign ap_idle = (zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_idle & resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_idle & relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_3_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_2_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_1_U0_ap_idle & normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_idle & dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_idle & dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_idle & dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_idle);

assign ap_ready = resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_done;

assign ap_sync_ready = resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_empty_n;

assign dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_continue = 1'b1;

assign dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_ap_start = start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_empty_n;

assign dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_continue = 1'b1;

assign dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_ap_start = start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_empty_n;

assign dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_continue = 1'b1;

assign dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_ap_start = start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_empty_n;

assign em_barrel_V_V_read = resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_image_V_V_read;

assign layer56_out_V_V_din = relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_res_V_V_din;

assign layer56_out_V_V_write = relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_res_V_V_write;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_empty_n;

assign normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_continue = 1'b1;

assign normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_start = start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_1_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_1_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_1_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_2_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_2_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_2_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_3_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_3_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_3_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_empty_n;

assign relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_continue = ap_continue;

assign relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_ap_start = start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_empty_n;

assign relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_start_full_n = 1'b1;

assign relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_start_write = 1'b0;

assign resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_continue = 1'b1;

assign resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_start = ap_start;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0_din = 1'b1;

assign start_for_dense_large_stream_me_ap_fixed_ap_fixed_config46_U0_din = 1'b1;

assign start_for_dense_large_stream_me_ap_fixed_ap_fixed_config50_U0_din = 1'b1;

assign start_for_dense_large_stream_me_ap_fixed_ap_fixed_config54_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_613_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_614_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_615_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_616_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_617_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_618_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_619_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_620_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config49_621_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config53_622_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_612_U0_din = 1'b1;

assign start_for_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_1_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_2_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_3_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0_din = 1'b1;

assign start_for_relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config56_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_din = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config65_U0_empty_n;

endmodule //myproject
