/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [9:0] _05_;
  wire [3:0] _06_;
  wire [8:0] _07_;
  reg [5:0] _08_;
  reg [5:0] _09_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [23:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = in_data[168] ? celloutsig_1_4z[21] : _00_;
  assign celloutsig_0_1z = celloutsig_0_0z[2] ? in_data[28] : celloutsig_0_0z[2];
  assign celloutsig_0_14z = celloutsig_0_0z[0] ? celloutsig_0_11z : _01_;
  assign celloutsig_1_16z = ~celloutsig_1_10z;
  assign celloutsig_1_12z = ~((celloutsig_1_8z[0] | celloutsig_1_6z) & (in_data[189] | in_data[154]));
  assign celloutsig_1_14z = ~((celloutsig_1_13z | in_data[182]) & (celloutsig_1_8z[1] | celloutsig_1_12z));
  assign celloutsig_0_16z = ~((celloutsig_0_11z | celloutsig_0_4z) & (_01_ | celloutsig_0_2z[1]));
  assign celloutsig_0_3z = in_data[64] | ~(celloutsig_0_1z);
  assign celloutsig_1_19z = celloutsig_1_8z[2] | ~(celloutsig_1_7z);
  assign celloutsig_0_11z = _02_ | ~(_03_);
  assign celloutsig_1_15z = celloutsig_1_1z | celloutsig_1_14z;
  assign celloutsig_0_12z = celloutsig_0_0z[0] | celloutsig_0_9z;
  reg [9:0] _22_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 10'h000;
    else _22_ <= celloutsig_1_4z[16:7];
  assign { _05_[9:4], _04_, _05_[2], _00_, _05_[0] } = _22_;
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 4'h0;
    else _23_ <= in_data[64:61];
  assign { _03_, _06_[2:0] } = _23_;
  reg [8:0] _24_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _24_ <= 9'h000;
    else _24_ <= { in_data[45:38], celloutsig_0_4z };
  assign { _07_[8], _01_, _07_[6:5], _02_, _07_[3:0] } = _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 6'h00;
    else _08_ <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_10z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 6'h00;
    else _09_ <= { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[25:23] / { 1'h1, in_data[13:12] };
  assign celloutsig_1_18z = { celloutsig_1_4z[5], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_7z } / { 1'h1, in_data[128:124], celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[49], celloutsig_0_0z } / { 1'h1, in_data[62:60] };
  assign celloutsig_1_2z = in_data[106:100] / { 1'h1, in_data[184:180], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_4z[6:5], celloutsig_1_10z, celloutsig_1_1z } === celloutsig_1_2z[3:0];
  assign celloutsig_0_8z = celloutsig_0_0z === { _07_[6:5], _02_ };
  assign celloutsig_0_10z = { in_data[20:3], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z } === { _01_, _07_[6:5], _02_, _07_[3:2], _03_, _06_[2:0], _07_[8], _01_, _07_[6:5], _02_, _07_[3:0], celloutsig_0_4z, _03_, _06_[2:0] };
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z } === celloutsig_0_0z;
  assign celloutsig_0_25z = _08_[4:0] === { _01_, _07_[6:5], _02_, _07_[3] };
  assign celloutsig_1_7z = { celloutsig_1_4z[22:0], celloutsig_1_1z, celloutsig_1_6z } > { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_4z[8:1] > { _05_[8:4], _04_, _05_[2], _00_ };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_1z } > in_data[29:26];
  assign celloutsig_0_15z = { _06_[2:0], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z } > { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_9z = { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_8z } && { in_data[62:60], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[163:156] && in_data[130:123];
  assign celloutsig_1_3z = celloutsig_1_1z & ~(in_data[164]);
  assign celloutsig_0_4z = celloutsig_0_1z & ~(in_data[63]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[129]);
  assign celloutsig_1_8z = { celloutsig_1_2z[3], celloutsig_1_3z, celloutsig_1_7z } << { in_data[115], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_24z = { _01_, _07_[6:5] } << { _09_[4], celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_1_4z = { in_data[134:128], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } - { in_data[178:158], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign { _05_[3], _05_[1] } = { _04_, _00_ };
  assign _06_[3] = _03_;
  assign { _07_[7], _07_[4] } = { _01_, _02_ };
  assign { out_data[141:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
