
remote-control_little.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006288  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08006418  08006418  00016418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800652c  0800652c  00020a44  2**0
                  CONTENTS
  4 .ARM          00000008  0800652c  0800652c  0001652c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006534  08006534  00020a44  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006534  08006534  00016534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006538  08006538  00016538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a44  20000000  0800653c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000a44  08006f80  00020a44  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c94  08006f80  00020c94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020a44  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001447e  00000000  00000000  00020a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d53  00000000  00000000  00034ef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f40  00000000  00000000  00037c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e08  00000000  00000000  00038b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d71  00000000  00000000  00039990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000145d9  00000000  00000000  0005c701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce45d  00000000  00000000  00070cda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013f137  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046c8  00000000  00000000  0013f18c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000a44 	.word	0x20000a44
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006400 	.word	0x08006400

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000a48 	.word	0x20000a48
 80001cc:	08006400 	.word	0x08006400

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <Show_Speed>:
 * @param  void
 * @retval void
 */

void Show_Speed(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	; 0x28
 800056c:	af02      	add	r7, sp, #8
	int8_t iadcxleft, iadcyright;
	char qian[5], hou[5], zuo[5], you[5];
	iadcxleft = (int8_t) adcxleft - 100;
 800056e:	4b88      	ldr	r3, [pc, #544]	; (8000790 <Show_Speed+0x228>)
 8000570:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000574:	b2db      	uxtb	r3, r3
 8000576:	3b64      	subs	r3, #100	; 0x64
 8000578:	b2db      	uxtb	r3, r3
 800057a:	77fb      	strb	r3, [r7, #31]
	iadcyright = (int8_t) adcyright - 100;
 800057c:	4b85      	ldr	r3, [pc, #532]	; (8000794 <Show_Speed+0x22c>)
 800057e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000582:	b2db      	uxtb	r3, r3
 8000584:	3b64      	subs	r3, #100	; 0x64
 8000586:	b2db      	uxtb	r3, r3
 8000588:	77bb      	strb	r3, [r7, #30]

	if (iadcxleft > 0)
 800058a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800058e:	2b00      	cmp	r3, #0
 8000590:	dd0e      	ble.n	80005b0 <Show_Speed+0x48>
	{
		sprintf(you, "%d ", iadcxleft);
 8000592:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8000596:	463b      	mov	r3, r7
 8000598:	497f      	ldr	r1, [pc, #508]	; (8000798 <Show_Speed+0x230>)
 800059a:	4618      	mov	r0, r3
 800059c:	f004 ff32 	bl	8005404 <siprintf>
		sprintf(zuo, "%d ", 0);
 80005a0:	f107 0308 	add.w	r3, r7, #8
 80005a4:	2200      	movs	r2, #0
 80005a6:	497c      	ldr	r1, [pc, #496]	; (8000798 <Show_Speed+0x230>)
 80005a8:	4618      	mov	r0, r3
 80005aa:	f004 ff2b 	bl	8005404 <siprintf>
 80005ae:	e00e      	b.n	80005ce <Show_Speed+0x66>
	}
	else
	{
		sprintf(zuo, "%d ", -iadcxleft);
 80005b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80005b4:	425a      	negs	r2, r3
 80005b6:	f107 0308 	add.w	r3, r7, #8
 80005ba:	4977      	ldr	r1, [pc, #476]	; (8000798 <Show_Speed+0x230>)
 80005bc:	4618      	mov	r0, r3
 80005be:	f004 ff21 	bl	8005404 <siprintf>
		sprintf(you, "%d ", 0);
 80005c2:	463b      	mov	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	4974      	ldr	r1, [pc, #464]	; (8000798 <Show_Speed+0x230>)
 80005c8:	4618      	mov	r0, r3
 80005ca:	f004 ff1b 	bl	8005404 <siprintf>
	}
	if (iadcyright > 0)
 80005ce:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dd0f      	ble.n	80005f6 <Show_Speed+0x8e>
	{
		sprintf(qian, "%d ", iadcyright);
 80005d6:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80005da:	f107 0318 	add.w	r3, r7, #24
 80005de:	496e      	ldr	r1, [pc, #440]	; (8000798 <Show_Speed+0x230>)
 80005e0:	4618      	mov	r0, r3
 80005e2:	f004 ff0f 	bl	8005404 <siprintf>
		sprintf(hou, "%d ", 0);
 80005e6:	f107 0310 	add.w	r3, r7, #16
 80005ea:	2200      	movs	r2, #0
 80005ec:	496a      	ldr	r1, [pc, #424]	; (8000798 <Show_Speed+0x230>)
 80005ee:	4618      	mov	r0, r3
 80005f0:	f004 ff08 	bl	8005404 <siprintf>
 80005f4:	e00f      	b.n	8000616 <Show_Speed+0xae>
	}
	else
	{
		sprintf(hou, "%d ", -iadcyright);
 80005f6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80005fa:	425a      	negs	r2, r3
 80005fc:	f107 0310 	add.w	r3, r7, #16
 8000600:	4965      	ldr	r1, [pc, #404]	; (8000798 <Show_Speed+0x230>)
 8000602:	4618      	mov	r0, r3
 8000604:	f004 fefe 	bl	8005404 <siprintf>
		sprintf(qian, "%d ", 0);
 8000608:	f107 0318 	add.w	r3, r7, #24
 800060c:	2200      	movs	r2, #0
 800060e:	4962      	ldr	r1, [pc, #392]	; (8000798 <Show_Speed+0x230>)
 8000610:	4618      	mov	r0, r3
 8000612:	f004 fef7 	bl	8005404 <siprintf>
	}
	//       LCD_P8X16Str(2,1,"123456789",BLUE,BLACK);         //显示英文8*16字符串
	LCD_P16X16Str(1, 1, (unsigned char*) "前", YELLOW, BLACK);     //显示汉字字符串
 8000616:	2300      	movs	r3, #0
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800061e:	4a5f      	ldr	r2, [pc, #380]	; (800079c <Show_Speed+0x234>)
 8000620:	2101      	movs	r1, #1
 8000622:	2001      	movs	r0, #1
 8000624:	f000 fbc0 	bl	8000da8 <LCD_P16X16Str>
	LCD_P8X16Str(4, 1, (unsigned char*) ":", WHITE, BLACK);
 8000628:	2300      	movs	r3, #0
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000630:	4a5b      	ldr	r2, [pc, #364]	; (80007a0 <Show_Speed+0x238>)
 8000632:	2101      	movs	r1, #1
 8000634:	2004      	movs	r0, #4
 8000636:	f000 fb8f 	bl	8000d58 <LCD_P8X16Str>
	LCD_P16X16Str(4, 1, (unsigned char*) "后", YELLOW, BLACK);
 800063a:	2300      	movs	r3, #0
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000642:	4a58      	ldr	r2, [pc, #352]	; (80007a4 <Show_Speed+0x23c>)
 8000644:	2101      	movs	r1, #1
 8000646:	2004      	movs	r0, #4
 8000648:	f000 fbae 	bl	8000da8 <LCD_P16X16Str>
	LCD_P8X16Str(10, 1, (unsigned char*) ":", WHITE, BLACK);
 800064c:	2300      	movs	r3, #0
 800064e:	9300      	str	r3, [sp, #0]
 8000650:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000654:	4a52      	ldr	r2, [pc, #328]	; (80007a0 <Show_Speed+0x238>)
 8000656:	2101      	movs	r1, #1
 8000658:	200a      	movs	r0, #10
 800065a:	f000 fb7d 	bl	8000d58 <LCD_P8X16Str>
	LCD_P16X16Str(1, 3, (unsigned char*) "左", YELLOW, BLACK);
 800065e:	2300      	movs	r3, #0
 8000660:	9300      	str	r3, [sp, #0]
 8000662:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000666:	4a50      	ldr	r2, [pc, #320]	; (80007a8 <Show_Speed+0x240>)
 8000668:	2103      	movs	r1, #3
 800066a:	2001      	movs	r0, #1
 800066c:	f000 fb9c 	bl	8000da8 <LCD_P16X16Str>
	LCD_P8X16Str(4, 3, (unsigned char*) ":", WHITE, BLACK);
 8000670:	2300      	movs	r3, #0
 8000672:	9300      	str	r3, [sp, #0]
 8000674:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000678:	4a49      	ldr	r2, [pc, #292]	; (80007a0 <Show_Speed+0x238>)
 800067a:	2103      	movs	r1, #3
 800067c:	2004      	movs	r0, #4
 800067e:	f000 fb6b 	bl	8000d58 <LCD_P8X16Str>
	LCD_P16X16Str(4, 3, (unsigned char*) "右", YELLOW, BLACK);
 8000682:	2300      	movs	r3, #0
 8000684:	9300      	str	r3, [sp, #0]
 8000686:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800068a:	4a48      	ldr	r2, [pc, #288]	; (80007ac <Show_Speed+0x244>)
 800068c:	2103      	movs	r1, #3
 800068e:	2004      	movs	r0, #4
 8000690:	f000 fb8a 	bl	8000da8 <LCD_P16X16Str>
	LCD_P8X16Str(10, 3, (unsigned char*) ":", WHITE, BLACK);
 8000694:	2300      	movs	r3, #0
 8000696:	9300      	str	r3, [sp, #0]
 8000698:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800069c:	4a40      	ldr	r2, [pc, #256]	; (80007a0 <Show_Speed+0x238>)
 800069e:	2103      	movs	r1, #3
 80006a0:	200a      	movs	r0, #10
 80006a2:	f000 fb59 	bl	8000d58 <LCD_P8X16Str>
	LCD_P16X16Str(2, 4, (unsigned char*) "档位", YELLOW, BLACK);
 80006a6:	2300      	movs	r3, #0
 80006a8:	9300      	str	r3, [sp, #0]
 80006aa:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80006ae:	4a40      	ldr	r2, [pc, #256]	; (80007b0 <Show_Speed+0x248>)
 80006b0:	2104      	movs	r1, #4
 80006b2:	2002      	movs	r0, #2
 80006b4:	f000 fb78 	bl	8000da8 <LCD_P16X16Str>
	LCD_P8X16Str(8, 4, (unsigned char*) ":", WHITE, BLACK);
 80006b8:	2300      	movs	r3, #0
 80006ba:	9300      	str	r3, [sp, #0]
 80006bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006c0:	4a37      	ldr	r2, [pc, #220]	; (80007a0 <Show_Speed+0x238>)
 80006c2:	2104      	movs	r1, #4
 80006c4:	2008      	movs	r0, #8
 80006c6:	f000 fb47 	bl	8000d58 <LCD_P8X16Str>

	LCD_P8X16Str(5, 1, (unsigned char*) qian, WHITE, BLACK);
 80006ca:	f107 0218 	add.w	r2, r7, #24
 80006ce:	2300      	movs	r3, #0
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006d6:	2101      	movs	r1, #1
 80006d8:	2005      	movs	r0, #5
 80006da:	f000 fb3d 	bl	8000d58 <LCD_P8X16Str>
	LCD_P8X16Str(11, 1, (unsigned char*) hou, WHITE, BLACK);
 80006de:	f107 0210 	add.w	r2, r7, #16
 80006e2:	2300      	movs	r3, #0
 80006e4:	9300      	str	r3, [sp, #0]
 80006e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006ea:	2101      	movs	r1, #1
 80006ec:	200b      	movs	r0, #11
 80006ee:	f000 fb33 	bl	8000d58 <LCD_P8X16Str>
	LCD_P8X16Str(5, 3, (unsigned char*) zuo, WHITE, BLACK);
 80006f2:	f107 0208 	add.w	r2, r7, #8
 80006f6:	2300      	movs	r3, #0
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006fe:	2103      	movs	r1, #3
 8000700:	2005      	movs	r0, #5
 8000702:	f000 fb29 	bl	8000d58 <LCD_P8X16Str>
	LCD_P8X16Str(11, 3, (unsigned char*) you, WHITE, BLACK);
 8000706:	463a      	mov	r2, r7
 8000708:	2300      	movs	r3, #0
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000710:	2103      	movs	r1, #3
 8000712:	200b      	movs	r0, #11
 8000714:	f000 fb20 	bl	8000d58 <LCD_P8X16Str>
	if (mode == 0)
 8000718:	4b26      	ldr	r3, [pc, #152]	; (80007b4 <Show_Speed+0x24c>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d109      	bne.n	8000734 <Show_Speed+0x1cc>
		LCD_P16X16Str(5, 4, (unsigned char*) "无", WHITE, BLACK);
 8000720:	2300      	movs	r3, #0
 8000722:	9300      	str	r3, [sp, #0]
 8000724:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000728:	4a23      	ldr	r2, [pc, #140]	; (80007b8 <Show_Speed+0x250>)
 800072a:	2104      	movs	r1, #4
 800072c:	2005      	movs	r0, #5
 800072e:	f000 fb3b 	bl	8000da8 <LCD_P16X16Str>
	else if (mode == 2)
		LCD_P16X16Str(5, 4, (unsigned char*) "中", ORANGE, BLACK);
	else if (mode == 3)
		LCD_P16X16Str(5, 4, (unsigned char*) "高", RED, BLACK);

}
 8000732:	e028      	b.n	8000786 <Show_Speed+0x21e>
	else if (mode == 1)
 8000734:	4b1f      	ldr	r3, [pc, #124]	; (80007b4 <Show_Speed+0x24c>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b01      	cmp	r3, #1
 800073a:	d109      	bne.n	8000750 <Show_Speed+0x1e8>
		LCD_P16X16Str(5, 4, (unsigned char*) "低", YELLOW, BLACK);
 800073c:	2300      	movs	r3, #0
 800073e:	9300      	str	r3, [sp, #0]
 8000740:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000744:	4a1d      	ldr	r2, [pc, #116]	; (80007bc <Show_Speed+0x254>)
 8000746:	2104      	movs	r1, #4
 8000748:	2005      	movs	r0, #5
 800074a:	f000 fb2d 	bl	8000da8 <LCD_P16X16Str>
}
 800074e:	e01a      	b.n	8000786 <Show_Speed+0x21e>
	else if (mode == 2)
 8000750:	4b18      	ldr	r3, [pc, #96]	; (80007b4 <Show_Speed+0x24c>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b02      	cmp	r3, #2
 8000756:	d109      	bne.n	800076c <Show_Speed+0x204>
		LCD_P16X16Str(5, 4, (unsigned char*) "中", ORANGE, BLACK);
 8000758:	2300      	movs	r3, #0
 800075a:	9300      	str	r3, [sp, #0]
 800075c:	f64f 4308 	movw	r3, #64520	; 0xfc08
 8000760:	4a17      	ldr	r2, [pc, #92]	; (80007c0 <Show_Speed+0x258>)
 8000762:	2104      	movs	r1, #4
 8000764:	2005      	movs	r0, #5
 8000766:	f000 fb1f 	bl	8000da8 <LCD_P16X16Str>
}
 800076a:	e00c      	b.n	8000786 <Show_Speed+0x21e>
	else if (mode == 3)
 800076c:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <Show_Speed+0x24c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b03      	cmp	r3, #3
 8000772:	d108      	bne.n	8000786 <Show_Speed+0x21e>
		LCD_P16X16Str(5, 4, (unsigned char*) "高", RED, BLACK);
 8000774:	2300      	movs	r3, #0
 8000776:	9300      	str	r3, [sp, #0]
 8000778:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800077c:	4a11      	ldr	r2, [pc, #68]	; (80007c4 <Show_Speed+0x25c>)
 800077e:	2104      	movs	r1, #4
 8000780:	2005      	movs	r0, #5
 8000782:	f000 fb11 	bl	8000da8 <LCD_P16X16Str>
}
 8000786:	bf00      	nop
 8000788:	3720      	adds	r7, #32
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000b22 	.word	0x20000b22
 8000794:	20000b20 	.word	0x20000b20
 8000798:	08006444 	.word	0x08006444
 800079c:	08006448 	.word	0x08006448
 80007a0:	0800644c 	.word	0x0800644c
 80007a4:	08006450 	.word	0x08006450
 80007a8:	08006454 	.word	0x08006454
 80007ac:	08006458 	.word	0x08006458
 80007b0:	0800645c 	.word	0x0800645c
 80007b4:	20000a60 	.word	0x20000a60
 80007b8:	08006464 	.word	0x08006464
 80007bc:	08006468 	.word	0x08006468
 80007c0:	0800646c 	.word	0x0800646c
 80007c4:	08006470 	.word	0x08006470

080007c8 <LCD_init>:
 * @param  void
 * @retval void
 */

void LCD_init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&htim5);
 80007cc:	4884      	ldr	r0, [pc, #528]	; (80009e0 <LCD_init+0x218>)
 80007ce:	f003 fb13 	bl	8003df8 <HAL_TIM_Base_Stop>
	//初始化
	HAL_GPIO_WritePin(LQTFT_A0_GPIO_Port, LQTFT_A0_Pin, GPIO_PIN_SET); //  	LQTFT_A0=1;
 80007d2:	2201      	movs	r2, #1
 80007d4:	2102      	movs	r1, #2
 80007d6:	4883      	ldr	r0, [pc, #524]	; (80009e4 <LCD_init+0x21c>)
 80007d8:	f002 fdae 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_SET); //   	LQTFT_SDA=1;
 80007dc:	2201      	movs	r2, #1
 80007de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007e2:	4880      	ldr	r0, [pc, #512]	; (80009e4 <LCD_init+0x21c>)
 80007e4:	f002 fda8 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_SET); //  	LQTFT_SCK=1;
 80007e8:	2201      	movs	r2, #1
 80007ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ee:	487d      	ldr	r0, [pc, #500]	; (80009e4 <LCD_init+0x21c>)
 80007f0:	f002 fda2 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_SET); //  	LQTFT_CS=1;
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007fa:	487a      	ldr	r0, [pc, #488]	; (80009e4 <LCD_init+0x21c>)
 80007fc:	f002 fd9c 	bl	8003338 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LQTFT_RST_GPIO_Port, LQTFT_RST_Pin, GPIO_PIN_RESET); //   LQTFT_RST=0;
 8000800:	2200      	movs	r2, #0
 8000802:	2101      	movs	r1, #1
 8000804:	4877      	ldr	r0, [pc, #476]	; (80009e4 <LCD_init+0x21c>)
 8000806:	f002 fd97 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800080a:	20c8      	movs	r0, #200	; 0xc8
 800080c:	f001 fa96 	bl	8001d3c <HAL_Delay>
	HAL_GPIO_WritePin(LQTFT_RST_GPIO_Port, LQTFT_RST_Pin, GPIO_PIN_SET); //   LQTFT_RST=1;
 8000810:	2201      	movs	r2, #1
 8000812:	2101      	movs	r1, #1
 8000814:	4873      	ldr	r0, [pc, #460]	; (80009e4 <LCD_init+0x21c>)
 8000816:	f002 fd8f 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800081a:	2032      	movs	r0, #50	; 0x32
 800081c:	f001 fa8e 	bl	8001d3c <HAL_Delay>
	LCD_write_command(0x11);     //start OSC
 8000820:	2011      	movs	r0, #17
 8000822:	f000 f8e1 	bl	80009e8 <LCD_write_command>
	HAL_Delay(100);
 8000826:	2064      	movs	r0, #100	; 0x64
 8000828:	f001 fa88 	bl	8001d3c <HAL_Delay>

	LCD_write_command(0xB1);     //frame rate control
 800082c:	20b1      	movs	r0, #177	; 0xb1
 800082e:	f000 f8db 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x05);
 8000832:	2005      	movs	r0, #5
 8000834:	f000 f91e 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x3A);
 8000838:	203a      	movs	r0, #58	; 0x3a
 800083a:	f000 f91b 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0x36);     //镜像控制?
 800083e:	2036      	movs	r0, #54	; 0x36
 8000840:	f000 f8d2 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x08);  //
 8000844:	2008      	movs	r0, #8
 8000846:	f000 f915 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xB2);
 800084a:	20b2      	movs	r0, #178	; 0xb2
 800084c:	f000 f8cc 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x05);
 8000850:	2005      	movs	r0, #5
 8000852:	f000 f90f 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x3A);
 8000856:	203a      	movs	r0, #58	; 0x3a
 8000858:	f000 f90c 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xB3);
 800085c:	20b3      	movs	r0, #179	; 0xb3
 800085e:	f000 f8c3 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x05);
 8000862:	2005      	movs	r0, #5
 8000864:	f000 f906 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x3A);
 8000868:	203a      	movs	r0, #58	; 0x3a
 800086a:	f000 f903 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x05);
 800086e:	2005      	movs	r0, #5
 8000870:	f000 f900 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x3A);
 8000874:	203a      	movs	r0, #58	; 0x3a
 8000876:	f000 f8fd 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xB4);  //inversion setting
 800087a:	20b4      	movs	r0, #180	; 0xb4
 800087c:	f000 f8b4 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x00);  //0x00=dot inversion
 8000880:	2000      	movs	r0, #0
 8000882:	f000 f8f7 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xC0);  //Power Control 1
 8000886:	20c0      	movs	r0, #192	; 0xc0
 8000888:	f000 f8ae 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0xAA);  //AVDD=5V;GVDD=4.2V
 800088c:	20aa      	movs	r0, #170	; 0xaa
 800088e:	f000 f8f1 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x0A);  //GVCL=-4.2V
 8000892:	200a      	movs	r0, #10
 8000894:	f000 f8ee 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x84);  //Mode=AUTO;VRHP=VRHN=0
 8000898:	2084      	movs	r0, #132	; 0x84
 800089a:	f000 f8eb 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xC1);  //Power Control 2
 800089e:	20c1      	movs	r0, #193	; 0xc1
 80008a0:	f000 f8a2 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0xC0); //V25=2.4V;VGH=2AVDD+VGH25-0.5=11.9V;VGL=-7.5V
 80008a4:	20c0      	movs	r0, #192	; 0xc0
 80008a6:	f000 f8e5 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xC2);  //Power Control 3
 80008aa:	20c2      	movs	r0, #194	; 0xc2
 80008ac:	f000 f89c 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x0D);  //
 80008b0:	200d      	movs	r0, #13
 80008b2:	f000 f8df 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x00);  //
 80008b6:	2000      	movs	r0, #0
 80008b8:	f000 f8dc 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xC3);  //Power Control 4
 80008bc:	20c3      	movs	r0, #195	; 0xc3
 80008be:	f000 f893 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x8D);  //
 80008c2:	208d      	movs	r0, #141	; 0x8d
 80008c4:	f000 f8d6 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x2A);  //
 80008c8:	202a      	movs	r0, #42	; 0x2a
 80008ca:	f000 f8d3 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xC4);  //Power Control 5
 80008ce:	20c4      	movs	r0, #196	; 0xc4
 80008d0:	f000 f88a 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x8D);
 80008d4:	208d      	movs	r0, #141	; 0x8d
 80008d6:	f000 f8cd 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0xEE);
 80008da:	20ee      	movs	r0, #238	; 0xee
 80008dc:	f000 f8ca 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xC5);  //VCOM setting
 80008e0:	20c5      	movs	r0, #197	; 0xc5
 80008e2:	f000 f881 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x06);  //
 80008e6:	2006      	movs	r0, #6
 80008e8:	f000 f8c4 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xE0);
 80008ec:	20e0      	movs	r0, #224	; 0xe0
 80008ee:	f000 f87b 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x06);
 80008f2:	2006      	movs	r0, #6
 80008f4:	f000 f8be 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x1C);
 80008f8:	201c      	movs	r0, #28
 80008fa:	f000 f8bb 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x10);
 80008fe:	2010      	movs	r0, #16
 8000900:	f000 f8b8 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x14);
 8000904:	2014      	movs	r0, #20
 8000906:	f000 f8b5 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x30);
 800090a:	2030      	movs	r0, #48	; 0x30
 800090c:	f000 f8b2 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x2B);
 8000910:	202b      	movs	r0, #43	; 0x2b
 8000912:	f000 f8af 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x24);
 8000916:	2024      	movs	r0, #36	; 0x24
 8000918:	f000 f8ac 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x29);
 800091c:	2029      	movs	r0, #41	; 0x29
 800091e:	f000 f8a9 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x28);
 8000922:	2028      	movs	r0, #40	; 0x28
 8000924:	f000 f8a6 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x26);
 8000928:	2026      	movs	r0, #38	; 0x26
 800092a:	f000 f8a3 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x2E);
 800092e:	202e      	movs	r0, #46	; 0x2e
 8000930:	f000 f8a0 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x39);
 8000934:	2039      	movs	r0, #57	; 0x39
 8000936:	f000 f89d 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x00);
 800093a:	2000      	movs	r0, #0
 800093c:	f000 f89a 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x02);
 8000940:	2002      	movs	r0, #2
 8000942:	f000 f897 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x01);
 8000946:	2001      	movs	r0, #1
 8000948:	f000 f894 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x10);
 800094c:	2010      	movs	r0, #16
 800094e:	f000 f891 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0xE1);
 8000952:	20e1      	movs	r0, #225	; 0xe1
 8000954:	f000 f848 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x06);
 8000958:	2006      	movs	r0, #6
 800095a:	f000 f88b 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x1C);
 800095e:	201c      	movs	r0, #28
 8000960:	f000 f888 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x10);
 8000964:	2010      	movs	r0, #16
 8000966:	f000 f885 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x14);
 800096a:	2014      	movs	r0, #20
 800096c:	f000 f882 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x30);
 8000970:	2030      	movs	r0, #48	; 0x30
 8000972:	f000 f87f 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x2B);
 8000976:	202b      	movs	r0, #43	; 0x2b
 8000978:	f000 f87c 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x24);
 800097c:	2024      	movs	r0, #36	; 0x24
 800097e:	f000 f879 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x29);
 8000982:	2029      	movs	r0, #41	; 0x29
 8000984:	f000 f876 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x28);
 8000988:	2028      	movs	r0, #40	; 0x28
 800098a:	f000 f873 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x26);
 800098e:	2026      	movs	r0, #38	; 0x26
 8000990:	f000 f870 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x2E);
 8000994:	202e      	movs	r0, #46	; 0x2e
 8000996:	f000 f86d 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x39);
 800099a:	2039      	movs	r0, #57	; 0x39
 800099c:	f000 f86a 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x00);
 80009a0:	2000      	movs	r0, #0
 80009a2:	f000 f867 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x02);
 80009a6:	2002      	movs	r0, #2
 80009a8:	f000 f864 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x01);
 80009ac:	2001      	movs	r0, #1
 80009ae:	f000 f861 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x10);
 80009b2:	2010      	movs	r0, #16
 80009b4:	f000 f85e 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0x3A);  //
 80009b8:	203a      	movs	r0, #58	; 0x3a
 80009ba:	f000 f815 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x05);  //RGB 16-bit
 80009be:	2005      	movs	r0, #5
 80009c0:	f000 f858 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0x29);  //display on
 80009c4:	2029      	movs	r0, #41	; 0x29
 80009c6:	f000 f80f 	bl	80009e8 <LCD_write_command>
	HAL_Delay(200);
 80009ca:	20c8      	movs	r0, #200	; 0xc8
 80009cc:	f001 f9b6 	bl	8001d3c <HAL_Delay>
	LCD_display_full(BLACK);
 80009d0:	2000      	movs	r0, #0
 80009d2:	f000 f94b 	bl	8000c6c <LCD_display_full>
	HAL_TIM_Base_Start(&htim5);
 80009d6:	4802      	ldr	r0, [pc, #8]	; (80009e0 <LCD_init+0x218>)
 80009d8:	f003 f9a6 	bl	8003d28 <HAL_TIM_Base_Start>
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000b24 	.word	0x20000b24
 80009e4:	40020400 	.word	0x40020400

080009e8 <LCD_write_command>:
 其他说明：无
 **********************************************************/

/******************DRIVE IC寄存器寻址 8080 SERIES*******************************/
void LCD_write_command(unsigned char cmd)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
	unsigned char i;

	HAL_GPIO_WritePin(LQTFT_A0_GPIO_Port, LQTFT_A0_Pin, GPIO_PIN_RESET); //  LQTFT_A0=0;	 	//A0=0发送命令
 80009f2:	2200      	movs	r2, #0
 80009f4:	2102      	movs	r1, #2
 80009f6:	481e      	ldr	r0, [pc, #120]	; (8000a70 <LCD_write_command+0x88>)
 80009f8:	f002 fc9e 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_RESET); //  LQTFT_CS=0;
 80009fc:	2200      	movs	r2, #0
 80009fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a02:	481b      	ldr	r0, [pc, #108]	; (8000a70 <LCD_write_command+0x88>)
 8000a04:	f002 fc98 	bl	8003338 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 8000a08:	2300      	movs	r3, #0
 8000a0a:	73fb      	strb	r3, [r7, #15]
 8000a0c:	e022      	b.n	8000a54 <LCD_write_command+0x6c>
	{
		HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_RESET); //  LQTFT_SCK=0;
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a14:	4816      	ldr	r0, [pc, #88]	; (8000a70 <LCD_write_command+0x88>)
 8000a16:	f002 fc8f 	bl	8003338 <HAL_GPIO_WritePin>
		if ((cmd & 0x80) == 0x80)	  	//高位先发送
 8000a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	da06      	bge.n	8000a30 <LCD_write_command+0x48>
			HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_SET);	//  LQTFT_SDA=1;
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a28:	4811      	ldr	r0, [pc, #68]	; (8000a70 <LCD_write_command+0x88>)
 8000a2a:	f002 fc85 	bl	8003338 <HAL_GPIO_WritePin>
 8000a2e:	e005      	b.n	8000a3c <LCD_write_command+0x54>
		else
			HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_RESET);	//  LQTFT_SDA=0;
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a36:	480e      	ldr	r0, [pc, #56]	; (8000a70 <LCD_write_command+0x88>)
 8000a38:	f002 fc7e 	bl	8003338 <HAL_GPIO_WritePin>
		//LQTFT_SDA =((0x80&cmd>0)?1:0);
		HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_SET);	//  LQTFT_SCK = 1;
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a42:	480b      	ldr	r0, [pc, #44]	; (8000a70 <LCD_write_command+0x88>)
 8000a44:	f002 fc78 	bl	8003338 <HAL_GPIO_WritePin>
		cmd = (cmd << 1);
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 8000a4e:	7bfb      	ldrb	r3, [r7, #15]
 8000a50:	3301      	adds	r3, #1
 8000a52:	73fb      	strb	r3, [r7, #15]
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
 8000a56:	2b07      	cmp	r3, #7
 8000a58:	d9d9      	bls.n	8000a0e <LCD_write_command+0x26>

	}
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_SET);		//  LQTFT_CS=1;
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a60:	4803      	ldr	r0, [pc, #12]	; (8000a70 <LCD_write_command+0x88>)
 8000a62:	f002 fc69 	bl	8003338 <HAL_GPIO_WritePin>
}
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40020400 	.word	0x40020400

08000a74 <LCD_write_para8>:

/*****************DRIVE IC寄存器写数据 8080 SERIES******************************/
void LCD_write_para8(unsigned char dat)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	71fb      	strb	r3, [r7, #7]
	unsigned char i;

	HAL_GPIO_WritePin(LQTFT_A0_GPIO_Port, LQTFT_A0_Pin, GPIO_PIN_SET);		//   LQTFT_A0=1;			//A0=1发送数据
 8000a7e:	2201      	movs	r2, #1
 8000a80:	2102      	movs	r1, #2
 8000a82:	481e      	ldr	r0, [pc, #120]	; (8000afc <LCD_write_para8+0x88>)
 8000a84:	f002 fc58 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_RESET);		//   LQTFT_CS=0;
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a8e:	481b      	ldr	r0, [pc, #108]	; (8000afc <LCD_write_para8+0x88>)
 8000a90:	f002 fc52 	bl	8003338 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 8000a94:	2300      	movs	r3, #0
 8000a96:	73fb      	strb	r3, [r7, #15]
 8000a98:	e022      	b.n	8000ae0 <LCD_write_para8+0x6c>
	{
		HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_RESET);		//  LQTFT_SCK=0;
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aa0:	4816      	ldr	r0, [pc, #88]	; (8000afc <LCD_write_para8+0x88>)
 8000aa2:	f002 fc49 	bl	8003338 <HAL_GPIO_WritePin>
		if ((dat & 0x80) == 0x80)
 8000aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	da06      	bge.n	8000abc <LCD_write_para8+0x48>
			HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_SET);	//  LQTFT_SDA=1;
 8000aae:	2201      	movs	r2, #1
 8000ab0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ab4:	4811      	ldr	r0, [pc, #68]	; (8000afc <LCD_write_para8+0x88>)
 8000ab6:	f002 fc3f 	bl	8003338 <HAL_GPIO_WritePin>
 8000aba:	e005      	b.n	8000ac8 <LCD_write_para8+0x54>
		else
			HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_RESET);	//  LQTFT_SDA=0;
 8000abc:	2200      	movs	r2, #0
 8000abe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ac2:	480e      	ldr	r0, [pc, #56]	; (8000afc <LCD_write_para8+0x88>)
 8000ac4:	f002 fc38 	bl	8003338 <HAL_GPIO_WritePin>
		//LQTFT_SDA =((0x80&dat>0)?1:0);
		HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_SET);	//  LQTFT_SCK = 1;
 8000ac8:	2201      	movs	r2, #1
 8000aca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ace:	480b      	ldr	r0, [pc, #44]	; (8000afc <LCD_write_para8+0x88>)
 8000ad0:	f002 fc32 	bl	8003338 <HAL_GPIO_WritePin>
		dat = (dat << 1);
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 8000ada:	7bfb      	ldrb	r3, [r7, #15]
 8000adc:	3301      	adds	r3, #1
 8000ade:	73fb      	strb	r3, [r7, #15]
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
 8000ae2:	2b07      	cmp	r3, #7
 8000ae4:	d9d9      	bls.n	8000a9a <LCD_write_para8+0x26>

	}
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_SET);		//  LQTFT_CS=1;
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aec:	4803      	ldr	r0, [pc, #12]	; (8000afc <LCD_write_para8+0x88>)
 8000aee:	f002 fc23 	bl	8003338 <HAL_GPIO_WritePin>
}
 8000af2:	bf00      	nop
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40020400 	.word	0x40020400

08000b00 <LCD_write_para16>:

/****************DRIVE IC GDRAM 写数据 16BITS 8080 SERIES*****************************/
void LCD_write_para16(unsigned int dat)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
	unsigned char i, buf;
	HAL_GPIO_WritePin(LQTFT_A0_GPIO_Port, LQTFT_A0_Pin, GPIO_PIN_SET);		//   LQTFT_A0=1;			//A0=1发送数据
 8000b08:	2201      	movs	r2, #1
 8000b0a:	2102      	movs	r1, #2
 8000b0c:	483a      	ldr	r0, [pc, #232]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000b0e:	f002 fc13 	bl	8003338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_RESET);		//   LQTFT_CS=0;
 8000b12:	2200      	movs	r2, #0
 8000b14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b18:	4837      	ldr	r0, [pc, #220]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000b1a:	f002 fc0d 	bl	8003338 <HAL_GPIO_WritePin>

	buf = (unsigned char) (0xFF & (dat >> 8));
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	0a1b      	lsrs	r3, r3, #8
 8000b22:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < 8; i++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	73fb      	strb	r3, [r7, #15]
 8000b28:	e022      	b.n	8000b70 <LCD_write_para16+0x70>
	{
		HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_RESET);		//  LQTFT_SCK=0;
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b30:	4831      	ldr	r0, [pc, #196]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000b32:	f002 fc01 	bl	8003338 <HAL_GPIO_WritePin>
		if ((buf & 0x80) == 0x80)
 8000b36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	da06      	bge.n	8000b4c <LCD_write_para16+0x4c>
			HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_SET);	//  LQTFT_SDA=1;
 8000b3e:	2201      	movs	r2, #1
 8000b40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b44:	482c      	ldr	r0, [pc, #176]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000b46:	f002 fbf7 	bl	8003338 <HAL_GPIO_WritePin>
 8000b4a:	e005      	b.n	8000b58 <LCD_write_para16+0x58>
		else
			HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_RESET);	//  LQTFT_SDA=0;
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b52:	4829      	ldr	r0, [pc, #164]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000b54:	f002 fbf0 	bl	8003338 <HAL_GPIO_WritePin>
		//LQTFT_SDA =((0x80&buf>0)?1:0);
		HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_SET);	//  LQTFT_SCK = 1;
 8000b58:	2201      	movs	r2, #1
 8000b5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b5e:	4826      	ldr	r0, [pc, #152]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000b60:	f002 fbea 	bl	8003338 <HAL_GPIO_WritePin>
		buf = (buf << 1);
 8000b64:	7bbb      	ldrb	r3, [r7, #14]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < 8; i++)
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	73fb      	strb	r3, [r7, #15]
 8000b70:	7bfb      	ldrb	r3, [r7, #15]
 8000b72:	2b07      	cmp	r3, #7
 8000b74:	d9d9      	bls.n	8000b2a <LCD_write_para16+0x2a>

	}
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_SET);		//   LQTFT_CS=1;
 8000b76:	2201      	movs	r2, #1
 8000b78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7c:	481e      	ldr	r0, [pc, #120]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000b7e:	f002 fbdb 	bl	8003338 <HAL_GPIO_WritePin>

	buf = (unsigned char) (0xFF & dat);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_RESET);		//   LQTFT_CS=0;
 8000b86:	2200      	movs	r2, #0
 8000b88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b8c:	481a      	ldr	r0, [pc, #104]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000b8e:	f002 fbd3 	bl	8003338 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 8000b92:	2300      	movs	r3, #0
 8000b94:	73fb      	strb	r3, [r7, #15]
 8000b96:	e022      	b.n	8000bde <LCD_write_para16+0xde>
	{
		HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_RESET);		//  LQTFT_SCK=0;
 8000b98:	2200      	movs	r2, #0
 8000b9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b9e:	4816      	ldr	r0, [pc, #88]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000ba0:	f002 fbca 	bl	8003338 <HAL_GPIO_WritePin>
		if ((buf & 0x80) == 0x80)
 8000ba4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	da06      	bge.n	8000bba <LCD_write_para16+0xba>
			HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_SET);	//  LQTFT_SDA=1;
 8000bac:	2201      	movs	r2, #1
 8000bae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bb2:	4811      	ldr	r0, [pc, #68]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000bb4:	f002 fbc0 	bl	8003338 <HAL_GPIO_WritePin>
 8000bb8:	e005      	b.n	8000bc6 <LCD_write_para16+0xc6>
		else
			HAL_GPIO_WritePin(LQTFT_SDA_GPIO_Port, LQTFT_SDA_Pin, GPIO_PIN_RESET);	//  LQTFT_SDA=0;
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bc0:	480d      	ldr	r0, [pc, #52]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000bc2:	f002 fbb9 	bl	8003338 <HAL_GPIO_WritePin>
		//LQTFT_SDA =((0x80&buf>0)?1:0);
		HAL_GPIO_WritePin(LQTFT_SCK_GPIO_Port, LQTFT_SCK_Pin, GPIO_PIN_SET);	//  LQTFT_SCK = 1;
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bcc:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000bce:	f002 fbb3 	bl	8003338 <HAL_GPIO_WritePin>
		buf = (buf << 1);
 8000bd2:	7bbb      	ldrb	r3, [r7, #14]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < 8; i++)
 8000bd8:	7bfb      	ldrb	r3, [r7, #15]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	73fb      	strb	r3, [r7, #15]
 8000bde:	7bfb      	ldrb	r3, [r7, #15]
 8000be0:	2b07      	cmp	r3, #7
 8000be2:	d9d9      	bls.n	8000b98 <LCD_write_para16+0x98>
	}
	HAL_GPIO_WritePin(LQTFT_CS_GPIO_Port, LQTFT_CS_Pin, GPIO_PIN_SET);		//  LQTFT_CS=1;
 8000be4:	2201      	movs	r2, #1
 8000be6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bea:	4803      	ldr	r0, [pc, #12]	; (8000bf8 <LCD_write_para16+0xf8>)
 8000bec:	f002 fba4 	bl	8003338 <HAL_GPIO_WritePin>
}
 8000bf0:	bf00      	nop
 8000bf2:	3710      	adds	r7, #16
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40020400 	.word	0x40020400

08000bfc <LCD_SetPos>:
 时间：2016/11/12
 功能说明：重新定位输入信息位置
 其他说明：无
 **********************************************************/
void LCD_SetPos(unsigned char xs, unsigned char ys, unsigned char xe, unsigned char ye)
{
 8000bfc:	b590      	push	{r4, r7, lr}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4604      	mov	r4, r0
 8000c04:	4608      	mov	r0, r1
 8000c06:	4611      	mov	r1, r2
 8000c08:	461a      	mov	r2, r3
 8000c0a:	4623      	mov	r3, r4
 8000c0c:	71fb      	strb	r3, [r7, #7]
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71bb      	strb	r3, [r7, #6]
 8000c12:	460b      	mov	r3, r1
 8000c14:	717b      	strb	r3, [r7, #5]
 8000c16:	4613      	mov	r3, r2
 8000c18:	713b      	strb	r3, [r7, #4]
	LCD_write_command(0x2A);      	//Colulm addRSTs set
 8000c1a:	202a      	movs	r0, #42	; 0x2a
 8000c1c:	f7ff fee4 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x00);		//行起始坐标高8位，始终为零
 8000c20:	2000      	movs	r0, #0
 8000c22:	f7ff ff27 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(xs);		//行起始坐标低8位
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff ff23 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x00);		//行终止坐标高8位，始终为零
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f7ff ff20 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(xe);		//行终止坐标低8位
 8000c34:	797b      	ldrb	r3, [r7, #5]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff ff1c 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0x2B);      	//Colulm addRSTs set
 8000c3c:	202b      	movs	r0, #43	; 0x2b
 8000c3e:	f7ff fed3 	bl	80009e8 <LCD_write_command>
	LCD_write_para8(0x00);		//列起始坐标高8位，始终为零
 8000c42:	2000      	movs	r0, #0
 8000c44:	f7ff ff16 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(ys);		//列起始坐标低8位
 8000c48:	79bb      	ldrb	r3, [r7, #6]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ff12 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(0x00);		//列终止坐标高8位，始终为零
 8000c50:	2000      	movs	r0, #0
 8000c52:	f7ff ff0f 	bl	8000a74 <LCD_write_para8>
	LCD_write_para8(ye);		//列终止坐标低8位
 8000c56:	793b      	ldrb	r3, [r7, #4]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ff0b 	bl	8000a74 <LCD_write_para8>
	LCD_write_command(0x2C);      	//GRAM接收MCU数据或命令
 8000c5e:	202c      	movs	r0, #44	; 0x2c
 8000c60:	f7ff fec2 	bl	80009e8 <LCD_write_command>
}
 8000c64:	bf00      	nop
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd90      	pop	{r4, r7, pc}

08000c6c <LCD_display_full>:
 时间：2012-09-09
 功能说明：全屏显示单色画面
 其他说明：无
 **********************************************************/
void LCD_display_full(unsigned int color)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	unsigned int i, j;

	LCD_SetPos(0, 0, XMAX, YMAX+1);
 8000c74:	2343      	movs	r3, #67	; 0x43
 8000c76:	2284      	movs	r2, #132	; 0x84
 8000c78:	2100      	movs	r1, #0
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f7ff ffbe 	bl	8000bfc <LCD_SetPos>
	for (i = 0; i < XMAX; i++)
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	e00e      	b.n	8000ca4 <LCD_display_full+0x38>
	{
		for (j = 0; j < YMAX+1; j++)
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	e005      	b.n	8000c98 <LCD_display_full+0x2c>
		{
			LCD_write_para16(color);
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f7ff ff37 	bl	8000b00 <LCD_write_para16>
		for (j = 0; j < YMAX+1; j++)
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	3301      	adds	r3, #1
 8000c96:	60bb      	str	r3, [r7, #8]
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	2b42      	cmp	r3, #66	; 0x42
 8000c9c:	d9f6      	bls.n	8000c8c <LCD_display_full+0x20>
	for (i = 0; i < XMAX; i++)
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	2b83      	cmp	r3, #131	; 0x83
 8000ca8:	d9ed      	bls.n	8000c86 <LCD_display_full+0x1a>
		}
	}
}
 8000caa:	bf00      	nop
 8000cac:	bf00      	nop
 8000cae:	3710      	adds	r7, #16
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <LCD_P8X16>:
/*--------------------------------------------------------------*/
//液晶字符输出(8*16字体)
//x: 0 -15   (行)
//y: 1-4  	 (列)
void LCD_P8X16(unsigned char x, unsigned char y, unsigned char c_dat, unsigned int word_color, unsigned int back_color)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	603b      	str	r3, [r7, #0]
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	71fb      	strb	r3, [r7, #7]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	71bb      	strb	r3, [r7, #6]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	717b      	strb	r3, [r7, #5]
	unsigned char i, j;

	LCD_SetPos(x * 8, y * 16, (x + 1) * 8 - 1, (y + 1) * 16 - 1);	//定位字符显示区域
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	00db      	lsls	r3, r3, #3
 8000ccc:	b2d8      	uxtb	r0, r3
 8000cce:	79bb      	ldrb	r3, [r7, #6]
 8000cd0:	011b      	lsls	r3, r3, #4
 8000cd2:	b2d9      	uxtb	r1, r3
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	79bb      	ldrb	r3, [r7, #6]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	011b      	lsls	r3, r3, #4
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	3b01      	subs	r3, #1
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	f7ff ff84 	bl	8000bfc <LCD_SetPos>
	for (j = 0; j < 16; j++)
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	73bb      	strb	r3, [r7, #14]
 8000cf8:	e023      	b.n	8000d42 <LCD_P8X16+0x8e>
	{
		for (i = 0; i < 8; i++)
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	73fb      	strb	r3, [r7, #15]
 8000cfe:	e01a      	b.n	8000d36 <LCD_P8X16+0x82>
		{
			if ((Font_code16[c_dat - 32][j]) & (0x80 >> i))
 8000d00:	797b      	ldrb	r3, [r7, #5]
 8000d02:	f1a3 0220 	sub.w	r2, r3, #32
 8000d06:	7bbb      	ldrb	r3, [r7, #14]
 8000d08:	4912      	ldr	r1, [pc, #72]	; (8000d54 <LCD_P8X16+0xa0>)
 8000d0a:	0112      	lsls	r2, r2, #4
 8000d0c:	440a      	add	r2, r1
 8000d0e:	4413      	add	r3, r2
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	4619      	mov	r1, r3
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
 8000d16:	2280      	movs	r2, #128	; 0x80
 8000d18:	fa42 f303 	asr.w	r3, r2, r3
 8000d1c:	400b      	ands	r3, r1
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d003      	beq.n	8000d2a <LCD_P8X16+0x76>
				LCD_write_para16(word_color);
 8000d22:	6838      	ldr	r0, [r7, #0]
 8000d24:	f7ff feec 	bl	8000b00 <LCD_write_para16>
 8000d28:	e002      	b.n	8000d30 <LCD_P8X16+0x7c>
			else
				LCD_write_para16(back_color);
 8000d2a:	69b8      	ldr	r0, [r7, #24]
 8000d2c:	f7ff fee8 	bl	8000b00 <LCD_write_para16>
		for (i = 0; i < 8; i++)
 8000d30:	7bfb      	ldrb	r3, [r7, #15]
 8000d32:	3301      	adds	r3, #1
 8000d34:	73fb      	strb	r3, [r7, #15]
 8000d36:	7bfb      	ldrb	r3, [r7, #15]
 8000d38:	2b07      	cmp	r3, #7
 8000d3a:	d9e1      	bls.n	8000d00 <LCD_P8X16+0x4c>
	for (j = 0; j < 16; j++)
 8000d3c:	7bbb      	ldrb	r3, [r7, #14]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	73bb      	strb	r3, [r7, #14]
 8000d42:	7bbb      	ldrb	r3, [r7, #14]
 8000d44:	2b0f      	cmp	r3, #15
 8000d46:	d9d8      	bls.n	8000cfa <LCD_P8X16+0x46>
		}
	}
}
 8000d48:	bf00      	nop
 8000d4a:	bf00      	nop
 8000d4c:	3710      	adds	r7, #16
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000000 	.word	0x20000000

08000d58 <LCD_P8X16Str>:
/*--------------------------------------------------------------*/
//液晶字符串输出(8*16字体)
//x: 0 - 15 (行)
//y: 1 - 4  (列)
void LCD_P8X16Str(unsigned char x, unsigned char y, unsigned char *s_dat, unsigned int word_color, unsigned int back_color)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af02      	add	r7, sp, #8
 8000d5e:	60ba      	str	r2, [r7, #8]
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	4603      	mov	r3, r0
 8000d64:	73fb      	strb	r3, [r7, #15]
 8000d66:	460b      	mov	r3, r1
 8000d68:	73bb      	strb	r3, [r7, #14]
	x = 15 - x;
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
 8000d6c:	f1c3 030f 	rsb	r3, r3, #15
 8000d70:	73fb      	strb	r3, [r7, #15]
	y = 4 - y;
 8000d72:	7bbb      	ldrb	r3, [r7, #14]
 8000d74:	f1c3 0304 	rsb	r3, r3, #4
 8000d78:	73bb      	strb	r3, [r7, #14]
	while (*s_dat)
 8000d7a:	e00c      	b.n	8000d96 <LCD_P8X16Str+0x3e>
	{
		LCD_P8X16(x--, y, *s_dat++, word_color, back_color);
 8000d7c:	7bf8      	ldrb	r0, [r7, #15]
 8000d7e:	1e43      	subs	r3, r0, #1
 8000d80:	73fb      	strb	r3, [r7, #15]
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	1c5a      	adds	r2, r3, #1
 8000d86:	60ba      	str	r2, [r7, #8]
 8000d88:	781a      	ldrb	r2, [r3, #0]
 8000d8a:	7bb9      	ldrb	r1, [r7, #14]
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	9300      	str	r3, [sp, #0]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f7ff ff8f 	bl	8000cb4 <LCD_P8X16>
	while (*s_dat)
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1ee      	bne.n	8000d7c <LCD_P8X16Str+0x24>
		//        delay_ms(201);//汉字显示速度，演示用，平时可以注释掉，不影响显示速度
	}
}
 8000d9e:	bf00      	nop
 8000da0:	bf00      	nop
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <LCD_P16X16Str>:
//}
//液晶字符输出一行(16*16字体)
//x: 0 - 7	(初始列)
//y: 1 -4	(行)
void LCD_P16X16Str(unsigned char x, unsigned char y, unsigned char *s_dat, unsigned int word_color, unsigned int back_color)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60ba      	str	r2, [r7, #8]
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	4603      	mov	r3, r0
 8000db4:	73fb      	strb	r3, [r7, #15]
 8000db6:	460b      	mov	r3, r1
 8000db8:	73bb      	strb	r3, [r7, #14]
	unsigned char wm = 0, ii = 0, i, j;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	75fb      	strb	r3, [r7, #23]
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	75bb      	strb	r3, [r7, #22]
	unsigned int adder = 1;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	613b      	str	r3, [r7, #16]
	x = 7 - x;
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	f1c3 0307 	rsb	r3, r3, #7
 8000dcc:	73fb      	strb	r3, [r7, #15]
	y = 4 - y;
 8000dce:	7bbb      	ldrb	r3, [r7, #14]
 8000dd0:	f1c3 0304 	rsb	r3, r3, #4
 8000dd4:	73bb      	strb	r3, [r7, #14]
	while (s_dat[ii] != '\0')
 8000dd6:	e06b      	b.n	8000eb0 <LCD_P16X16Str+0x108>
	{
		wm = 0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	75fb      	strb	r3, [r7, #23]
		adder = 1;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	613b      	str	r3, [r7, #16]
		while (hanzi_Idx[wm] > XMAX - 1)
 8000de0:	e01a      	b.n	8000e18 <LCD_P16X16Str+0x70>
		{
			if (hanzi_Idx[wm] == s_dat[ii])
 8000de2:	7dfb      	ldrb	r3, [r7, #23]
 8000de4:	4a38      	ldr	r2, [pc, #224]	; (8000ec8 <LCD_P16X16Str+0x120>)
 8000de6:	5cd2      	ldrb	r2, [r2, r3]
 8000de8:	7dbb      	ldrb	r3, [r7, #22]
 8000dea:	68b9      	ldr	r1, [r7, #8]
 8000dec:	440b      	add	r3, r1
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d10e      	bne.n	8000e12 <LCD_P16X16Str+0x6a>
			{
				if (hanzi_Idx[wm + 1] == s_dat[ii + 1])
 8000df4:	7dfb      	ldrb	r3, [r7, #23]
 8000df6:	3301      	adds	r3, #1
 8000df8:	4a33      	ldr	r2, [pc, #204]	; (8000ec8 <LCD_P16X16Str+0x120>)
 8000dfa:	5cd2      	ldrb	r2, [r2, r3]
 8000dfc:	7dbb      	ldrb	r3, [r7, #22]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	68b9      	ldr	r1, [r7, #8]
 8000e02:	440b      	add	r3, r1
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d103      	bne.n	8000e12 <LCD_P16X16Str+0x6a>
				{
					adder = wm * 16;
 8000e0a:	7dfb      	ldrb	r3, [r7, #23]
 8000e0c:	011b      	lsls	r3, r3, #4
 8000e0e:	613b      	str	r3, [r7, #16]
					break;
 8000e10:	e007      	b.n	8000e22 <LCD_P16X16Str+0x7a>
				}
			}
			wm += 2;
 8000e12:	7dfb      	ldrb	r3, [r7, #23]
 8000e14:	3302      	adds	r3, #2
 8000e16:	75fb      	strb	r3, [r7, #23]
		while (hanzi_Idx[wm] > XMAX - 1)
 8000e18:	7dfb      	ldrb	r3, [r7, #23]
 8000e1a:	4a2b      	ldr	r2, [pc, #172]	; (8000ec8 <LCD_P16X16Str+0x120>)
 8000e1c:	5cd3      	ldrb	r3, [r2, r3]
 8000e1e:	2b83      	cmp	r3, #131	; 0x83
 8000e20:	d8df      	bhi.n	8000de2 <LCD_P16X16Str+0x3a>
		}
		if (adder != 1)			// 显示汉字
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d03d      	beq.n	8000ea4 <LCD_P16X16Str+0xfc>
		{
			LCD_SetPos(x * 16, y * 16, (x + 1) * 16 - 1, (y + 1) * 16 - 1);	//定位字符显示区域
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	011b      	lsls	r3, r3, #4
 8000e2c:	b2d8      	uxtb	r0, r3
 8000e2e:	7bbb      	ldrb	r3, [r7, #14]
 8000e30:	011b      	lsls	r3, r3, #4
 8000e32:	b2d9      	uxtb	r1, r3
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	3301      	adds	r3, #1
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	011b      	lsls	r3, r3, #4
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	3b01      	subs	r3, #1
 8000e40:	b2da      	uxtb	r2, r3
 8000e42:	7bbb      	ldrb	r3, [r7, #14]
 8000e44:	3301      	adds	r3, #1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	011b      	lsls	r3, r3, #4
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	f7ff fed4 	bl	8000bfc <LCD_SetPos>
			for (j = 0; j < 32; j++)
 8000e54:	2300      	movs	r3, #0
 8000e56:	753b      	strb	r3, [r7, #20]
 8000e58:	e021      	b.n	8000e9e <LCD_P16X16Str+0xf6>
			{
				for (i = 0; i < 8; i++)
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	757b      	strb	r3, [r7, #21]
 8000e5e:	e015      	b.n	8000e8c <LCD_P16X16Str+0xe4>
				{
					if ((hanzi16x16[adder]) & (0x80 >> i))
 8000e60:	4a1a      	ldr	r2, [pc, #104]	; (8000ecc <LCD_P16X16Str+0x124>)
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	4413      	add	r3, r2
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	7d7b      	ldrb	r3, [r7, #21]
 8000e6c:	2280      	movs	r2, #128	; 0x80
 8000e6e:	fa42 f303 	asr.w	r3, r2, r3
 8000e72:	400b      	ands	r3, r1
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d003      	beq.n	8000e80 <LCD_P16X16Str+0xd8>
						LCD_write_para16(word_color);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff fe41 	bl	8000b00 <LCD_write_para16>
 8000e7e:	e002      	b.n	8000e86 <LCD_P16X16Str+0xde>
					else
						LCD_write_para16(back_color);
 8000e80:	6a38      	ldr	r0, [r7, #32]
 8000e82:	f7ff fe3d 	bl	8000b00 <LCD_write_para16>
				for (i = 0; i < 8; i++)
 8000e86:	7d7b      	ldrb	r3, [r7, #21]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	757b      	strb	r3, [r7, #21]
 8000e8c:	7d7b      	ldrb	r3, [r7, #21]
 8000e8e:	2b07      	cmp	r3, #7
 8000e90:	d9e6      	bls.n	8000e60 <LCD_P16X16Str+0xb8>
				}
				adder += 1;
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	3301      	adds	r3, #1
 8000e96:	613b      	str	r3, [r7, #16]
			for (j = 0; j < 32; j++)
 8000e98:	7d3b      	ldrb	r3, [r7, #20]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	753b      	strb	r3, [r7, #20]
 8000e9e:	7d3b      	ldrb	r3, [r7, #20]
 8000ea0:	2b1f      	cmp	r3, #31
 8000ea2:	d9da      	bls.n	8000e5a <LCD_P16X16Str+0xb2>
		}
		else			  //显示空白字符
		{
		}
		//y+=1;//左右方向
		x -= 1;			  //上下方向
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	73fb      	strb	r3, [r7, #15]
		ii += 2;
 8000eaa:	7dbb      	ldrb	r3, [r7, #22]
 8000eac:	3302      	adds	r3, #2
 8000eae:	75bb      	strb	r3, [r7, #22]
	while (s_dat[ii] != '\0')
 8000eb0:	7dbb      	ldrb	r3, [r7, #22]
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d18d      	bne.n	8000dd8 <LCD_P16X16Str+0x30>
//     delay_ms(201);//汉字显示速度，演示用，平时可以注释掉，不影响显示速度
	}
}
 8000ebc:	bf00      	nop
 8000ebe:	bf00      	nop
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200005f0 	.word	0x200005f0
 8000ecc:	2000062c 	.word	0x2000062c

08000ed0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ee2:	4b2b      	ldr	r3, [pc, #172]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000ee4:	4a2b      	ldr	r2, [pc, #172]	; (8000f94 <MX_ADC1_Init+0xc4>)
 8000ee6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ee8:	4b29      	ldr	r3, [pc, #164]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000eea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000eee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef0:	4b27      	ldr	r3, [pc, #156]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ef6:	4b26      	ldr	r3, [pc, #152]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000efc:	4b24      	ldr	r3, [pc, #144]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f02:	4b23      	ldr	r3, [pc, #140]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f0a:	4b21      	ldr	r3, [pc, #132]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f10:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f12:	4a21      	ldr	r2, [pc, #132]	; (8000f98 <MX_ADC1_Init+0xc8>)
 8000f14:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f16:	4b1e      	ldr	r3, [pc, #120]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000f1c:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f1e:	2202      	movs	r2, #2
 8000f20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f22:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f2a:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f30:	4817      	ldr	r0, [pc, #92]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f32:	f000 ff27 	bl	8001d84 <HAL_ADC_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f3c:	f000 fb1c 	bl	8001578 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f40:	2305      	movs	r3, #5
 8000f42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f44:	2301      	movs	r3, #1
 8000f46:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f48:	2307      	movs	r3, #7
 8000f4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4c:	463b      	mov	r3, r7
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480f      	ldr	r0, [pc, #60]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f52:	f001 f889 	bl	8002068 <HAL_ADC_ConfigChannel>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f5c:	f000 fb0c 	bl	8001578 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000f60:	230d      	movs	r3, #13
 8000f62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f64:	2302      	movs	r3, #2
 8000f66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f68:	463b      	mov	r3, r7
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4808      	ldr	r0, [pc, #32]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f6e:	f001 f87b 	bl	8002068 <HAL_ADC_ConfigChannel>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f78:	f000 fafe 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 2);
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	4907      	ldr	r1, [pc, #28]	; (8000f9c <MX_ADC1_Init+0xcc>)
 8000f80:	4803      	ldr	r0, [pc, #12]	; (8000f90 <MX_ADC1_Init+0xc0>)
 8000f82:	f000 ff43 	bl	8001e0c <HAL_ADC_Start_DMA>
  /* USER CODE END ADC1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000a74 	.word	0x20000a74
 8000f94:	40012000 	.word	0x40012000
 8000f98:	0f000001 	.word	0x0f000001
 8000f9c:	20000b1c 	.word	0x20000b1c

08000fa0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08a      	sub	sp, #40	; 0x28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a3c      	ldr	r2, [pc, #240]	; (80010b0 <HAL_ADC_MspInit+0x110>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d171      	bne.n	80010a6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	613b      	str	r3, [r7, #16]
 8000fc6:	4b3b      	ldr	r3, [pc, #236]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fca:	4a3a      	ldr	r2, [pc, #232]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 8000fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fd2:	4b38      	ldr	r3, [pc, #224]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	4b34      	ldr	r3, [pc, #208]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	4a33      	ldr	r2, [pc, #204]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 8000fe8:	f043 0304 	orr.w	r3, r3, #4
 8000fec:	6313      	str	r3, [r2, #48]	; 0x30
 8000fee:	4b31      	ldr	r3, [pc, #196]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff2:	f003 0304 	and.w	r3, r3, #4
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	4b2d      	ldr	r3, [pc, #180]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	4a2c      	ldr	r2, [pc, #176]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6313      	str	r3, [r2, #48]	; 0x30
 800100a:	4b2a      	ldr	r3, [pc, #168]	; (80010b4 <HAL_ADC_MspInit+0x114>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	60bb      	str	r3, [r7, #8]
 8001014:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001016:	2308      	movs	r3, #8
 8001018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800101a:	2303      	movs	r3, #3
 800101c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	4823      	ldr	r0, [pc, #140]	; (80010b8 <HAL_ADC_MspInit+0x118>)
 800102a:	f001 ffd1 	bl	8002fd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800102e:	2320      	movs	r3, #32
 8001030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001032:	2303      	movs	r3, #3
 8001034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103a:	f107 0314 	add.w	r3, r7, #20
 800103e:	4619      	mov	r1, r3
 8001040:	481e      	ldr	r0, [pc, #120]	; (80010bc <HAL_ADC_MspInit+0x11c>)
 8001042:	f001 ffc5 	bl	8002fd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001046:	4b1e      	ldr	r3, [pc, #120]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 8001048:	4a1e      	ldr	r2, [pc, #120]	; (80010c4 <HAL_ADC_MspInit+0x124>)
 800104a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800104c:	4b1c      	ldr	r3, [pc, #112]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 800104e:	2200      	movs	r2, #0
 8001050:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001052:	4b1b      	ldr	r3, [pc, #108]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 8001054:	2200      	movs	r2, #0
 8001056:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001058:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 800105a:	2200      	movs	r2, #0
 800105c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800105e:	4b18      	ldr	r3, [pc, #96]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 8001060:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001064:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001066:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 8001068:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800106c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800106e:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 8001070:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001074:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001076:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 8001078:	f44f 7280 	mov.w	r2, #256	; 0x100
 800107c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800107e:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 8001080:	2200      	movs	r2, #0
 8001082:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001084:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 8001086:	2200      	movs	r2, #0
 8001088:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800108a:	480d      	ldr	r0, [pc, #52]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 800108c:	f001 fb9e 	bl	80027cc <HAL_DMA_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001096:	f000 fa6f 	bl	8001578 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a08      	ldr	r2, [pc, #32]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 800109e:	639a      	str	r2, [r3, #56]	; 0x38
 80010a0:	4a07      	ldr	r2, [pc, #28]	; (80010c0 <HAL_ADC_MspInit+0x120>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010a6:	bf00      	nop
 80010a8:	3728      	adds	r7, #40	; 0x28
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40012000 	.word	0x40012000
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40020800 	.word	0x40020800
 80010bc:	40020000 	.word	0x40020000
 80010c0:	20000abc 	.word	0x20000abc
 80010c4:	40026410 	.word	0x40026410

080010c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <MX_DMA_Init+0x3c>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	4a0b      	ldr	r2, [pc, #44]	; (8001104 <MX_DMA_Init+0x3c>)
 80010d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <MX_DMA_Init+0x3c>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2100      	movs	r1, #0
 80010ee:	2038      	movs	r0, #56	; 0x38
 80010f0:	f001 fb35 	bl	800275e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010f4:	2038      	movs	r0, #56	; 0x38
 80010f6:	f001 fb4e 	bl	8002796 <HAL_NVIC_EnableIRQ>

}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40023800 	.word	0x40023800

08001108 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b08a      	sub	sp, #40	; 0x28
 800110c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	613b      	str	r3, [r7, #16]
 8001122:	4b4d      	ldr	r3, [pc, #308]	; (8001258 <MX_GPIO_Init+0x150>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a4c      	ldr	r2, [pc, #304]	; (8001258 <MX_GPIO_Init+0x150>)
 8001128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b4a      	ldr	r3, [pc, #296]	; (8001258 <MX_GPIO_Init+0x150>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001136:	613b      	str	r3, [r7, #16]
 8001138:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	4b46      	ldr	r3, [pc, #280]	; (8001258 <MX_GPIO_Init+0x150>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a45      	ldr	r2, [pc, #276]	; (8001258 <MX_GPIO_Init+0x150>)
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b43      	ldr	r3, [pc, #268]	; (8001258 <MX_GPIO_Init+0x150>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f003 0304 	and.w	r3, r3, #4
 8001152:	60fb      	str	r3, [r7, #12]
 8001154:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	60bb      	str	r3, [r7, #8]
 800115a:	4b3f      	ldr	r3, [pc, #252]	; (8001258 <MX_GPIO_Init+0x150>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a3e      	ldr	r2, [pc, #248]	; (8001258 <MX_GPIO_Init+0x150>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b3c      	ldr	r3, [pc, #240]	; (8001258 <MX_GPIO_Init+0x150>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	4b38      	ldr	r3, [pc, #224]	; (8001258 <MX_GPIO_Init+0x150>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a37      	ldr	r2, [pc, #220]	; (8001258 <MX_GPIO_Init+0x150>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b35      	ldr	r3, [pc, #212]	; (8001258 <MX_GPIO_Init+0x150>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LQTFT_RST_Pin|LQTFT_A0_Pin|LQTFT_SCK_Pin|LQTFT_CS_Pin
 800118e:	2200      	movs	r2, #0
 8001190:	f249 417b 	movw	r1, #38011	; 0x947b
 8001194:	4831      	ldr	r0, [pc, #196]	; (800125c <MX_GPIO_Init+0x154>)
 8001196:	f002 f8cf 	bl	8003338 <HAL_GPIO_WritePin>
                          |LQTFT_SDA_Pin|LED0_Pin|LED1_Pin|LED2_Pin
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 800119a:	2301      	movs	r3, #1
 800119c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800119e:	2300      	movs	r3, #0
 80011a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011a2:	2302      	movs	r3, #2
 80011a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80011a6:	f107 0314 	add.w	r3, r7, #20
 80011aa:	4619      	mov	r1, r3
 80011ac:	482c      	ldr	r0, [pc, #176]	; (8001260 <MX_GPIO_Init+0x158>)
 80011ae:	f001 ff0f 	bl	8002fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = KEY7_Pin|KEY5_Pin;
 80011b2:	f241 0302 	movw	r3, #4098	; 0x1002
 80011b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011bc:	2301      	movs	r3, #1
 80011be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011c0:	f107 0314 	add.w	r3, r7, #20
 80011c4:	4619      	mov	r1, r3
 80011c6:	4826      	ldr	r0, [pc, #152]	; (8001260 <MX_GPIO_Init+0x158>)
 80011c8:	f001 ff02 	bl	8002fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = KEY3_Pin|KEY4_Pin;
 80011cc:	2309      	movs	r3, #9
 80011ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011d4:	2302      	movs	r3, #2
 80011d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4619      	mov	r1, r3
 80011de:	4821      	ldr	r0, [pc, #132]	; (8001264 <MX_GPIO_Init+0x15c>)
 80011e0:	f001 fef6 	bl	8002fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY8_Pin;
 80011e4:	2340      	movs	r3, #64	; 0x40
 80011e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY8_GPIO_Port, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	481b      	ldr	r0, [pc, #108]	; (8001264 <MX_GPIO_Init+0x15c>)
 80011f8:	f001 feea 	bl	8002fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LQTFT_RST_Pin|LQTFT_A0_Pin|LQTFT_SCK_Pin|LQTFT_CS_Pin
 80011fc:	f249 4303 	movw	r3, #37891	; 0x9403
 8001200:	617b      	str	r3, [r7, #20]
                          |LQTFT_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001202:	2301      	movs	r3, #1
 8001204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001206:	2301      	movs	r3, #1
 8001208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800120a:	2302      	movs	r3, #2
 800120c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	4811      	ldr	r0, [pc, #68]	; (800125c <MX_GPIO_Init+0x154>)
 8001216:	f001 fedb 	bl	8002fd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY6_Pin;
 800121a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800121e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001220:	2300      	movs	r3, #0
 8001222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001224:	2301      	movs	r3, #1
 8001226:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY6_GPIO_Port, &GPIO_InitStruct);
 8001228:	f107 0314 	add.w	r3, r7, #20
 800122c:	4619      	mov	r1, r3
 800122e:	480b      	ldr	r0, [pc, #44]	; (800125c <MX_GPIO_Init+0x154>)
 8001230:	f001 fece 	bl	8002fd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 8001234:	2378      	movs	r3, #120	; 0x78
 8001236:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001238:	2301      	movs	r3, #1
 800123a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800123c:	2301      	movs	r3, #1
 800123e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001240:	2300      	movs	r3, #0
 8001242:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	4619      	mov	r1, r3
 800124a:	4804      	ldr	r0, [pc, #16]	; (800125c <MX_GPIO_Init+0x154>)
 800124c:	f001 fec0 	bl	8002fd0 <HAL_GPIO_Init>

}
 8001250:	bf00      	nop
 8001252:	3728      	adds	r7, #40	; 0x28
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40023800 	.word	0x40023800
 800125c:	40020400 	.word	0x40020400
 8001260:	40020800 	.word	0x40020800
 8001264:	40020000 	.word	0x40020000

08001268 <Mode_Change>:

int16_t adcxleft, adcyright;
uint8_t mode = 0;

void Mode_Change(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	adcxleft = (int16_t) tadcxleft;
 800126c:	4b39      	ldr	r3, [pc, #228]	; (8001354 <Mode_Change+0xec>)
 800126e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001272:	4b39      	ldr	r3, [pc, #228]	; (8001358 <Mode_Change+0xf0>)
 8001274:	801a      	strh	r2, [r3, #0]
	adcyright = (int16_t) tadcyright;
 8001276:	4b39      	ldr	r3, [pc, #228]	; (800135c <Mode_Change+0xf4>)
 8001278:	f9b3 2000 	ldrsh.w	r2, [r3]
 800127c:	4b38      	ldr	r3, [pc, #224]	; (8001360 <Mode_Change+0xf8>)
 800127e:	801a      	strh	r2, [r3, #0]

	if (key1 == 1)    //1档
 8001280:	2101      	movs	r1, #1
 8001282:	4838      	ldr	r0, [pc, #224]	; (8001364 <Mode_Change+0xfc>)
 8001284:	f002 f840 	bl	8003308 <HAL_GPIO_ReadPin>
 8001288:	4603      	mov	r3, r0
 800128a:	2b01      	cmp	r3, #1
 800128c:	d119      	bne.n	80012c2 <Mode_Change+0x5a>
	{
		adcxleft = (adcxleft + 100) / 2 + 50;
 800128e:	4b32      	ldr	r3, [pc, #200]	; (8001358 <Mode_Change+0xf0>)
 8001290:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001294:	3364      	adds	r3, #100	; 0x64
 8001296:	0fda      	lsrs	r2, r3, #31
 8001298:	4413      	add	r3, r2
 800129a:	105b      	asrs	r3, r3, #1
 800129c:	b29b      	uxth	r3, r3
 800129e:	3332      	adds	r3, #50	; 0x32
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	4b2c      	ldr	r3, [pc, #176]	; (8001358 <Mode_Change+0xf0>)
 80012a6:	801a      	strh	r2, [r3, #0]
		adcyright = adcyright + 100;
 80012a8:	4b2d      	ldr	r3, [pc, #180]	; (8001360 <Mode_Change+0xf8>)
 80012aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	3364      	adds	r3, #100	; 0x64
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	4b2a      	ldr	r3, [pc, #168]	; (8001360 <Mode_Change+0xf8>)
 80012b8:	801a      	strh	r2, [r3, #0]
		mode = 1;
 80012ba:	4b2b      	ldr	r3, [pc, #172]	; (8001368 <Mode_Change+0x100>)
 80012bc:	2201      	movs	r2, #1
 80012be:	701a      	strb	r2, [r3, #0]
	{
		adcxleft = 100;           //左摇杆x轴
		adcyright = 100;           //右摇杆y轴
		mode = 0;
	}
}
 80012c0:	e045      	b.n	800134e <Mode_Change+0xe6>
	else if (key3 == 1)    //2档
 80012c2:	2101      	movs	r1, #1
 80012c4:	4829      	ldr	r0, [pc, #164]	; (800136c <Mode_Change+0x104>)
 80012c6:	f002 f81f 	bl	8003308 <HAL_GPIO_ReadPin>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d116      	bne.n	80012fe <Mode_Change+0x96>
		adcxleft = adcxleft + 100;
 80012d0:	4b21      	ldr	r3, [pc, #132]	; (8001358 <Mode_Change+0xf0>)
 80012d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	3364      	adds	r3, #100	; 0x64
 80012da:	b29b      	uxth	r3, r3
 80012dc:	b21a      	sxth	r2, r3
 80012de:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <Mode_Change+0xf0>)
 80012e0:	801a      	strh	r2, [r3, #0]
		adcyright = adcyright * 2 + 100;
 80012e2:	4b1f      	ldr	r3, [pc, #124]	; (8001360 <Mode_Change+0xf8>)
 80012e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e8:	3332      	adds	r3, #50	; 0x32
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	b21a      	sxth	r2, r3
 80012f2:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <Mode_Change+0xf8>)
 80012f4:	801a      	strh	r2, [r3, #0]
		mode = 2;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <Mode_Change+0x100>)
 80012f8:	2202      	movs	r2, #2
 80012fa:	701a      	strb	r2, [r3, #0]
}
 80012fc:	e027      	b.n	800134e <Mode_Change+0xe6>
	else if (key4 == 1)    //3档
 80012fe:	2108      	movs	r1, #8
 8001300:	481a      	ldr	r0, [pc, #104]	; (800136c <Mode_Change+0x104>)
 8001302:	f002 f801 	bl	8003308 <HAL_GPIO_ReadPin>
 8001306:	4603      	mov	r3, r0
 8001308:	2b01      	cmp	r3, #1
 800130a:	d117      	bne.n	800133c <Mode_Change+0xd4>
		adcxleft = adcxleft * 2 + 100;
 800130c:	4b12      	ldr	r3, [pc, #72]	; (8001358 <Mode_Change+0xf0>)
 800130e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001312:	3332      	adds	r3, #50	; 0x32
 8001314:	b29b      	uxth	r3, r3
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	b29b      	uxth	r3, r3
 800131a:	b21a      	sxth	r2, r3
 800131c:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <Mode_Change+0xf0>)
 800131e:	801a      	strh	r2, [r3, #0]
		adcyright = adcyright * 4 + 100;
 8001320:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <Mode_Change+0xf8>)
 8001322:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001326:	3319      	adds	r3, #25
 8001328:	b29b      	uxth	r3, r3
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	b29b      	uxth	r3, r3
 800132e:	b21a      	sxth	r2, r3
 8001330:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <Mode_Change+0xf8>)
 8001332:	801a      	strh	r2, [r3, #0]
		mode = 3;
 8001334:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <Mode_Change+0x100>)
 8001336:	2203      	movs	r2, #3
 8001338:	701a      	strb	r2, [r3, #0]
}
 800133a:	e008      	b.n	800134e <Mode_Change+0xe6>
		adcxleft = 100;           //左摇杆x轴
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <Mode_Change+0xf0>)
 800133e:	2264      	movs	r2, #100	; 0x64
 8001340:	801a      	strh	r2, [r3, #0]
		adcyright = 100;           //右摇杆y轴
 8001342:	4b07      	ldr	r3, [pc, #28]	; (8001360 <Mode_Change+0xf8>)
 8001344:	2264      	movs	r2, #100	; 0x64
 8001346:	801a      	strh	r2, [r3, #0]
		mode = 0;
 8001348:	4b07      	ldr	r3, [pc, #28]	; (8001368 <Mode_Change+0x100>)
 800134a:	2200      	movs	r2, #0
 800134c:	701a      	strb	r2, [r3, #0]
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000b6c 	.word	0x20000b6c
 8001358:	20000b22 	.word	0x20000b22
 800135c:	20000b6e 	.word	0x20000b6e
 8001360:	20000b20 	.word	0x20000b20
 8001364:	40020800 	.word	0x40020800
 8001368:	20000a60 	.word	0x20000a60
 800136c:	40020000 	.word	0x40020000

08001370 <Key_Scan>:

void Key_Scan(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	if (key5 == 0)
 8001374:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001378:	483b      	ldr	r0, [pc, #236]	; (8001468 <Key_Scan+0xf8>)
 800137a:	f001 ffc5 	bl	8003308 <HAL_GPIO_ReadPin>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d114      	bne.n	80013ae <Key_Scan+0x3e>
	{
		HAL_Delay(50);
 8001384:	2032      	movs	r0, #50	; 0x32
 8001386:	f000 fcd9 	bl	8001d3c <HAL_Delay>
		if (key5 == 0)
 800138a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800138e:	4836      	ldr	r0, [pc, #216]	; (8001468 <Key_Scan+0xf8>)
 8001390:	f001 ffba 	bl	8003308 <HAL_GPIO_ReadPin>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d163      	bne.n	8001462 <Key_Scan+0xf2>
		{
			HAL_Delay(50);
 800139a:	2032      	movs	r0, #50	; 0x32
 800139c:	f000 fcce 	bl	8001d3c <HAL_Delay>
			send_message[1] = 0x01;
 80013a0:	4b32      	ldr	r3, [pc, #200]	; (800146c <Key_Scan+0xfc>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	705a      	strb	r2, [r3, #1]
			HAL_Delay(50);
 80013a6:	2032      	movs	r0, #50	; 0x32
 80013a8:	f000 fcc8 	bl	8001d3c <HAL_Delay>
			send_message[1] = 0x37;
			HAL_Delay(50);
			HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
		}
	}
}
 80013ac:	e059      	b.n	8001462 <Key_Scan+0xf2>
	else if (key6 == 0)
 80013ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013b2:	482f      	ldr	r0, [pc, #188]	; (8001470 <Key_Scan+0x100>)
 80013b4:	f001 ffa8 	bl	8003308 <HAL_GPIO_ReadPin>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d114      	bne.n	80013e8 <Key_Scan+0x78>
		HAL_Delay(50);
 80013be:	2032      	movs	r0, #50	; 0x32
 80013c0:	f000 fcbc 	bl	8001d3c <HAL_Delay>
		if (key6 == 0)
 80013c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013c8:	4829      	ldr	r0, [pc, #164]	; (8001470 <Key_Scan+0x100>)
 80013ca:	f001 ff9d 	bl	8003308 <HAL_GPIO_ReadPin>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d146      	bne.n	8001462 <Key_Scan+0xf2>
			HAL_Delay(50);
 80013d4:	2032      	movs	r0, #50	; 0x32
 80013d6:	f000 fcb1 	bl	8001d3c <HAL_Delay>
			send_message[1] = 0x13;
 80013da:	4b24      	ldr	r3, [pc, #144]	; (800146c <Key_Scan+0xfc>)
 80013dc:	2213      	movs	r2, #19
 80013de:	705a      	strb	r2, [r3, #1]
			HAL_Delay(50);
 80013e0:	2032      	movs	r0, #50	; 0x32
 80013e2:	f000 fcab 	bl	8001d3c <HAL_Delay>
}
 80013e6:	e03c      	b.n	8001462 <Key_Scan+0xf2>
	else if (key7 == 0)
 80013e8:	2102      	movs	r1, #2
 80013ea:	481f      	ldr	r0, [pc, #124]	; (8001468 <Key_Scan+0xf8>)
 80013ec:	f001 ff8c 	bl	8003308 <HAL_GPIO_ReadPin>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d117      	bne.n	8001426 <Key_Scan+0xb6>
		HAL_Delay(50);
 80013f6:	2032      	movs	r0, #50	; 0x32
 80013f8:	f000 fca0 	bl	8001d3c <HAL_Delay>
		if (key7 == 0)
 80013fc:	2102      	movs	r1, #2
 80013fe:	481a      	ldr	r0, [pc, #104]	; (8001468 <Key_Scan+0xf8>)
 8001400:	f001 ff82 	bl	8003308 <HAL_GPIO_ReadPin>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d12b      	bne.n	8001462 <Key_Scan+0xf2>
			HAL_Delay(50);
 800140a:	2032      	movs	r0, #50	; 0x32
 800140c:	f000 fc96 	bl	8001d3c <HAL_Delay>
			send_message[1] = 0x25;
 8001410:	4b16      	ldr	r3, [pc, #88]	; (800146c <Key_Scan+0xfc>)
 8001412:	2225      	movs	r2, #37	; 0x25
 8001414:	705a      	strb	r2, [r3, #1]
			HAL_Delay(50);
 8001416:	2032      	movs	r0, #50	; 0x32
 8001418:	f000 fc90 	bl	8001d3c <HAL_Delay>
			HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800141c:	2110      	movs	r1, #16
 800141e:	4814      	ldr	r0, [pc, #80]	; (8001470 <Key_Scan+0x100>)
 8001420:	f001 ffa3 	bl	800336a <HAL_GPIO_TogglePin>
}
 8001424:	e01d      	b.n	8001462 <Key_Scan+0xf2>
	else if (key8 == 0)
 8001426:	2140      	movs	r1, #64	; 0x40
 8001428:	4812      	ldr	r0, [pc, #72]	; (8001474 <Key_Scan+0x104>)
 800142a:	f001 ff6d 	bl	8003308 <HAL_GPIO_ReadPin>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d116      	bne.n	8001462 <Key_Scan+0xf2>
		HAL_Delay(50);
 8001434:	2032      	movs	r0, #50	; 0x32
 8001436:	f000 fc81 	bl	8001d3c <HAL_Delay>
		if (key8 == 0)
 800143a:	2140      	movs	r1, #64	; 0x40
 800143c:	480d      	ldr	r0, [pc, #52]	; (8001474 <Key_Scan+0x104>)
 800143e:	f001 ff63 	bl	8003308 <HAL_GPIO_ReadPin>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d10c      	bne.n	8001462 <Key_Scan+0xf2>
			HAL_Delay(50);
 8001448:	2032      	movs	r0, #50	; 0x32
 800144a:	f000 fc77 	bl	8001d3c <HAL_Delay>
			send_message[1] = 0x37;
 800144e:	4b07      	ldr	r3, [pc, #28]	; (800146c <Key_Scan+0xfc>)
 8001450:	2237      	movs	r2, #55	; 0x37
 8001452:	705a      	strb	r2, [r3, #1]
			HAL_Delay(50);
 8001454:	2032      	movs	r0, #50	; 0x32
 8001456:	f000 fc71 	bl	8001d3c <HAL_Delay>
			HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800145a:	2120      	movs	r1, #32
 800145c:	4804      	ldr	r0, [pc, #16]	; (8001470 <Key_Scan+0x100>)
 800145e:	f001 ff84 	bl	800336a <HAL_GPIO_TogglePin>
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40020800 	.word	0x40020800
 800146c:	200009d0 	.word	0x200009d0
 8001470:	40020400 	.word	0x40020400
 8001474:	40020000 	.word	0x40020000

08001478 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800147c:	f000 fbec 	bl	8001c58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001480:	f000 f810 	bl	80014a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001484:	f7ff fe40 	bl	8001108 <MX_GPIO_Init>
  MX_DMA_Init();
 8001488:	f7ff fe1e 	bl	80010c8 <MX_DMA_Init>
  MX_TIM5_Init();
 800148c:	f000 f9a0 	bl	80017d0 <MX_TIM5_Init>
  MX_ADC1_Init();
 8001490:	f7ff fd1e 	bl	8000ed0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001494:	f000 fae2 	bl	8001a5c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  LCD_init();
 8001498:	f7ff f996 	bl	80007c8 <LCD_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Key_Scan();
 800149c:	f7ff ff68 	bl	8001370 <Key_Scan>
 80014a0:	e7fc      	b.n	800149c <main+0x24>
	...

080014a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b094      	sub	sp, #80	; 0x50
 80014a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014aa:	f107 0320 	add.w	r3, r7, #32
 80014ae:	2230      	movs	r2, #48	; 0x30
 80014b0:	2100      	movs	r1, #0
 80014b2:	4618      	mov	r0, r3
 80014b4:	f003 ff88 	bl	80053c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c8:	2300      	movs	r3, #0
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	4b28      	ldr	r3, [pc, #160]	; (8001570 <SystemClock_Config+0xcc>)
 80014ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d0:	4a27      	ldr	r2, [pc, #156]	; (8001570 <SystemClock_Config+0xcc>)
 80014d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d6:	6413      	str	r3, [r2, #64]	; 0x40
 80014d8:	4b25      	ldr	r3, [pc, #148]	; (8001570 <SystemClock_Config+0xcc>)
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e4:	2300      	movs	r3, #0
 80014e6:	607b      	str	r3, [r7, #4]
 80014e8:	4b22      	ldr	r3, [pc, #136]	; (8001574 <SystemClock_Config+0xd0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a21      	ldr	r2, [pc, #132]	; (8001574 <SystemClock_Config+0xd0>)
 80014ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4b1f      	ldr	r3, [pc, #124]	; (8001574 <SystemClock_Config+0xd0>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014fc:	607b      	str	r3, [r7, #4]
 80014fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001500:	2302      	movs	r3, #2
 8001502:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001504:	2301      	movs	r3, #1
 8001506:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001508:	2310      	movs	r3, #16
 800150a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800150c:	2302      	movs	r3, #2
 800150e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001510:	2300      	movs	r3, #0
 8001512:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001514:	2308      	movs	r3, #8
 8001516:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001518:	23a8      	movs	r3, #168	; 0xa8
 800151a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800151c:	2302      	movs	r3, #2
 800151e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001520:	2304      	movs	r3, #4
 8001522:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001524:	f107 0320 	add.w	r3, r7, #32
 8001528:	4618      	mov	r0, r3
 800152a:	f001 ff39 	bl	80033a0 <HAL_RCC_OscConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001534:	f000 f820 	bl	8001578 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001538:	230f      	movs	r3, #15
 800153a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800153c:	2302      	movs	r3, #2
 800153e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001544:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001548:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800154a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800154e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	2105      	movs	r1, #5
 8001556:	4618      	mov	r0, r3
 8001558:	f002 f99a 	bl	8003890 <HAL_RCC_ClockConfig>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001562:	f000 f809 	bl	8001578 <Error_Handler>
  }
}
 8001566:	bf00      	nop
 8001568:	3750      	adds	r7, #80	; 0x50
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800
 8001574:	40007000 	.word	0x40007000

08001578 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800157c:	b672      	cpsid	i
}
 800157e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001580:	e7fe      	b.n	8001580 <Error_Handler+0x8>
	...

08001584 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <HAL_MspInit+0x4c>)
 8001590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001592:	4a0f      	ldr	r2, [pc, #60]	; (80015d0 <HAL_MspInit+0x4c>)
 8001594:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001598:	6453      	str	r3, [r2, #68]	; 0x44
 800159a:	4b0d      	ldr	r3, [pc, #52]	; (80015d0 <HAL_MspInit+0x4c>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <HAL_MspInit+0x4c>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ae:	4a08      	ldr	r2, [pc, #32]	; (80015d0 <HAL_MspInit+0x4c>)
 80015b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015b4:	6413      	str	r3, [r2, #64]	; 0x40
 80015b6:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <HAL_MspInit+0x4c>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800

080015d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015d8:	e7fe      	b.n	80015d8 <NMI_Handler+0x4>

080015da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015de:	e7fe      	b.n	80015de <HardFault_Handler+0x4>

080015e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <MemManage_Handler+0x4>

080015e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ea:	e7fe      	b.n	80015ea <BusFault_Handler+0x4>

080015ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <UsageFault_Handler+0x4>

080015f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001620:	f000 fb6c 	bl	8001cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}

08001628 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800162c:	4802      	ldr	r0, [pc, #8]	; (8001638 <USART1_IRQHandler+0x10>)
 800162e:	f003 f949 	bl	80048c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000b70 	.word	0x20000b70

0800163c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <TIM5_IRQHandler+0x10>)
 8001642:	f002 fc71 	bl	8003f28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000b24 	.word	0x20000b24

08001650 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <DMA2_Stream0_IRQHandler+0x10>)
 8001656:	f001 fa51 	bl	8002afc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000abc 	.word	0x20000abc

08001664 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	e00a      	b.n	800168c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001676:	f3af 8000 	nop.w
 800167a:	4601      	mov	r1, r0
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	1c5a      	adds	r2, r3, #1
 8001680:	60ba      	str	r2, [r7, #8]
 8001682:	b2ca      	uxtb	r2, r1
 8001684:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	3301      	adds	r3, #1
 800168a:	617b      	str	r3, [r7, #20]
 800168c:	697a      	ldr	r2, [r7, #20]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	429a      	cmp	r2, r3
 8001692:	dbf0      	blt.n	8001676 <_read+0x12>
	}

return len;
 8001694:	687b      	ldr	r3, [r7, #4]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b086      	sub	sp, #24
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	60f8      	str	r0, [r7, #12]
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	e009      	b.n	80016c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	60ba      	str	r2, [r7, #8]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 f9bd 	bl	8001a38 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	3301      	adds	r3, #1
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	dbf1      	blt.n	80016b0 <_write+0x12>
	}
	return len;
 80016cc:	687b      	ldr	r3, [r7, #4]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <_close>:

int _close(int file)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b083      	sub	sp, #12
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
	return -1;
 80016de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016ee:	b480      	push	{r7}
 80016f0:	b083      	sub	sp, #12
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
 80016f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016fe:	605a      	str	r2, [r3, #4]
	return 0;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <_isatty>:

int _isatty(int file)
{
 800170e:	b480      	push	{r7}
 8001710:	b083      	sub	sp, #12
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
	return 1;
 8001716:	2301      	movs	r3, #1
}
 8001718:	4618      	mov	r0, r3
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	607a      	str	r2, [r7, #4]
	return 0;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3714      	adds	r7, #20
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001748:	4a14      	ldr	r2, [pc, #80]	; (800179c <_sbrk+0x5c>)
 800174a:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <_sbrk+0x60>)
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001754:	4b13      	ldr	r3, [pc, #76]	; (80017a4 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d102      	bne.n	8001762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800175c:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <_sbrk+0x64>)
 800175e:	4a12      	ldr	r2, [pc, #72]	; (80017a8 <_sbrk+0x68>)
 8001760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001762:	4b10      	ldr	r3, [pc, #64]	; (80017a4 <_sbrk+0x64>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4413      	add	r3, r2
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	429a      	cmp	r2, r3
 800176e:	d207      	bcs.n	8001780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001770:	f003 fe00 	bl	8005374 <__errno>
 8001774:	4603      	mov	r3, r0
 8001776:	220c      	movs	r2, #12
 8001778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800177a:	f04f 33ff 	mov.w	r3, #4294967295
 800177e:	e009      	b.n	8001794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001780:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <_sbrk+0x64>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001786:	4b07      	ldr	r3, [pc, #28]	; (80017a4 <_sbrk+0x64>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	4a05      	ldr	r2, [pc, #20]	; (80017a4 <_sbrk+0x64>)
 8001790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001792:	68fb      	ldr	r3, [r7, #12]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20020000 	.word	0x20020000
 80017a0:	00000400 	.word	0x00000400
 80017a4:	20000a64 	.word	0x20000a64
 80017a8:	20000c98 	.word	0x20000c98

080017ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <SystemInit+0x20>)
 80017b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017b6:	4a05      	ldr	r2, [pc, #20]	; (80017cc <SystemInit+0x20>)
 80017b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017d6:	f107 0308 	add.w	r3, r7, #8
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	605a      	str	r2, [r3, #4]
 80017e0:	609a      	str	r2, [r3, #8]
 80017e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e4:	463b      	mov	r3, r7
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80017ec:	4b1f      	ldr	r3, [pc, #124]	; (800186c <MX_TIM5_Init+0x9c>)
 80017ee:	4a20      	ldr	r2, [pc, #128]	; (8001870 <MX_TIM5_Init+0xa0>)
 80017f0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8399;
 80017f2:	4b1e      	ldr	r3, [pc, #120]	; (800186c <MX_TIM5_Init+0x9c>)
 80017f4:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80017f8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b1c      	ldr	r3, [pc, #112]	; (800186c <MX_TIM5_Init+0x9c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1999;
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <MX_TIM5_Init+0x9c>)
 8001802:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001806:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001808:	4b18      	ldr	r3, [pc, #96]	; (800186c <MX_TIM5_Init+0x9c>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800180e:	4b17      	ldr	r3, [pc, #92]	; (800186c <MX_TIM5_Init+0x9c>)
 8001810:	2280      	movs	r2, #128	; 0x80
 8001812:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001814:	4815      	ldr	r0, [pc, #84]	; (800186c <MX_TIM5_Init+0x9c>)
 8001816:	f002 fa37 	bl	8003c88 <HAL_TIM_Base_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001820:	f7ff feaa 	bl	8001578 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001824:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001828:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800182a:	f107 0308 	add.w	r3, r7, #8
 800182e:	4619      	mov	r1, r3
 8001830:	480e      	ldr	r0, [pc, #56]	; (800186c <MX_TIM5_Init+0x9c>)
 8001832:	f002 fc81 	bl	8004138 <HAL_TIM_ConfigClockSource>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800183c:	f7ff fe9c 	bl	8001578 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001840:	2300      	movs	r3, #0
 8001842:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001844:	2300      	movs	r3, #0
 8001846:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001848:	463b      	mov	r3, r7
 800184a:	4619      	mov	r1, r3
 800184c:	4807      	ldr	r0, [pc, #28]	; (800186c <MX_TIM5_Init+0x9c>)
 800184e:	f002 fe99 	bl	8004584 <HAL_TIMEx_MasterConfigSynchronization>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001858:	f7ff fe8e 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
  HAL_TIM_Base_Start_IT(&htim5);
 800185c:	4803      	ldr	r0, [pc, #12]	; (800186c <MX_TIM5_Init+0x9c>)
 800185e:	f002 faf3 	bl	8003e48 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM5_Init 2 */

}
 8001862:	bf00      	nop
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000b24 	.word	0x20000b24
 8001870:	40000c00 	.word	0x40000c00

08001874 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a0e      	ldr	r2, [pc, #56]	; (80018bc <HAL_TIM_Base_MspInit+0x48>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d115      	bne.n	80018b2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <HAL_TIM_Base_MspInit+0x4c>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188e:	4a0c      	ldr	r2, [pc, #48]	; (80018c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001890:	f043 0308 	orr.w	r3, r3, #8
 8001894:	6413      	str	r3, [r2, #64]	; 0x40
 8001896:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <HAL_TIM_Base_MspInit+0x4c>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	f003 0308 	and.w	r3, r3, #8
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 80018a2:	2200      	movs	r2, #0
 80018a4:	2102      	movs	r1, #2
 80018a6:	2032      	movs	r0, #50	; 0x32
 80018a8:	f000 ff59 	bl	800275e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80018ac:	2032      	movs	r0, #50	; 0x32
 80018ae:	f000 ff72 	bl	8002796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80018b2:	bf00      	nop
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40000c00 	.word	0x40000c00
 80018c0:	40023800 	.word	0x40023800

080018c4 <limitings>:
  * @param  void
  * @retval void
  */

int16_t limitings(int16_t a, int16_t b)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	460a      	mov	r2, r1
 80018ce:	80fb      	strh	r3, [r7, #6]
 80018d0:	4613      	mov	r3, r2
 80018d2:	80bb      	strh	r3, [r7, #4]
    if (a >= b)
 80018d4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018dc:	429a      	cmp	r2, r3
 80018de:	db02      	blt.n	80018e6 <limitings+0x22>
		return b;
 80018e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018e4:	e00d      	b.n	8001902 <limitings+0x3e>
    else if (a <= -b)
 80018e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018ee:	425b      	negs	r3, r3
 80018f0:	429a      	cmp	r2, r3
 80018f2:	dc04      	bgt.n	80018fe <limitings+0x3a>
		return -b;
 80018f4:	88bb      	ldrh	r3, [r7, #4]
 80018f6:	425b      	negs	r3, r3
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	b21b      	sxth	r3, r3
 80018fc:	e001      	b.n	8001902 <limitings+0x3e>
    else
		return a;
 80018fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
	...

08001910 <HAL_TIM_PeriodElapsedCallback>:

uint8_t send_message[8] = { 0xff,0xff,0x02,0x0a,0x0a,0xfe,0x0d,0x0a };
int16_t tadcxleft, tadcyright;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
	static uint8_t i;

	if (htim->Instance == htim5.Instance)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4b3c      	ldr	r3, [pc, #240]	; (8001a10 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	429a      	cmp	r2, r3
 8001922:	d170      	bne.n	8001a06 <HAL_TIM_PeriodElapsedCallback+0xf6>
	{
		tadcxleft = limitings(-(adc_buf[1] - 2048) / 200, 100);//左摇杆x轴      -10到10
 8001924:	4b3b      	ldr	r3, [pc, #236]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001926:	885b      	ldrh	r3, [r3, #2]
 8001928:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800192c:	4a3a      	ldr	r2, [pc, #232]	; (8001a18 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800192e:	fb82 1203 	smull	r1, r2, r2, r3
 8001932:	1192      	asrs	r2, r2, #6
 8001934:	17db      	asrs	r3, r3, #31
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	b21b      	sxth	r3, r3
 800193a:	2164      	movs	r1, #100	; 0x64
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff ffc1 	bl	80018c4 <limitings>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
 8001946:	4b35      	ldr	r3, [pc, #212]	; (8001a1c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001948:	801a      	strh	r2, [r3, #0]
//		adcyleft = limiting((Get_Adc_Average(ADC_Channel_12,5)-2060)/200,100);//左摇杆y轴
//		adcxright = limiting(-(Get_Adc_Average(ADC_Channel_4,5)-2050)/200,100);//右摇杆x轴
		tadcyright = limitings((adc_buf[0] - 2048) / 200, 100);//右摇杆y轴
 800194a:	4b32      	ldr	r3, [pc, #200]	; (8001a14 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8001952:	4a31      	ldr	r2, [pc, #196]	; (8001a18 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001954:	fb82 1203 	smull	r1, r2, r2, r3
 8001958:	1192      	asrs	r2, r2, #6
 800195a:	17db      	asrs	r3, r3, #31
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	b21b      	sxth	r3, r3
 8001960:	2164      	movs	r1, #100	; 0x64
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff ffae 	bl	80018c4 <limitings>
 8001968:	4603      	mov	r3, r0
 800196a:	461a      	mov	r2, r3
 800196c:	4b2c      	ldr	r3, [pc, #176]	; (8001a20 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800196e:	801a      	strh	r2, [r3, #0]

		Mode_Change();
 8001970:	f7ff fc7a 	bl	8001268 <Mode_Change>
		Show_Speed();
 8001974:	f7fe fdf8 	bl	8000568 <Show_Speed>
		if (adcxleft != send_message[3] || adcyright != send_message[4] || send_message[1] != 0xff)
 8001978:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800197a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800197e:	461a      	mov	r2, r3
 8001980:	4b29      	ldr	r3, [pc, #164]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001982:	78db      	ldrb	r3, [r3, #3]
 8001984:	429a      	cmp	r2, r3
 8001986:	d10b      	bne.n	80019a0 <HAL_TIM_PeriodElapsedCallback+0x90>
 8001988:	4b28      	ldr	r3, [pc, #160]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800198a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800198e:	461a      	mov	r2, r3
 8001990:	4b25      	ldr	r3, [pc, #148]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001992:	791b      	ldrb	r3, [r3, #4]
 8001994:	429a      	cmp	r2, r3
 8001996:	d103      	bne.n	80019a0 <HAL_TIM_PeriodElapsedCallback+0x90>
 8001998:	4b23      	ldr	r3, [pc, #140]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800199a:	785b      	ldrb	r3, [r3, #1]
 800199c:	2bff      	cmp	r3, #255	; 0xff
 800199e:	d01a      	beq.n	80019d6 <HAL_TIM_PeriodElapsedCallback+0xc6>
		{
			send_message[3] = adcxleft;
 80019a0:	4b20      	ldr	r3, [pc, #128]	; (8001a24 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80019a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	4b1f      	ldr	r3, [pc, #124]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80019aa:	70da      	strb	r2, [r3, #3]
			send_message[4] = adcyright;
 80019ac:	4b1f      	ldr	r3, [pc, #124]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80019ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80019b6:	711a      	strb	r2, [r3, #4]
			for (uint8_t j = 0; j < 8; j++)
 80019b8:	2300      	movs	r3, #0
 80019ba:	73fb      	strb	r3, [r7, #15]
 80019bc:	e008      	b.n	80019d0 <HAL_TIM_PeriodElapsedCallback+0xc0>
			{
				putchar(send_message[j]);
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	4a19      	ldr	r2, [pc, #100]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80019c2:	5cd3      	ldrb	r3, [r2, r3]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f003 fd07 	bl	80053d8 <putchar>
			for (uint8_t j = 0; j < 8; j++)
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
 80019cc:	3301      	adds	r3, #1
 80019ce:	73fb      	strb	r3, [r7, #15]
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	2b07      	cmp	r3, #7
 80019d4:	d9f3      	bls.n	80019be <HAL_TIM_PeriodElapsedCallback+0xae>
			}
		}
		if (send_message[1] != 0xff)
 80019d6:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80019d8:	785b      	ldrb	r3, [r3, #1]
 80019da:	2bff      	cmp	r3, #255	; 0xff
 80019dc:	d002      	beq.n	80019e4 <HAL_TIM_PeriodElapsedCallback+0xd4>
			send_message[1] = 0xff;
 80019de:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80019e0:	22ff      	movs	r2, #255	; 0xff
 80019e2:	705a      	strb	r2, [r3, #1]
		i++;
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80019ee:	701a      	strb	r2, [r3, #0]
		if (i > 10)
 80019f0:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b0a      	cmp	r3, #10
 80019f6:	d906      	bls.n	8001a06 <HAL_TIM_PeriodElapsedCallback+0xf6>
		{
			i = 0;
 80019f8:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80019fe:	2108      	movs	r1, #8
 8001a00:	480c      	ldr	r0, [pc, #48]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001a02:	f001 fcb2 	bl	800336a <HAL_GPIO_TogglePin>
		}
	}
}
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000b24 	.word	0x20000b24
 8001a14:	20000b1c 	.word	0x20000b1c
 8001a18:	51eb851f 	.word	0x51eb851f
 8001a1c:	20000b6c 	.word	0x20000b6c
 8001a20:	20000b6e 	.word	0x20000b6e
 8001a24:	20000b22 	.word	0x20000b22
 8001a28:	200009d0 	.word	0x200009d0
 8001a2c:	20000b20 	.word	0x20000b20
 8001a30:	20000a68 	.word	0x20000a68
 8001a34:	40020400 	.word	0x40020400

08001a38 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* 使用的串口可根据实际配置修改 */
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 0xFFFF);
 8001a40:	1d39      	adds	r1, r7, #4
 8001a42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a46:	2201      	movs	r2, #1
 8001a48:	4803      	ldr	r0, [pc, #12]	; (8001a58 <__io_putchar+0x20>)
 8001a4a:	f002 fe78 	bl	800473e <HAL_UART_Transmit>
	return ch;
 8001a4e:	687b      	ldr	r3, [r7, #4]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000b70 	.word	0x20000b70

08001a5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a60:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a62:	4a12      	ldr	r2, [pc, #72]	; (8001aac <MX_USART1_UART_Init+0x50>)
 8001a64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a66:	4b10      	ldr	r3, [pc, #64]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a80:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a82:	220c      	movs	r2, #12
 8001a84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a86:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <MX_USART1_UART_Init+0x4c>)
 8001a94:	f002 fe06 	bl	80046a4 <HAL_UART_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a9e:	f7ff fd6b 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	20000b70 	.word	0x20000b70
 8001aac:	40011000 	.word	0x40011000

08001ab0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	; 0x28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a1d      	ldr	r2, [pc, #116]	; (8001b44 <HAL_UART_MspInit+0x94>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d134      	bne.n	8001b3c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	4b1c      	ldr	r3, [pc, #112]	; (8001b48 <HAL_UART_MspInit+0x98>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	4a1b      	ldr	r2, [pc, #108]	; (8001b48 <HAL_UART_MspInit+0x98>)
 8001adc:	f043 0310 	orr.w	r3, r3, #16
 8001ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae2:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <HAL_UART_MspInit+0x98>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	f003 0310 	and.w	r3, r3, #16
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <HAL_UART_MspInit+0x98>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	4a14      	ldr	r2, [pc, #80]	; (8001b48 <HAL_UART_MspInit+0x98>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6313      	str	r3, [r2, #48]	; 0x30
 8001afe:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <HAL_UART_MspInit+0x98>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b10:	2302      	movs	r3, #2
 8001b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b1c:	2307      	movs	r3, #7
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	4619      	mov	r1, r3
 8001b26:	4809      	ldr	r0, [pc, #36]	; (8001b4c <HAL_UART_MspInit+0x9c>)
 8001b28:	f001 fa52 	bl	8002fd0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	2100      	movs	r1, #0
 8001b30:	2025      	movs	r0, #37	; 0x25
 8001b32:	f000 fe14 	bl	800275e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b36:	2025      	movs	r0, #37	; 0x25
 8001b38:	f000 fe2d 	bl	8002796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b3c:	bf00      	nop
 8001b3e:	3728      	adds	r7, #40	; 0x28
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40011000 	.word	0x40011000
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020000 	.word	0x40020000

08001b50 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)       //如果是串口1
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a24      	ldr	r2, [pc, #144]	; (8001bf0 <HAL_UART_RxCpltCallback+0xa0>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d142      	bne.n	8001be8 <HAL_UART_RxCpltCallback+0x98>
	{
		if ((USART_RX_STA & 0x8000) == 0)       //接收未完成
 8001b62:	4b24      	ldr	r3, [pc, #144]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	b21b      	sxth	r3, r3
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	db38      	blt.n	8001bde <HAL_UART_RxCpltCallback+0x8e>
		{
			if (USART_RX_STA & 0x4000)       //接收到了0x0d
 8001b6c:	4b21      	ldr	r3, [pc, #132]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d011      	beq.n	8001b9c <HAL_UART_RxCpltCallback+0x4c>
			{
				if (aRxBuffer[0] != 0x0a)
 8001b78:	4b1f      	ldr	r3, [pc, #124]	; (8001bf8 <HAL_UART_RxCpltCallback+0xa8>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b0a      	cmp	r3, #10
 8001b7e:	d003      	beq.n	8001b88 <HAL_UART_RxCpltCallback+0x38>
					USART_RX_STA = 0;       //接收错误,重新开始
 8001b80:	4b1c      	ldr	r3, [pc, #112]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	801a      	strh	r2, [r3, #0]
 8001b86:	e02a      	b.n	8001bde <HAL_UART_RxCpltCallback+0x8e>
				else
					USART_RX_STA |= 0x8000;	//接收完成了
 8001b88:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001b90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001b98:	801a      	strh	r2, [r3, #0]
 8001b9a:	e020      	b.n	8001bde <HAL_UART_RxCpltCallback+0x8e>
			}
			else //还没收到0X0D
			{
				if (aRxBuffer[0] == 0x0d)
 8001b9c:	4b16      	ldr	r3, [pc, #88]	; (8001bf8 <HAL_UART_RxCpltCallback+0xa8>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b0d      	cmp	r3, #13
 8001ba2:	d107      	bne.n	8001bb4 <HAL_UART_RxCpltCallback+0x64>
					USART_RX_STA |= 0x4000;
 8001ba4:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001bb0:	801a      	strh	r2, [r3, #0]
 8001bb2:	e014      	b.n	8001bde <HAL_UART_RxCpltCallback+0x8e>
				else
				{
					USART_RX_BUF[USART_RX_STA & 0X3FFF] = aRxBuffer[0];
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001bbc:	4a0e      	ldr	r2, [pc, #56]	; (8001bf8 <HAL_UART_RxCpltCallback+0xa8>)
 8001bbe:	7811      	ldrb	r1, [r2, #0]
 8001bc0:	4a0e      	ldr	r2, [pc, #56]	; (8001bfc <HAL_UART_RxCpltCallback+0xac>)
 8001bc2:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	4b09      	ldr	r3, [pc, #36]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001bce:	801a      	strh	r2, [r3, #0]
					if (USART_RX_STA > (USART_REC_LEN - 1))
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001bd2:	881b      	ldrh	r3, [r3, #0]
 8001bd4:	2bc7      	cmp	r3, #199	; 0xc7
 8001bd6:	d902      	bls.n	8001bde <HAL_UART_RxCpltCallback+0x8e>
						USART_RX_STA = 0; //接收数据错误,重新开始接收
 8001bd8:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <HAL_UART_RxCpltCallback+0xa4>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	801a      	strh	r2, [r3, #0]
				}
			}
		}
		HAL_UART_Receive_IT(&huart1, aRxBuffer, 1);
 8001bde:	2201      	movs	r2, #1
 8001be0:	4905      	ldr	r1, [pc, #20]	; (8001bf8 <HAL_UART_RxCpltCallback+0xa8>)
 8001be2:	4807      	ldr	r0, [pc, #28]	; (8001c00 <HAL_UART_RxCpltCallback+0xb0>)
 8001be4:	f002 fe3d 	bl	8004862 <HAL_UART_Receive_IT>
	}
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40011000 	.word	0x40011000
 8001bf4:	20000a6a 	.word	0x20000a6a
 8001bf8:	20000bb4 	.word	0x20000bb4
 8001bfc:	20000bb8 	.word	0x20000bb8
 8001c00:	20000b70 	.word	0x20000b70

08001c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c08:	480d      	ldr	r0, [pc, #52]	; (8001c40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c0a:	490e      	ldr	r1, [pc, #56]	; (8001c44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c0c:	4a0e      	ldr	r2, [pc, #56]	; (8001c48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c10:	e002      	b.n	8001c18 <LoopCopyDataInit>

08001c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c16:	3304      	adds	r3, #4

08001c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c1c:	d3f9      	bcc.n	8001c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1e:	4a0b      	ldr	r2, [pc, #44]	; (8001c4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c20:	4c0b      	ldr	r4, [pc, #44]	; (8001c50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c24:	e001      	b.n	8001c2a <LoopFillZerobss>

08001c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c28:	3204      	adds	r2, #4

08001c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c2c:	d3fb      	bcc.n	8001c26 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c2e:	f7ff fdbd 	bl	80017ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c32:	f003 fba5 	bl	8005380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c36:	f7ff fc1f 	bl	8001478 <main>
  bx  lr    
 8001c3a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c44:	20000a44 	.word	0x20000a44
  ldr r2, =_sidata
 8001c48:	0800653c 	.word	0x0800653c
  ldr r2, =_sbss
 8001c4c:	20000a44 	.word	0x20000a44
  ldr r4, =_ebss
 8001c50:	20000c94 	.word	0x20000c94

08001c54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c54:	e7fe      	b.n	8001c54 <ADC_IRQHandler>
	...

08001c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c5c:	4b0e      	ldr	r3, [pc, #56]	; (8001c98 <HAL_Init+0x40>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0d      	ldr	r2, [pc, #52]	; (8001c98 <HAL_Init+0x40>)
 8001c62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <HAL_Init+0x40>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	; (8001c98 <HAL_Init+0x40>)
 8001c6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c74:	4b08      	ldr	r3, [pc, #32]	; (8001c98 <HAL_Init+0x40>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <HAL_Init+0x40>)
 8001c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c80:	2003      	movs	r0, #3
 8001c82:	f000 fd61 	bl	8002748 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c86:	2000      	movs	r0, #0
 8001c88:	f000 f808 	bl	8001c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c8c:	f7ff fc7a 	bl	8001584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40023c00 	.word	0x40023c00

08001c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca4:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <HAL_InitTick+0x54>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <HAL_InitTick+0x58>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 fd79 	bl	80027b2 <HAL_SYSTICK_Config>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e00e      	b.n	8001ce8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b0f      	cmp	r3, #15
 8001cce:	d80a      	bhi.n	8001ce6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	6879      	ldr	r1, [r7, #4]
 8001cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd8:	f000 fd41 	bl	800275e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cdc:	4a06      	ldr	r2, [pc, #24]	; (8001cf8 <HAL_InitTick+0x5c>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	e000      	b.n	8001ce8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	200009cc 	.word	0x200009cc
 8001cf4:	200009dc 	.word	0x200009dc
 8001cf8:	200009d8 	.word	0x200009d8

08001cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d00:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <HAL_IncTick+0x20>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <HAL_IncTick+0x24>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	4a04      	ldr	r2, [pc, #16]	; (8001d20 <HAL_IncTick+0x24>)
 8001d0e:	6013      	str	r3, [r2, #0]
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	200009dc 	.word	0x200009dc
 8001d20:	20000c80 	.word	0x20000c80

08001d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  return uwTick;
 8001d28:	4b03      	ldr	r3, [pc, #12]	; (8001d38 <HAL_GetTick+0x14>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	20000c80 	.word	0x20000c80

08001d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d44:	f7ff ffee 	bl	8001d24 <HAL_GetTick>
 8001d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d54:	d005      	beq.n	8001d62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d56:	4b0a      	ldr	r3, [pc, #40]	; (8001d80 <HAL_Delay+0x44>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d62:	bf00      	nop
 8001d64:	f7ff ffde 	bl	8001d24 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d8f7      	bhi.n	8001d64 <HAL_Delay+0x28>
  {
  }
}
 8001d74:	bf00      	nop
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200009dc 	.word	0x200009dc

08001d84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e033      	b.n	8001e02 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d109      	bne.n	8001db6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff f8fc 	bl	8000fa0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dba:	f003 0310 	and.w	r3, r3, #16
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d118      	bne.n	8001df4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dca:	f023 0302 	bic.w	r3, r3, #2
 8001dce:	f043 0202 	orr.w	r2, r3, #2
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 fa68 	bl	80022ac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	f023 0303 	bic.w	r3, r3, #3
 8001dea:	f043 0201 	orr.w	r2, r3, #1
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	641a      	str	r2, [r3, #64]	; 0x40
 8001df2:	e001      	b.n	8001df8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3710      	adds	r7, #16
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d101      	bne.n	8001e2a <HAL_ADC_Start_DMA+0x1e>
 8001e26:	2302      	movs	r3, #2
 8001e28:	e0e9      	b.n	8001ffe <HAL_ADC_Start_DMA+0x1f2>
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d018      	beq.n	8001e72 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689a      	ldr	r2, [r3, #8]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0201 	orr.w	r2, r2, #1
 8001e4e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e50:	4b6d      	ldr	r3, [pc, #436]	; (8002008 <HAL_ADC_Start_DMA+0x1fc>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a6d      	ldr	r2, [pc, #436]	; (800200c <HAL_ADC_Start_DMA+0x200>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0c9a      	lsrs	r2, r3, #18
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e64:	e002      	b.n	8001e6c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1f9      	bne.n	8001e66 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e80:	d107      	bne.n	8001e92 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e90:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	f040 80a1 	bne.w	8001fe4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001eaa:	f023 0301 	bic.w	r3, r3, #1
 8001eae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d007      	beq.n	8001ed4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ecc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ee0:	d106      	bne.n	8001ef0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	f023 0206 	bic.w	r2, r3, #6
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	645a      	str	r2, [r3, #68]	; 0x44
 8001eee:	e002      	b.n	8001ef6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001efe:	4b44      	ldr	r3, [pc, #272]	; (8002010 <HAL_ADC_Start_DMA+0x204>)
 8001f00:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f06:	4a43      	ldr	r2, [pc, #268]	; (8002014 <HAL_ADC_Start_DMA+0x208>)
 8001f08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f0e:	4a42      	ldr	r2, [pc, #264]	; (8002018 <HAL_ADC_Start_DMA+0x20c>)
 8001f10:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f16:	4a41      	ldr	r2, [pc, #260]	; (800201c <HAL_ADC_Start_DMA+0x210>)
 8001f18:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001f22:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001f32:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689a      	ldr	r2, [r3, #8]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f42:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	334c      	adds	r3, #76	; 0x4c
 8001f4e:	4619      	mov	r1, r3
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f000 fce8 	bl	8002928 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d12a      	bne.n	8001fba <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a2d      	ldr	r2, [pc, #180]	; (8002020 <HAL_ADC_Start_DMA+0x214>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d015      	beq.n	8001f9a <HAL_ADC_Start_DMA+0x18e>
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a2c      	ldr	r2, [pc, #176]	; (8002024 <HAL_ADC_Start_DMA+0x218>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d105      	bne.n	8001f84 <HAL_ADC_Start_DMA+0x178>
 8001f78:	4b25      	ldr	r3, [pc, #148]	; (8002010 <HAL_ADC_Start_DMA+0x204>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 031f 	and.w	r3, r3, #31
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d00a      	beq.n	8001f9a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a27      	ldr	r2, [pc, #156]	; (8002028 <HAL_ADC_Start_DMA+0x21c>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d136      	bne.n	8001ffc <HAL_ADC_Start_DMA+0x1f0>
 8001f8e:	4b20      	ldr	r3, [pc, #128]	; (8002010 <HAL_ADC_Start_DMA+0x204>)
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f003 0310 	and.w	r3, r3, #16
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d130      	bne.n	8001ffc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d129      	bne.n	8001ffc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	e020      	b.n	8001ffc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a18      	ldr	r2, [pc, #96]	; (8002020 <HAL_ADC_Start_DMA+0x214>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d11b      	bne.n	8001ffc <HAL_ADC_Start_DMA+0x1f0>
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d114      	bne.n	8001ffc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001fe0:	609a      	str	r2, [r3, #8]
 8001fe2:	e00b      	b.n	8001ffc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe8:	f043 0210 	orr.w	r2, r3, #16
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff4:	f043 0201 	orr.w	r2, r3, #1
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3718      	adds	r7, #24
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	200009cc 	.word	0x200009cc
 800200c:	431bde83 	.word	0x431bde83
 8002010:	40012300 	.word	0x40012300
 8002014:	080024a5 	.word	0x080024a5
 8002018:	0800255f 	.word	0x0800255f
 800201c:	0800257b 	.word	0x0800257b
 8002020:	40012000 	.word	0x40012000
 8002024:	40012100 	.word	0x40012100
 8002028:	40012200 	.word	0x40012200

0800202c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002072:	2300      	movs	r3, #0
 8002074:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800207c:	2b01      	cmp	r3, #1
 800207e:	d101      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1c>
 8002080:	2302      	movs	r3, #2
 8002082:	e105      	b.n	8002290 <HAL_ADC_ConfigChannel+0x228>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b09      	cmp	r3, #9
 8002092:	d925      	bls.n	80020e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68d9      	ldr	r1, [r3, #12]
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	b29b      	uxth	r3, r3
 80020a0:	461a      	mov	r2, r3
 80020a2:	4613      	mov	r3, r2
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	4413      	add	r3, r2
 80020a8:	3b1e      	subs	r3, #30
 80020aa:	2207      	movs	r2, #7
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43da      	mvns	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	400a      	ands	r2, r1
 80020b8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68d9      	ldr	r1, [r3, #12]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	4603      	mov	r3, r0
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4403      	add	r3, r0
 80020d2:	3b1e      	subs	r3, #30
 80020d4:	409a      	lsls	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	e022      	b.n	8002126 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6919      	ldr	r1, [r3, #16]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	461a      	mov	r2, r3
 80020ee:	4613      	mov	r3, r2
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	4413      	add	r3, r2
 80020f4:	2207      	movs	r2, #7
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	400a      	ands	r2, r1
 8002102:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6919      	ldr	r1, [r3, #16]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	b29b      	uxth	r3, r3
 8002114:	4618      	mov	r0, r3
 8002116:	4603      	mov	r3, r0
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	4403      	add	r3, r0
 800211c:	409a      	lsls	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	430a      	orrs	r2, r1
 8002124:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b06      	cmp	r3, #6
 800212c:	d824      	bhi.n	8002178 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	4613      	mov	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	3b05      	subs	r3, #5
 8002140:	221f      	movs	r2, #31
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43da      	mvns	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	400a      	ands	r2, r1
 800214e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	b29b      	uxth	r3, r3
 800215c:	4618      	mov	r0, r3
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	3b05      	subs	r3, #5
 800216a:	fa00 f203 	lsl.w	r2, r0, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	430a      	orrs	r2, r1
 8002174:	635a      	str	r2, [r3, #52]	; 0x34
 8002176:	e04c      	b.n	8002212 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b0c      	cmp	r3, #12
 800217e:	d824      	bhi.n	80021ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	4613      	mov	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	3b23      	subs	r3, #35	; 0x23
 8002192:	221f      	movs	r2, #31
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43da      	mvns	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	400a      	ands	r2, r1
 80021a0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	4618      	mov	r0, r3
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	4613      	mov	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	3b23      	subs	r3, #35	; 0x23
 80021bc:	fa00 f203 	lsl.w	r2, r0, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	631a      	str	r2, [r3, #48]	; 0x30
 80021c8:	e023      	b.n	8002212 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4413      	add	r3, r2
 80021da:	3b41      	subs	r3, #65	; 0x41
 80021dc:	221f      	movs	r2, #31
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43da      	mvns	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	400a      	ands	r2, r1
 80021ea:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	4618      	mov	r0, r3
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	3b41      	subs	r3, #65	; 0x41
 8002206:	fa00 f203 	lsl.w	r2, r0, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002212:	4b22      	ldr	r3, [pc, #136]	; (800229c <HAL_ADC_ConfigChannel+0x234>)
 8002214:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a21      	ldr	r2, [pc, #132]	; (80022a0 <HAL_ADC_ConfigChannel+0x238>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d109      	bne.n	8002234 <HAL_ADC_ConfigChannel+0x1cc>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b12      	cmp	r3, #18
 8002226:	d105      	bne.n	8002234 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a19      	ldr	r2, [pc, #100]	; (80022a0 <HAL_ADC_ConfigChannel+0x238>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d123      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x21e>
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2b10      	cmp	r3, #16
 8002244:	d003      	beq.n	800224e <HAL_ADC_ConfigChannel+0x1e6>
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2b11      	cmp	r3, #17
 800224c:	d11b      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2b10      	cmp	r3, #16
 8002260:	d111      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <HAL_ADC_ConfigChannel+0x23c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a10      	ldr	r2, [pc, #64]	; (80022a8 <HAL_ADC_ConfigChannel+0x240>)
 8002268:	fba2 2303 	umull	r2, r3, r2, r3
 800226c:	0c9a      	lsrs	r2, r3, #18
 800226e:	4613      	mov	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	4413      	add	r3, r2
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002278:	e002      	b.n	8002280 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	3b01      	subs	r3, #1
 800227e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f9      	bne.n	800227a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	40012300 	.word	0x40012300
 80022a0:	40012000 	.word	0x40012000
 80022a4:	200009cc 	.word	0x200009cc
 80022a8:	431bde83 	.word	0x431bde83

080022ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022b4:	4b79      	ldr	r3, [pc, #484]	; (800249c <ADC_Init+0x1f0>)
 80022b6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	431a      	orrs	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6859      	ldr	r1, [r3, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	021a      	lsls	r2, r3, #8
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002304:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6859      	ldr	r1, [r3, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689a      	ldr	r2, [r3, #8]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002326:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6899      	ldr	r1, [r3, #8]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	430a      	orrs	r2, r1
 8002338:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233e:	4a58      	ldr	r2, [pc, #352]	; (80024a0 <ADC_Init+0x1f4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d022      	beq.n	800238a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002352:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6899      	ldr	r1, [r3, #8]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	430a      	orrs	r2, r1
 8002364:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689a      	ldr	r2, [r3, #8]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002374:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6899      	ldr	r1, [r3, #8]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	430a      	orrs	r2, r1
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	e00f      	b.n	80023aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689a      	ldr	r2, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002398:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 0202 	bic.w	r2, r2, #2
 80023b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6899      	ldr	r1, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	7e1b      	ldrb	r3, [r3, #24]
 80023c4:	005a      	lsls	r2, r3, #1
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d01b      	beq.n	8002410 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023e6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6859      	ldr	r1, [r3, #4]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002402:	3b01      	subs	r3, #1
 8002404:	035a      	lsls	r2, r3, #13
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	e007      	b.n	8002420 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800241e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800242e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	3b01      	subs	r3, #1
 800243c:	051a      	lsls	r2, r3, #20
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	430a      	orrs	r2, r1
 8002444:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002454:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6899      	ldr	r1, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002462:	025a      	lsls	r2, r3, #9
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800247a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6899      	ldr	r1, [r3, #8]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	029a      	lsls	r2, r3, #10
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	609a      	str	r2, [r3, #8]
}
 8002490:	bf00      	nop
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	40012300 	.word	0x40012300
 80024a0:	0f000001 	.word	0x0f000001

080024a4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d13c      	bne.n	8002538 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d12b      	bne.n	8002530 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d127      	bne.n	8002530 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d006      	beq.n	80024fc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d119      	bne.n	8002530 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f022 0220 	bic.w	r2, r2, #32
 800250a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002510:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d105      	bne.n	8002530 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002528:	f043 0201 	orr.w	r2, r3, #1
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f7ff fd7b 	bl	800202c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002536:	e00e      	b.n	8002556 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253c:	f003 0310 	and.w	r3, r3, #16
 8002540:	2b00      	cmp	r3, #0
 8002542:	d003      	beq.n	800254c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f7ff fd85 	bl	8002054 <HAL_ADC_ErrorCallback>
}
 800254a:	e004      	b.n	8002556 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	4798      	blx	r3
}
 8002556:	bf00      	nop
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b084      	sub	sp, #16
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f7ff fd67 	bl	8002040 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002572:	bf00      	nop
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b084      	sub	sp, #16
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002586:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2240      	movs	r2, #64	; 0x40
 800258c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002592:	f043 0204 	orr.w	r2, r3, #4
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f7ff fd5a 	bl	8002054 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025a0:	bf00      	nop
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <__NVIC_SetPriorityGrouping+0x44>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025c4:	4013      	ands	r3, r2
 80025c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025da:	4a04      	ldr	r2, [pc, #16]	; (80025ec <__NVIC_SetPriorityGrouping+0x44>)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	60d3      	str	r3, [r2, #12]
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f4:	4b04      	ldr	r3, [pc, #16]	; (8002608 <__NVIC_GetPriorityGrouping+0x18>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	0a1b      	lsrs	r3, r3, #8
 80025fa:	f003 0307 	and.w	r3, r3, #7
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261a:	2b00      	cmp	r3, #0
 800261c:	db0b      	blt.n	8002636 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	4907      	ldr	r1, [pc, #28]	; (8002644 <__NVIC_EnableIRQ+0x38>)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	095b      	lsrs	r3, r3, #5
 800262c:	2001      	movs	r0, #1
 800262e:	fa00 f202 	lsl.w	r2, r0, r2
 8002632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	e000e100 	.word	0xe000e100

08002648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	6039      	str	r1, [r7, #0]
 8002652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002658:	2b00      	cmp	r3, #0
 800265a:	db0a      	blt.n	8002672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	b2da      	uxtb	r2, r3
 8002660:	490c      	ldr	r1, [pc, #48]	; (8002694 <__NVIC_SetPriority+0x4c>)
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	0112      	lsls	r2, r2, #4
 8002668:	b2d2      	uxtb	r2, r2
 800266a:	440b      	add	r3, r1
 800266c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002670:	e00a      	b.n	8002688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	b2da      	uxtb	r2, r3
 8002676:	4908      	ldr	r1, [pc, #32]	; (8002698 <__NVIC_SetPriority+0x50>)
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	f003 030f 	and.w	r3, r3, #15
 800267e:	3b04      	subs	r3, #4
 8002680:	0112      	lsls	r2, r2, #4
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	440b      	add	r3, r1
 8002686:	761a      	strb	r2, [r3, #24]
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	e000e100 	.word	0xe000e100
 8002698:	e000ed00 	.word	0xe000ed00

0800269c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800269c:	b480      	push	{r7}
 800269e:	b089      	sub	sp, #36	; 0x24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f1c3 0307 	rsb	r3, r3, #7
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	bf28      	it	cs
 80026ba:	2304      	movcs	r3, #4
 80026bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	3304      	adds	r3, #4
 80026c2:	2b06      	cmp	r3, #6
 80026c4:	d902      	bls.n	80026cc <NVIC_EncodePriority+0x30>
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	3b03      	subs	r3, #3
 80026ca:	e000      	b.n	80026ce <NVIC_EncodePriority+0x32>
 80026cc:	2300      	movs	r3, #0
 80026ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d0:	f04f 32ff 	mov.w	r2, #4294967295
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43da      	mvns	r2, r3
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	401a      	ands	r2, r3
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e4:	f04f 31ff 	mov.w	r1, #4294967295
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	fa01 f303 	lsl.w	r3, r1, r3
 80026ee:	43d9      	mvns	r1, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f4:	4313      	orrs	r3, r2
         );
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3724      	adds	r7, #36	; 0x24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
	...

08002704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3b01      	subs	r3, #1
 8002710:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002714:	d301      	bcc.n	800271a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002716:	2301      	movs	r3, #1
 8002718:	e00f      	b.n	800273a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800271a:	4a0a      	ldr	r2, [pc, #40]	; (8002744 <SysTick_Config+0x40>)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002722:	210f      	movs	r1, #15
 8002724:	f04f 30ff 	mov.w	r0, #4294967295
 8002728:	f7ff ff8e 	bl	8002648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800272c:	4b05      	ldr	r3, [pc, #20]	; (8002744 <SysTick_Config+0x40>)
 800272e:	2200      	movs	r2, #0
 8002730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002732:	4b04      	ldr	r3, [pc, #16]	; (8002744 <SysTick_Config+0x40>)
 8002734:	2207      	movs	r2, #7
 8002736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	e000e010 	.word	0xe000e010

08002748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f7ff ff29 	bl	80025a8 <__NVIC_SetPriorityGrouping>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800275e:	b580      	push	{r7, lr}
 8002760:	b086      	sub	sp, #24
 8002762:	af00      	add	r7, sp, #0
 8002764:	4603      	mov	r3, r0
 8002766:	60b9      	str	r1, [r7, #8]
 8002768:	607a      	str	r2, [r7, #4]
 800276a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002770:	f7ff ff3e 	bl	80025f0 <__NVIC_GetPriorityGrouping>
 8002774:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	68b9      	ldr	r1, [r7, #8]
 800277a:	6978      	ldr	r0, [r7, #20]
 800277c:	f7ff ff8e 	bl	800269c <NVIC_EncodePriority>
 8002780:	4602      	mov	r2, r0
 8002782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002786:	4611      	mov	r1, r2
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff ff5d 	bl	8002648 <__NVIC_SetPriority>
}
 800278e:	bf00      	nop
 8002790:	3718      	adds	r7, #24
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}

08002796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b082      	sub	sp, #8
 800279a:	af00      	add	r7, sp, #0
 800279c:	4603      	mov	r3, r0
 800279e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff ff31 	bl	800260c <__NVIC_EnableIRQ>
}
 80027aa:	bf00      	nop
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff ffa2 	bl	8002704 <SysTick_Config>
 80027c0:	4603      	mov	r3, r0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
	...

080027cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027d8:	f7ff faa4 	bl	8001d24 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d101      	bne.n	80027e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e099      	b.n	800291c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2202      	movs	r2, #2
 80027f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0201 	bic.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002808:	e00f      	b.n	800282a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800280a:	f7ff fa8b 	bl	8001d24 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b05      	cmp	r3, #5
 8002816:	d908      	bls.n	800282a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2220      	movs	r2, #32
 800281c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2203      	movs	r2, #3
 8002822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e078      	b.n	800291c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1e8      	bne.n	800280a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002840:	697a      	ldr	r2, [r7, #20]
 8002842:	4b38      	ldr	r3, [pc, #224]	; (8002924 <HAL_DMA_Init+0x158>)
 8002844:	4013      	ands	r3, r2
 8002846:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002856:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002862:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800286e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a1b      	ldr	r3, [r3, #32]
 8002874:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	4313      	orrs	r3, r2
 800287a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002880:	2b04      	cmp	r3, #4
 8002882:	d107      	bne.n	8002894 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288c:	4313      	orrs	r3, r2
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	4313      	orrs	r3, r2
 8002892:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	f023 0307 	bic.w	r3, r3, #7
 80028aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ba:	2b04      	cmp	r3, #4
 80028bc:	d117      	bne.n	80028ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d00e      	beq.n	80028ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 fb01 	bl	8002ed8 <DMA_CheckFifoParam>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d008      	beq.n	80028ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2240      	movs	r2, #64	; 0x40
 80028e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80028ea:	2301      	movs	r3, #1
 80028ec:	e016      	b.n	800291c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 fab8 	bl	8002e6c <DMA_CalcBaseAndBitshift>
 80028fc:	4603      	mov	r3, r0
 80028fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002904:	223f      	movs	r2, #63	; 0x3f
 8002906:	409a      	lsls	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	f010803f 	.word	0xf010803f

08002928 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
 8002934:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002936:	2300      	movs	r3, #0
 8002938:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800293e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002946:	2b01      	cmp	r3, #1
 8002948:	d101      	bne.n	800294e <HAL_DMA_Start_IT+0x26>
 800294a:	2302      	movs	r3, #2
 800294c:	e040      	b.n	80029d0 <HAL_DMA_Start_IT+0xa8>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b01      	cmp	r3, #1
 8002960:	d12f      	bne.n	80029c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2202      	movs	r2, #2
 8002966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	68b9      	ldr	r1, [r7, #8]
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 fa4a 	bl	8002e10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002980:	223f      	movs	r2, #63	; 0x3f
 8002982:	409a      	lsls	r2, r3
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f042 0216 	orr.w	r2, r2, #22
 8002996:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	2b00      	cmp	r3, #0
 800299e:	d007      	beq.n	80029b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 0208 	orr.w	r2, r2, #8
 80029ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0201 	orr.w	r2, r2, #1
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	e005      	b.n	80029ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029ca:	2302      	movs	r3, #2
 80029cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3718      	adds	r7, #24
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029e6:	f7ff f99d 	bl	8001d24 <HAL_GetTick>
 80029ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d008      	beq.n	8002a0a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2280      	movs	r2, #128	; 0x80
 80029fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e052      	b.n	8002ab0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0216 	bic.w	r2, r2, #22
 8002a18:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	695a      	ldr	r2, [r3, #20]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a28:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d103      	bne.n	8002a3a <HAL_DMA_Abort+0x62>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d007      	beq.n	8002a4a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0208 	bic.w	r2, r2, #8
 8002a48:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0201 	bic.w	r2, r2, #1
 8002a58:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a5a:	e013      	b.n	8002a84 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a5c:	f7ff f962 	bl	8001d24 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b05      	cmp	r3, #5
 8002a68:	d90c      	bls.n	8002a84 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2220      	movs	r2, #32
 8002a6e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2203      	movs	r2, #3
 8002a7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e015      	b.n	8002ab0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1e4      	bne.n	8002a5c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a96:	223f      	movs	r2, #63	; 0x3f
 8002a98:	409a      	lsls	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3710      	adds	r7, #16
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d004      	beq.n	8002ad6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2280      	movs	r2, #128	; 0x80
 8002ad0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e00c      	b.n	8002af0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2205      	movs	r2, #5
 8002ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f022 0201 	bic.w	r2, r2, #1
 8002aec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b08:	4b92      	ldr	r3, [pc, #584]	; (8002d54 <HAL_DMA_IRQHandler+0x258>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a92      	ldr	r2, [pc, #584]	; (8002d58 <HAL_DMA_IRQHandler+0x25c>)
 8002b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b12:	0a9b      	lsrs	r3, r3, #10
 8002b14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b26:	2208      	movs	r2, #8
 8002b28:	409a      	lsls	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d01a      	beq.n	8002b68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0304 	and.w	r3, r3, #4
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d013      	beq.n	8002b68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0204 	bic.w	r2, r2, #4
 8002b4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b54:	2208      	movs	r2, #8
 8002b56:	409a      	lsls	r2, r3
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b60:	f043 0201 	orr.w	r2, r3, #1
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	409a      	lsls	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d012      	beq.n	8002b9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00b      	beq.n	8002b9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	409a      	lsls	r2, r3
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b96:	f043 0202 	orr.w	r2, r3, #2
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba2:	2204      	movs	r2, #4
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d012      	beq.n	8002bd4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00b      	beq.n	8002bd4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc0:	2204      	movs	r2, #4
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bcc:	f043 0204 	orr.w	r2, r3, #4
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd8:	2210      	movs	r2, #16
 8002bda:	409a      	lsls	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d043      	beq.n	8002c6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0308 	and.w	r3, r3, #8
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d03c      	beq.n	8002c6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf6:	2210      	movs	r2, #16
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d018      	beq.n	8002c3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d108      	bne.n	8002c2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d024      	beq.n	8002c6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	4798      	blx	r3
 8002c2a:	e01f      	b.n	8002c6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d01b      	beq.n	8002c6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	4798      	blx	r3
 8002c3c:	e016      	b.n	8002c6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d107      	bne.n	8002c5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f022 0208 	bic.w	r2, r2, #8
 8002c5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c70:	2220      	movs	r2, #32
 8002c72:	409a      	lsls	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	4013      	ands	r3, r2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 808e 	beq.w	8002d9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0310 	and.w	r3, r3, #16
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 8086 	beq.w	8002d9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c92:	2220      	movs	r2, #32
 8002c94:	409a      	lsls	r2, r3
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b05      	cmp	r3, #5
 8002ca4:	d136      	bne.n	8002d14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f022 0216 	bic.w	r2, r2, #22
 8002cb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	695a      	ldr	r2, [r3, #20]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d103      	bne.n	8002cd6 <HAL_DMA_IRQHandler+0x1da>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d007      	beq.n	8002ce6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 0208 	bic.w	r2, r2, #8
 8002ce4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cea:	223f      	movs	r2, #63	; 0x3f
 8002cec:	409a      	lsls	r2, r3
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d07d      	beq.n	8002e06 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	4798      	blx	r3
        }
        return;
 8002d12:	e078      	b.n	8002e06 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d01c      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d108      	bne.n	8002d42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d030      	beq.n	8002d9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	4798      	blx	r3
 8002d40:	e02b      	b.n	8002d9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d027      	beq.n	8002d9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	4798      	blx	r3
 8002d52:	e022      	b.n	8002d9a <HAL_DMA_IRQHandler+0x29e>
 8002d54:	200009cc 	.word	0x200009cc
 8002d58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10f      	bne.n	8002d8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 0210 	bic.w	r2, r2, #16
 8002d78:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d003      	beq.n	8002d9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d032      	beq.n	8002e08 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d022      	beq.n	8002df4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2205      	movs	r2, #5
 8002db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0201 	bic.w	r2, r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	60bb      	str	r3, [r7, #8]
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d307      	bcc.n	8002de2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1f2      	bne.n	8002dc6 <HAL_DMA_IRQHandler+0x2ca>
 8002de0:	e000      	b.n	8002de4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002de2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	4798      	blx	r3
 8002e04:	e000      	b.n	8002e08 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002e06:	bf00      	nop
    }
  }
}
 8002e08:	3718      	adds	r7, #24
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop

08002e10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	2b40      	cmp	r3, #64	; 0x40
 8002e3c:	d108      	bne.n	8002e50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e4e:	e007      	b.n	8002e60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	60da      	str	r2, [r3, #12]
}
 8002e60:	bf00      	nop
 8002e62:	3714      	adds	r7, #20
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	3b10      	subs	r3, #16
 8002e7c:	4a14      	ldr	r2, [pc, #80]	; (8002ed0 <DMA_CalcBaseAndBitshift+0x64>)
 8002e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e82:	091b      	lsrs	r3, r3, #4
 8002e84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e86:	4a13      	ldr	r2, [pc, #76]	; (8002ed4 <DMA_CalcBaseAndBitshift+0x68>)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2b03      	cmp	r3, #3
 8002e98:	d909      	bls.n	8002eae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ea2:	f023 0303 	bic.w	r3, r3, #3
 8002ea6:	1d1a      	adds	r2, r3, #4
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	659a      	str	r2, [r3, #88]	; 0x58
 8002eac:	e007      	b.n	8002ebe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002eb6:	f023 0303 	bic.w	r3, r3, #3
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3714      	adds	r7, #20
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	aaaaaaab 	.word	0xaaaaaaab
 8002ed4:	0800648c 	.word	0x0800648c

08002ed8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d11f      	bne.n	8002f32 <DMA_CheckFifoParam+0x5a>
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	2b03      	cmp	r3, #3
 8002ef6:	d856      	bhi.n	8002fa6 <DMA_CheckFifoParam+0xce>
 8002ef8:	a201      	add	r2, pc, #4	; (adr r2, 8002f00 <DMA_CheckFifoParam+0x28>)
 8002efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efe:	bf00      	nop
 8002f00:	08002f11 	.word	0x08002f11
 8002f04:	08002f23 	.word	0x08002f23
 8002f08:	08002f11 	.word	0x08002f11
 8002f0c:	08002fa7 	.word	0x08002fa7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d046      	beq.n	8002faa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f20:	e043      	b.n	8002faa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f26:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f2a:	d140      	bne.n	8002fae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f30:	e03d      	b.n	8002fae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f3a:	d121      	bne.n	8002f80 <DMA_CheckFifoParam+0xa8>
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	2b03      	cmp	r3, #3
 8002f40:	d837      	bhi.n	8002fb2 <DMA_CheckFifoParam+0xda>
 8002f42:	a201      	add	r2, pc, #4	; (adr r2, 8002f48 <DMA_CheckFifoParam+0x70>)
 8002f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f48:	08002f59 	.word	0x08002f59
 8002f4c:	08002f5f 	.word	0x08002f5f
 8002f50:	08002f59 	.word	0x08002f59
 8002f54:	08002f71 	.word	0x08002f71
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f5c:	e030      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d025      	beq.n	8002fb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f6e:	e022      	b.n	8002fb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f78:	d11f      	bne.n	8002fba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f7e:	e01c      	b.n	8002fba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d903      	bls.n	8002f8e <DMA_CheckFifoParam+0xb6>
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	2b03      	cmp	r3, #3
 8002f8a:	d003      	beq.n	8002f94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f8c:	e018      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	73fb      	strb	r3, [r7, #15]
      break;
 8002f92:	e015      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00e      	beq.n	8002fbe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8002fa4:	e00b      	b.n	8002fbe <DMA_CheckFifoParam+0xe6>
      break;
 8002fa6:	bf00      	nop
 8002fa8:	e00a      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002faa:	bf00      	nop
 8002fac:	e008      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fae:	bf00      	nop
 8002fb0:	e006      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fb2:	bf00      	nop
 8002fb4:	e004      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fb6:	bf00      	nop
 8002fb8:	e002      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002fba:	bf00      	nop
 8002fbc:	e000      	b.n	8002fc0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fbe:	bf00      	nop
    }
  } 
  
  return status; 
 8002fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop

08002fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b089      	sub	sp, #36	; 0x24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61fb      	str	r3, [r7, #28]
 8002fea:	e16b      	b.n	80032c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fec:	2201      	movs	r2, #1
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	429a      	cmp	r2, r3
 8003006:	f040 815a 	bne.w	80032be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 0303 	and.w	r3, r3, #3
 8003012:	2b01      	cmp	r3, #1
 8003014:	d005      	beq.n	8003022 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800301e:	2b02      	cmp	r3, #2
 8003020:	d130      	bne.n	8003084 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	2203      	movs	r2, #3
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4013      	ands	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4313      	orrs	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003058:	2201      	movs	r2, #1
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	43db      	mvns	r3, r3
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	4013      	ands	r3, r2
 8003066:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	091b      	lsrs	r3, r3, #4
 800306e:	f003 0201 	and.w	r2, r3, #1
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4313      	orrs	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f003 0303 	and.w	r3, r3, #3
 800308c:	2b03      	cmp	r3, #3
 800308e:	d017      	beq.n	80030c0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	2203      	movs	r2, #3
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	4013      	ands	r3, r2
 80030a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f003 0303 	and.w	r3, r3, #3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d123      	bne.n	8003114 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	08da      	lsrs	r2, r3, #3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3208      	adds	r2, #8
 80030d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	f003 0307 	and.w	r3, r3, #7
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	220f      	movs	r2, #15
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	43db      	mvns	r3, r3
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4013      	ands	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	f003 0307 	and.w	r3, r3, #7
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	69ba      	ldr	r2, [r7, #24]
 8003102:	4313      	orrs	r3, r2
 8003104:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	08da      	lsrs	r2, r3, #3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	3208      	adds	r2, #8
 800310e:	69b9      	ldr	r1, [r7, #24]
 8003110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	2203      	movs	r2, #3
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	43db      	mvns	r3, r3
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4013      	ands	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0203 	and.w	r2, r3, #3
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	005b      	lsls	r3, r3, #1
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	4313      	orrs	r3, r2
 8003140:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 80b4 	beq.w	80032be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003156:	2300      	movs	r3, #0
 8003158:	60fb      	str	r3, [r7, #12]
 800315a:	4b60      	ldr	r3, [pc, #384]	; (80032dc <HAL_GPIO_Init+0x30c>)
 800315c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315e:	4a5f      	ldr	r2, [pc, #380]	; (80032dc <HAL_GPIO_Init+0x30c>)
 8003160:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003164:	6453      	str	r3, [r2, #68]	; 0x44
 8003166:	4b5d      	ldr	r3, [pc, #372]	; (80032dc <HAL_GPIO_Init+0x30c>)
 8003168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800316e:	60fb      	str	r3, [r7, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003172:	4a5b      	ldr	r2, [pc, #364]	; (80032e0 <HAL_GPIO_Init+0x310>)
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	089b      	lsrs	r3, r3, #2
 8003178:	3302      	adds	r3, #2
 800317a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800317e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	220f      	movs	r2, #15
 800318a:	fa02 f303 	lsl.w	r3, r2, r3
 800318e:	43db      	mvns	r3, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4013      	ands	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a52      	ldr	r2, [pc, #328]	; (80032e4 <HAL_GPIO_Init+0x314>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d02b      	beq.n	80031f6 <HAL_GPIO_Init+0x226>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a51      	ldr	r2, [pc, #324]	; (80032e8 <HAL_GPIO_Init+0x318>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d025      	beq.n	80031f2 <HAL_GPIO_Init+0x222>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a50      	ldr	r2, [pc, #320]	; (80032ec <HAL_GPIO_Init+0x31c>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d01f      	beq.n	80031ee <HAL_GPIO_Init+0x21e>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a4f      	ldr	r2, [pc, #316]	; (80032f0 <HAL_GPIO_Init+0x320>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d019      	beq.n	80031ea <HAL_GPIO_Init+0x21a>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a4e      	ldr	r2, [pc, #312]	; (80032f4 <HAL_GPIO_Init+0x324>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d013      	beq.n	80031e6 <HAL_GPIO_Init+0x216>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a4d      	ldr	r2, [pc, #308]	; (80032f8 <HAL_GPIO_Init+0x328>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d00d      	beq.n	80031e2 <HAL_GPIO_Init+0x212>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a4c      	ldr	r2, [pc, #304]	; (80032fc <HAL_GPIO_Init+0x32c>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d007      	beq.n	80031de <HAL_GPIO_Init+0x20e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a4b      	ldr	r2, [pc, #300]	; (8003300 <HAL_GPIO_Init+0x330>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d101      	bne.n	80031da <HAL_GPIO_Init+0x20a>
 80031d6:	2307      	movs	r3, #7
 80031d8:	e00e      	b.n	80031f8 <HAL_GPIO_Init+0x228>
 80031da:	2308      	movs	r3, #8
 80031dc:	e00c      	b.n	80031f8 <HAL_GPIO_Init+0x228>
 80031de:	2306      	movs	r3, #6
 80031e0:	e00a      	b.n	80031f8 <HAL_GPIO_Init+0x228>
 80031e2:	2305      	movs	r3, #5
 80031e4:	e008      	b.n	80031f8 <HAL_GPIO_Init+0x228>
 80031e6:	2304      	movs	r3, #4
 80031e8:	e006      	b.n	80031f8 <HAL_GPIO_Init+0x228>
 80031ea:	2303      	movs	r3, #3
 80031ec:	e004      	b.n	80031f8 <HAL_GPIO_Init+0x228>
 80031ee:	2302      	movs	r3, #2
 80031f0:	e002      	b.n	80031f8 <HAL_GPIO_Init+0x228>
 80031f2:	2301      	movs	r3, #1
 80031f4:	e000      	b.n	80031f8 <HAL_GPIO_Init+0x228>
 80031f6:	2300      	movs	r3, #0
 80031f8:	69fa      	ldr	r2, [r7, #28]
 80031fa:	f002 0203 	and.w	r2, r2, #3
 80031fe:	0092      	lsls	r2, r2, #2
 8003200:	4093      	lsls	r3, r2
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	4313      	orrs	r3, r2
 8003206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003208:	4935      	ldr	r1, [pc, #212]	; (80032e0 <HAL_GPIO_Init+0x310>)
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	089b      	lsrs	r3, r3, #2
 800320e:	3302      	adds	r3, #2
 8003210:	69ba      	ldr	r2, [r7, #24]
 8003212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003216:	4b3b      	ldr	r3, [pc, #236]	; (8003304 <HAL_GPIO_Init+0x334>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	43db      	mvns	r3, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4013      	ands	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	4313      	orrs	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800323a:	4a32      	ldr	r2, [pc, #200]	; (8003304 <HAL_GPIO_Init+0x334>)
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003240:	4b30      	ldr	r3, [pc, #192]	; (8003304 <HAL_GPIO_Init+0x334>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	43db      	mvns	r3, r3
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003264:	4a27      	ldr	r2, [pc, #156]	; (8003304 <HAL_GPIO_Init+0x334>)
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800326a:	4b26      	ldr	r3, [pc, #152]	; (8003304 <HAL_GPIO_Init+0x334>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	43db      	mvns	r3, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4013      	ands	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	4313      	orrs	r3, r2
 800328c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800328e:	4a1d      	ldr	r2, [pc, #116]	; (8003304 <HAL_GPIO_Init+0x334>)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003294:	4b1b      	ldr	r3, [pc, #108]	; (8003304 <HAL_GPIO_Init+0x334>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	43db      	mvns	r3, r3
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4013      	ands	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d003      	beq.n	80032b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032b8:	4a12      	ldr	r2, [pc, #72]	; (8003304 <HAL_GPIO_Init+0x334>)
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	3301      	adds	r3, #1
 80032c2:	61fb      	str	r3, [r7, #28]
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	2b0f      	cmp	r3, #15
 80032c8:	f67f ae90 	bls.w	8002fec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032cc:	bf00      	nop
 80032ce:	bf00      	nop
 80032d0:	3724      	adds	r7, #36	; 0x24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	40023800 	.word	0x40023800
 80032e0:	40013800 	.word	0x40013800
 80032e4:	40020000 	.word	0x40020000
 80032e8:	40020400 	.word	0x40020400
 80032ec:	40020800 	.word	0x40020800
 80032f0:	40020c00 	.word	0x40020c00
 80032f4:	40021000 	.word	0x40021000
 80032f8:	40021400 	.word	0x40021400
 80032fc:	40021800 	.word	0x40021800
 8003300:	40021c00 	.word	0x40021c00
 8003304:	40013c00 	.word	0x40013c00

08003308 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	887b      	ldrh	r3, [r7, #2]
 800331a:	4013      	ands	r3, r2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d002      	beq.n	8003326 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003320:	2301      	movs	r3, #1
 8003322:	73fb      	strb	r3, [r7, #15]
 8003324:	e001      	b.n	800332a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003326:	2300      	movs	r3, #0
 8003328:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800332a:	7bfb      	ldrb	r3, [r7, #15]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	460b      	mov	r3, r1
 8003342:	807b      	strh	r3, [r7, #2]
 8003344:	4613      	mov	r3, r2
 8003346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003348:	787b      	ldrb	r3, [r7, #1]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800334e:	887a      	ldrh	r2, [r7, #2]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003354:	e003      	b.n	800335e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003356:	887b      	ldrh	r3, [r7, #2]
 8003358:	041a      	lsls	r2, r3, #16
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	619a      	str	r2, [r3, #24]
}
 800335e:	bf00      	nop
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800336a:	b480      	push	{r7}
 800336c:	b085      	sub	sp, #20
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	460b      	mov	r3, r1
 8003374:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800337c:	887a      	ldrh	r2, [r7, #2]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	4013      	ands	r3, r2
 8003382:	041a      	lsls	r2, r3, #16
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	43d9      	mvns	r1, r3
 8003388:	887b      	ldrh	r3, [r7, #2]
 800338a:	400b      	ands	r3, r1
 800338c:	431a      	orrs	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	619a      	str	r2, [r3, #24]
}
 8003392:	bf00      	nop
 8003394:	3714      	adds	r7, #20
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
	...

080033a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e264      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d075      	beq.n	80034aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033be:	4ba3      	ldr	r3, [pc, #652]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d00c      	beq.n	80033e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033ca:	4ba0      	ldr	r3, [pc, #640]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033d2:	2b08      	cmp	r3, #8
 80033d4:	d112      	bne.n	80033fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033d6:	4b9d      	ldr	r3, [pc, #628]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033e2:	d10b      	bne.n	80033fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e4:	4b99      	ldr	r3, [pc, #612]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d05b      	beq.n	80034a8 <HAL_RCC_OscConfig+0x108>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d157      	bne.n	80034a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e23f      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003404:	d106      	bne.n	8003414 <HAL_RCC_OscConfig+0x74>
 8003406:	4b91      	ldr	r3, [pc, #580]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a90      	ldr	r2, [pc, #576]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800340c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	e01d      	b.n	8003450 <HAL_RCC_OscConfig+0xb0>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800341c:	d10c      	bne.n	8003438 <HAL_RCC_OscConfig+0x98>
 800341e:	4b8b      	ldr	r3, [pc, #556]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a8a      	ldr	r2, [pc, #552]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003428:	6013      	str	r3, [r2, #0]
 800342a:	4b88      	ldr	r3, [pc, #544]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a87      	ldr	r2, [pc, #540]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	e00b      	b.n	8003450 <HAL_RCC_OscConfig+0xb0>
 8003438:	4b84      	ldr	r3, [pc, #528]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a83      	ldr	r2, [pc, #524]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800343e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003442:	6013      	str	r3, [r2, #0]
 8003444:	4b81      	ldr	r3, [pc, #516]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a80      	ldr	r2, [pc, #512]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800344a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800344e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d013      	beq.n	8003480 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003458:	f7fe fc64 	bl	8001d24 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003460:	f7fe fc60 	bl	8001d24 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b64      	cmp	r3, #100	; 0x64
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e204      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003472:	4b76      	ldr	r3, [pc, #472]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0f0      	beq.n	8003460 <HAL_RCC_OscConfig+0xc0>
 800347e:	e014      	b.n	80034aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003480:	f7fe fc50 	bl	8001d24 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003488:	f7fe fc4c 	bl	8001d24 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b64      	cmp	r3, #100	; 0x64
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e1f0      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349a:	4b6c      	ldr	r3, [pc, #432]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f0      	bne.n	8003488 <HAL_RCC_OscConfig+0xe8>
 80034a6:	e000      	b.n	80034aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d063      	beq.n	800357e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034b6:	4b65      	ldr	r3, [pc, #404]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f003 030c 	and.w	r3, r3, #12
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00b      	beq.n	80034da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034c2:	4b62      	ldr	r3, [pc, #392]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034ca:	2b08      	cmp	r3, #8
 80034cc:	d11c      	bne.n	8003508 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ce:	4b5f      	ldr	r3, [pc, #380]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d116      	bne.n	8003508 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034da:	4b5c      	ldr	r3, [pc, #368]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <HAL_RCC_OscConfig+0x152>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d001      	beq.n	80034f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e1c4      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f2:	4b56      	ldr	r3, [pc, #344]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	4952      	ldr	r1, [pc, #328]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003502:	4313      	orrs	r3, r2
 8003504:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003506:	e03a      	b.n	800357e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d020      	beq.n	8003552 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003510:	4b4f      	ldr	r3, [pc, #316]	; (8003650 <HAL_RCC_OscConfig+0x2b0>)
 8003512:	2201      	movs	r2, #1
 8003514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003516:	f7fe fc05 	bl	8001d24 <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800351e:	f7fe fc01 	bl	8001d24 <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e1a5      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003530:	4b46      	ldr	r3, [pc, #280]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0f0      	beq.n	800351e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353c:	4b43      	ldr	r3, [pc, #268]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	00db      	lsls	r3, r3, #3
 800354a:	4940      	ldr	r1, [pc, #256]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800354c:	4313      	orrs	r3, r2
 800354e:	600b      	str	r3, [r1, #0]
 8003550:	e015      	b.n	800357e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003552:	4b3f      	ldr	r3, [pc, #252]	; (8003650 <HAL_RCC_OscConfig+0x2b0>)
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fe fbe4 	bl	8001d24 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003560:	f7fe fbe0 	bl	8001d24 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e184      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003572:	4b36      	ldr	r3, [pc, #216]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0308 	and.w	r3, r3, #8
 8003586:	2b00      	cmp	r3, #0
 8003588:	d030      	beq.n	80035ec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d016      	beq.n	80035c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003592:	4b30      	ldr	r3, [pc, #192]	; (8003654 <HAL_RCC_OscConfig+0x2b4>)
 8003594:	2201      	movs	r2, #1
 8003596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003598:	f7fe fbc4 	bl	8001d24 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035a0:	f7fe fbc0 	bl	8001d24 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e164      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035b2:	4b26      	ldr	r3, [pc, #152]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80035b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0f0      	beq.n	80035a0 <HAL_RCC_OscConfig+0x200>
 80035be:	e015      	b.n	80035ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035c0:	4b24      	ldr	r3, [pc, #144]	; (8003654 <HAL_RCC_OscConfig+0x2b4>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035c6:	f7fe fbad 	bl	8001d24 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035ce:	f7fe fba9 	bl	8001d24 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e14d      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035e0:	4b1a      	ldr	r3, [pc, #104]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 80035e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1f0      	bne.n	80035ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80a0 	beq.w	800373a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035fa:	2300      	movs	r3, #0
 80035fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035fe:	4b13      	ldr	r3, [pc, #76]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10f      	bne.n	800362a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	60bb      	str	r3, [r7, #8]
 800360e:	4b0f      	ldr	r3, [pc, #60]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	4a0e      	ldr	r2, [pc, #56]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 8003614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003618:	6413      	str	r3, [r2, #64]	; 0x40
 800361a:	4b0c      	ldr	r3, [pc, #48]	; (800364c <HAL_RCC_OscConfig+0x2ac>)
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003622:	60bb      	str	r3, [r7, #8]
 8003624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003626:	2301      	movs	r3, #1
 8003628:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800362a:	4b0b      	ldr	r3, [pc, #44]	; (8003658 <HAL_RCC_OscConfig+0x2b8>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003632:	2b00      	cmp	r3, #0
 8003634:	d121      	bne.n	800367a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003636:	4b08      	ldr	r3, [pc, #32]	; (8003658 <HAL_RCC_OscConfig+0x2b8>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a07      	ldr	r2, [pc, #28]	; (8003658 <HAL_RCC_OscConfig+0x2b8>)
 800363c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003642:	f7fe fb6f 	bl	8001d24 <HAL_GetTick>
 8003646:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003648:	e011      	b.n	800366e <HAL_RCC_OscConfig+0x2ce>
 800364a:	bf00      	nop
 800364c:	40023800 	.word	0x40023800
 8003650:	42470000 	.word	0x42470000
 8003654:	42470e80 	.word	0x42470e80
 8003658:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800365c:	f7fe fb62 	bl	8001d24 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e106      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800366e:	4b85      	ldr	r3, [pc, #532]	; (8003884 <HAL_RCC_OscConfig+0x4e4>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003676:	2b00      	cmp	r3, #0
 8003678:	d0f0      	beq.n	800365c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d106      	bne.n	8003690 <HAL_RCC_OscConfig+0x2f0>
 8003682:	4b81      	ldr	r3, [pc, #516]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003686:	4a80      	ldr	r2, [pc, #512]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003688:	f043 0301 	orr.w	r3, r3, #1
 800368c:	6713      	str	r3, [r2, #112]	; 0x70
 800368e:	e01c      	b.n	80036ca <HAL_RCC_OscConfig+0x32a>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	2b05      	cmp	r3, #5
 8003696:	d10c      	bne.n	80036b2 <HAL_RCC_OscConfig+0x312>
 8003698:	4b7b      	ldr	r3, [pc, #492]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 800369a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369c:	4a7a      	ldr	r2, [pc, #488]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 800369e:	f043 0304 	orr.w	r3, r3, #4
 80036a2:	6713      	str	r3, [r2, #112]	; 0x70
 80036a4:	4b78      	ldr	r3, [pc, #480]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a8:	4a77      	ldr	r2, [pc, #476]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	6713      	str	r3, [r2, #112]	; 0x70
 80036b0:	e00b      	b.n	80036ca <HAL_RCC_OscConfig+0x32a>
 80036b2:	4b75      	ldr	r3, [pc, #468]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b6:	4a74      	ldr	r2, [pc, #464]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6713      	str	r3, [r2, #112]	; 0x70
 80036be:	4b72      	ldr	r3, [pc, #456]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c2:	4a71      	ldr	r2, [pc, #452]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036c4:	f023 0304 	bic.w	r3, r3, #4
 80036c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d015      	beq.n	80036fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d2:	f7fe fb27 	bl	8001d24 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d8:	e00a      	b.n	80036f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036da:	f7fe fb23 	bl	8001d24 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e0c5      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f0:	4b65      	ldr	r3, [pc, #404]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80036f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0ee      	beq.n	80036da <HAL_RCC_OscConfig+0x33a>
 80036fc:	e014      	b.n	8003728 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fe:	f7fe fb11 	bl	8001d24 <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003704:	e00a      	b.n	800371c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003706:	f7fe fb0d 	bl	8001d24 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	f241 3288 	movw	r2, #5000	; 0x1388
 8003714:	4293      	cmp	r3, r2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e0af      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800371c:	4b5a      	ldr	r3, [pc, #360]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 800371e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ee      	bne.n	8003706 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003728:	7dfb      	ldrb	r3, [r7, #23]
 800372a:	2b01      	cmp	r3, #1
 800372c:	d105      	bne.n	800373a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372e:	4b56      	ldr	r3, [pc, #344]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003732:	4a55      	ldr	r2, [pc, #340]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003734:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003738:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 809b 	beq.w	800387a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003744:	4b50      	ldr	r3, [pc, #320]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 030c 	and.w	r3, r3, #12
 800374c:	2b08      	cmp	r3, #8
 800374e:	d05c      	beq.n	800380a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d141      	bne.n	80037dc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003758:	4b4c      	ldr	r3, [pc, #304]	; (800388c <HAL_RCC_OscConfig+0x4ec>)
 800375a:	2200      	movs	r2, #0
 800375c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375e:	f7fe fae1 	bl	8001d24 <HAL_GetTick>
 8003762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003764:	e008      	b.n	8003778 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003766:	f7fe fadd 	bl	8001d24 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e081      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003778:	4b43      	ldr	r3, [pc, #268]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1f0      	bne.n	8003766 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	69da      	ldr	r2, [r3, #28]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	431a      	orrs	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003792:	019b      	lsls	r3, r3, #6
 8003794:	431a      	orrs	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379a:	085b      	lsrs	r3, r3, #1
 800379c:	3b01      	subs	r3, #1
 800379e:	041b      	lsls	r3, r3, #16
 80037a0:	431a      	orrs	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a6:	061b      	lsls	r3, r3, #24
 80037a8:	4937      	ldr	r1, [pc, #220]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037ae:	4b37      	ldr	r3, [pc, #220]	; (800388c <HAL_RCC_OscConfig+0x4ec>)
 80037b0:	2201      	movs	r2, #1
 80037b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b4:	f7fe fab6 	bl	8001d24 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037bc:	f7fe fab2 	bl	8001d24 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e056      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ce:	4b2e      	ldr	r3, [pc, #184]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x41c>
 80037da:	e04e      	b.n	800387a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037dc:	4b2b      	ldr	r3, [pc, #172]	; (800388c <HAL_RCC_OscConfig+0x4ec>)
 80037de:	2200      	movs	r2, #0
 80037e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7fe fa9f 	bl	8001d24 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037ea:	f7fe fa9b 	bl	8001d24 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e03f      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fc:	4b22      	ldr	r3, [pc, #136]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f0      	bne.n	80037ea <HAL_RCC_OscConfig+0x44a>
 8003808:	e037      	b.n	800387a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d101      	bne.n	8003816 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e032      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003816:	4b1c      	ldr	r3, [pc, #112]	; (8003888 <HAL_RCC_OscConfig+0x4e8>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	2b01      	cmp	r3, #1
 8003822:	d028      	beq.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800382e:	429a      	cmp	r2, r3
 8003830:	d121      	bne.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800383c:	429a      	cmp	r2, r3
 800383e:	d11a      	bne.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003846:	4013      	ands	r3, r2
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800384c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800384e:	4293      	cmp	r3, r2
 8003850:	d111      	bne.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385c:	085b      	lsrs	r3, r3, #1
 800385e:	3b01      	subs	r3, #1
 8003860:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003862:	429a      	cmp	r2, r3
 8003864:	d107      	bne.n	8003876 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003870:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003872:	429a      	cmp	r2, r3
 8003874:	d001      	beq.n	800387a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e000      	b.n	800387c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40007000 	.word	0x40007000
 8003888:	40023800 	.word	0x40023800
 800388c:	42470060 	.word	0x42470060

08003890 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e0cc      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038a4:	4b68      	ldr	r3, [pc, #416]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	683a      	ldr	r2, [r7, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d90c      	bls.n	80038cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b2:	4b65      	ldr	r3, [pc, #404]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ba:	4b63      	ldr	r3, [pc, #396]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0307 	and.w	r3, r3, #7
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d001      	beq.n	80038cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e0b8      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d020      	beq.n	800391a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038e4:	4b59      	ldr	r3, [pc, #356]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	4a58      	ldr	r2, [pc, #352]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80038ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80038ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0308 	and.w	r3, r3, #8
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d005      	beq.n	8003908 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038fc:	4b53      	ldr	r3, [pc, #332]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	4a52      	ldr	r2, [pc, #328]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003902:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003906:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003908:	4b50      	ldr	r3, [pc, #320]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	494d      	ldr	r1, [pc, #308]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003916:	4313      	orrs	r3, r2
 8003918:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	d044      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d107      	bne.n	800393e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800392e:	4b47      	ldr	r3, [pc, #284]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d119      	bne.n	800396e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e07f      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	2b02      	cmp	r3, #2
 8003944:	d003      	beq.n	800394e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800394a:	2b03      	cmp	r3, #3
 800394c:	d107      	bne.n	800395e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800394e:	4b3f      	ldr	r3, [pc, #252]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d109      	bne.n	800396e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e06f      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800395e:	4b3b      	ldr	r3, [pc, #236]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e067      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800396e:	4b37      	ldr	r3, [pc, #220]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f023 0203 	bic.w	r2, r3, #3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	4934      	ldr	r1, [pc, #208]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 800397c:	4313      	orrs	r3, r2
 800397e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003980:	f7fe f9d0 	bl	8001d24 <HAL_GetTick>
 8003984:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003986:	e00a      	b.n	800399e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003988:	f7fe f9cc 	bl	8001d24 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	f241 3288 	movw	r2, #5000	; 0x1388
 8003996:	4293      	cmp	r3, r2
 8003998:	d901      	bls.n	800399e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e04f      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800399e:	4b2b      	ldr	r3, [pc, #172]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 020c 	and.w	r2, r3, #12
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d1eb      	bne.n	8003988 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039b0:	4b25      	ldr	r3, [pc, #148]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0307 	and.w	r3, r3, #7
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d20c      	bcs.n	80039d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039be:	4b22      	ldr	r3, [pc, #136]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039c6:	4b20      	ldr	r3, [pc, #128]	; (8003a48 <HAL_RCC_ClockConfig+0x1b8>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0307 	and.w	r3, r3, #7
 80039ce:	683a      	ldr	r2, [r7, #0]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d001      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e032      	b.n	8003a3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0304 	and.w	r3, r3, #4
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d008      	beq.n	80039f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039e4:	4b19      	ldr	r3, [pc, #100]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	4916      	ldr	r1, [pc, #88]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0308 	and.w	r3, r3, #8
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d009      	beq.n	8003a16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a02:	4b12      	ldr	r3, [pc, #72]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	490e      	ldr	r1, [pc, #56]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a16:	f000 f821 	bl	8003a5c <HAL_RCC_GetSysClockFreq>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	4b0b      	ldr	r3, [pc, #44]	; (8003a4c <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	091b      	lsrs	r3, r3, #4
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	490a      	ldr	r1, [pc, #40]	; (8003a50 <HAL_RCC_ClockConfig+0x1c0>)
 8003a28:	5ccb      	ldrb	r3, [r1, r3]
 8003a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a2e:	4a09      	ldr	r2, [pc, #36]	; (8003a54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a32:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <HAL_RCC_ClockConfig+0x1c8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fe f930 	bl	8001c9c <HAL_InitTick>

  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	40023c00 	.word	0x40023c00
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	08006474 	.word	0x08006474
 8003a54:	200009cc 	.word	0x200009cc
 8003a58:	200009d8 	.word	0x200009d8

08003a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a5c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003a60:	b084      	sub	sp, #16
 8003a62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	607b      	str	r3, [r7, #4]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	60fb      	str	r3, [r7, #12]
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a74:	4b67      	ldr	r3, [pc, #412]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 030c 	and.w	r3, r3, #12
 8003a7c:	2b08      	cmp	r3, #8
 8003a7e:	d00d      	beq.n	8003a9c <HAL_RCC_GetSysClockFreq+0x40>
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	f200 80bd 	bhi.w	8003c00 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d002      	beq.n	8003a90 <HAL_RCC_GetSysClockFreq+0x34>
 8003a8a:	2b04      	cmp	r3, #4
 8003a8c:	d003      	beq.n	8003a96 <HAL_RCC_GetSysClockFreq+0x3a>
 8003a8e:	e0b7      	b.n	8003c00 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a90:	4b61      	ldr	r3, [pc, #388]	; (8003c18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003a92:	60bb      	str	r3, [r7, #8]
       break;
 8003a94:	e0b7      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a96:	4b61      	ldr	r3, [pc, #388]	; (8003c1c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003a98:	60bb      	str	r3, [r7, #8]
      break;
 8003a9a:	e0b4      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a9c:	4b5d      	ldr	r3, [pc, #372]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003aa4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003aa6:	4b5b      	ldr	r3, [pc, #364]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d04d      	beq.n	8003b4e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ab2:	4b58      	ldr	r3, [pc, #352]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	099b      	lsrs	r3, r3, #6
 8003ab8:	461a      	mov	r2, r3
 8003aba:	f04f 0300 	mov.w	r3, #0
 8003abe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003ac2:	f04f 0100 	mov.w	r1, #0
 8003ac6:	ea02 0800 	and.w	r8, r2, r0
 8003aca:	ea03 0901 	and.w	r9, r3, r1
 8003ace:	4640      	mov	r0, r8
 8003ad0:	4649      	mov	r1, r9
 8003ad2:	f04f 0200 	mov.w	r2, #0
 8003ad6:	f04f 0300 	mov.w	r3, #0
 8003ada:	014b      	lsls	r3, r1, #5
 8003adc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003ae0:	0142      	lsls	r2, r0, #5
 8003ae2:	4610      	mov	r0, r2
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	ebb0 0008 	subs.w	r0, r0, r8
 8003aea:	eb61 0109 	sbc.w	r1, r1, r9
 8003aee:	f04f 0200 	mov.w	r2, #0
 8003af2:	f04f 0300 	mov.w	r3, #0
 8003af6:	018b      	lsls	r3, r1, #6
 8003af8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003afc:	0182      	lsls	r2, r0, #6
 8003afe:	1a12      	subs	r2, r2, r0
 8003b00:	eb63 0301 	sbc.w	r3, r3, r1
 8003b04:	f04f 0000 	mov.w	r0, #0
 8003b08:	f04f 0100 	mov.w	r1, #0
 8003b0c:	00d9      	lsls	r1, r3, #3
 8003b0e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b12:	00d0      	lsls	r0, r2, #3
 8003b14:	4602      	mov	r2, r0
 8003b16:	460b      	mov	r3, r1
 8003b18:	eb12 0208 	adds.w	r2, r2, r8
 8003b1c:	eb43 0309 	adc.w	r3, r3, r9
 8003b20:	f04f 0000 	mov.w	r0, #0
 8003b24:	f04f 0100 	mov.w	r1, #0
 8003b28:	0259      	lsls	r1, r3, #9
 8003b2a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003b2e:	0250      	lsls	r0, r2, #9
 8003b30:	4602      	mov	r2, r0
 8003b32:	460b      	mov	r3, r1
 8003b34:	4610      	mov	r0, r2
 8003b36:	4619      	mov	r1, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	f04f 0300 	mov.w	r3, #0
 8003b40:	f7fc fb96 	bl	8000270 <__aeabi_uldivmod>
 8003b44:	4602      	mov	r2, r0
 8003b46:	460b      	mov	r3, r1
 8003b48:	4613      	mov	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	e04a      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b4e:	4b31      	ldr	r3, [pc, #196]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	099b      	lsrs	r3, r3, #6
 8003b54:	461a      	mov	r2, r3
 8003b56:	f04f 0300 	mov.w	r3, #0
 8003b5a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b5e:	f04f 0100 	mov.w	r1, #0
 8003b62:	ea02 0400 	and.w	r4, r2, r0
 8003b66:	ea03 0501 	and.w	r5, r3, r1
 8003b6a:	4620      	mov	r0, r4
 8003b6c:	4629      	mov	r1, r5
 8003b6e:	f04f 0200 	mov.w	r2, #0
 8003b72:	f04f 0300 	mov.w	r3, #0
 8003b76:	014b      	lsls	r3, r1, #5
 8003b78:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003b7c:	0142      	lsls	r2, r0, #5
 8003b7e:	4610      	mov	r0, r2
 8003b80:	4619      	mov	r1, r3
 8003b82:	1b00      	subs	r0, r0, r4
 8003b84:	eb61 0105 	sbc.w	r1, r1, r5
 8003b88:	f04f 0200 	mov.w	r2, #0
 8003b8c:	f04f 0300 	mov.w	r3, #0
 8003b90:	018b      	lsls	r3, r1, #6
 8003b92:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003b96:	0182      	lsls	r2, r0, #6
 8003b98:	1a12      	subs	r2, r2, r0
 8003b9a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b9e:	f04f 0000 	mov.w	r0, #0
 8003ba2:	f04f 0100 	mov.w	r1, #0
 8003ba6:	00d9      	lsls	r1, r3, #3
 8003ba8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003bac:	00d0      	lsls	r0, r2, #3
 8003bae:	4602      	mov	r2, r0
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	1912      	adds	r2, r2, r4
 8003bb4:	eb45 0303 	adc.w	r3, r5, r3
 8003bb8:	f04f 0000 	mov.w	r0, #0
 8003bbc:	f04f 0100 	mov.w	r1, #0
 8003bc0:	0299      	lsls	r1, r3, #10
 8003bc2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003bc6:	0290      	lsls	r0, r2, #10
 8003bc8:	4602      	mov	r2, r0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4610      	mov	r0, r2
 8003bce:	4619      	mov	r1, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	f04f 0300 	mov.w	r3, #0
 8003bd8:	f7fc fb4a 	bl	8000270 <__aeabi_uldivmod>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4613      	mov	r3, r2
 8003be2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003be4:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	0c1b      	lsrs	r3, r3, #16
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	3301      	adds	r3, #1
 8003bf0:	005b      	lsls	r3, r3, #1
 8003bf2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	60bb      	str	r3, [r7, #8]
      break;
 8003bfe:	e002      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c00:	4b05      	ldr	r3, [pc, #20]	; (8003c18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c02:	60bb      	str	r3, [r7, #8]
      break;
 8003c04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c06:	68bb      	ldr	r3, [r7, #8]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003c12:	bf00      	nop
 8003c14:	40023800 	.word	0x40023800
 8003c18:	00f42400 	.word	0x00f42400
 8003c1c:	007a1200 	.word	0x007a1200

08003c20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c24:	4b03      	ldr	r3, [pc, #12]	; (8003c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c26:	681b      	ldr	r3, [r3, #0]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	200009cc 	.word	0x200009cc

08003c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c3c:	f7ff fff0 	bl	8003c20 <HAL_RCC_GetHCLKFreq>
 8003c40:	4602      	mov	r2, r0
 8003c42:	4b05      	ldr	r3, [pc, #20]	; (8003c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	0a9b      	lsrs	r3, r3, #10
 8003c48:	f003 0307 	and.w	r3, r3, #7
 8003c4c:	4903      	ldr	r1, [pc, #12]	; (8003c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c4e:	5ccb      	ldrb	r3, [r1, r3]
 8003c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	08006484 	.word	0x08006484

08003c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c64:	f7ff ffdc 	bl	8003c20 <HAL_RCC_GetHCLKFreq>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	4b05      	ldr	r3, [pc, #20]	; (8003c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	0b5b      	lsrs	r3, r3, #13
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	4903      	ldr	r1, [pc, #12]	; (8003c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c76:	5ccb      	ldrb	r3, [r1, r3]
 8003c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40023800 	.word	0x40023800
 8003c84:	08006484 	.word	0x08006484

08003c88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e041      	b.n	8003d1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d106      	bne.n	8003cb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f7fd fde0 	bl	8001874 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	4610      	mov	r0, r2
 8003cc8:	f000 fb22 	bl	8004310 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
	...

08003d28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d001      	beq.n	8003d40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e046      	b.n	8003dce <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a23      	ldr	r2, [pc, #140]	; (8003ddc <HAL_TIM_Base_Start+0xb4>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d022      	beq.n	8003d98 <HAL_TIM_Base_Start+0x70>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d5a:	d01d      	beq.n	8003d98 <HAL_TIM_Base_Start+0x70>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a1f      	ldr	r2, [pc, #124]	; (8003de0 <HAL_TIM_Base_Start+0xb8>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d018      	beq.n	8003d98 <HAL_TIM_Base_Start+0x70>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a1e      	ldr	r2, [pc, #120]	; (8003de4 <HAL_TIM_Base_Start+0xbc>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d013      	beq.n	8003d98 <HAL_TIM_Base_Start+0x70>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a1c      	ldr	r2, [pc, #112]	; (8003de8 <HAL_TIM_Base_Start+0xc0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d00e      	beq.n	8003d98 <HAL_TIM_Base_Start+0x70>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a1b      	ldr	r2, [pc, #108]	; (8003dec <HAL_TIM_Base_Start+0xc4>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d009      	beq.n	8003d98 <HAL_TIM_Base_Start+0x70>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a19      	ldr	r2, [pc, #100]	; (8003df0 <HAL_TIM_Base_Start+0xc8>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d004      	beq.n	8003d98 <HAL_TIM_Base_Start+0x70>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a18      	ldr	r2, [pc, #96]	; (8003df4 <HAL_TIM_Base_Start+0xcc>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d111      	bne.n	8003dbc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f003 0307 	and.w	r3, r3, #7
 8003da2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2b06      	cmp	r3, #6
 8003da8:	d010      	beq.n	8003dcc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f042 0201 	orr.w	r2, r2, #1
 8003db8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dba:	e007      	b.n	8003dcc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0201 	orr.w	r2, r2, #1
 8003dca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	40010000 	.word	0x40010000
 8003de0:	40000400 	.word	0x40000400
 8003de4:	40000800 	.word	0x40000800
 8003de8:	40000c00 	.word	0x40000c00
 8003dec:	40010400 	.word	0x40010400
 8003df0:	40014000 	.word	0x40014000
 8003df4:	40001800 	.word	0x40001800

08003df8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6a1a      	ldr	r2, [r3, #32]
 8003e06:	f241 1311 	movw	r3, #4369	; 0x1111
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10f      	bne.n	8003e30 <HAL_TIM_Base_Stop+0x38>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6a1a      	ldr	r2, [r3, #32]
 8003e16:	f240 4344 	movw	r3, #1092	; 0x444
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d107      	bne.n	8003e30 <HAL_TIM_Base_Stop+0x38>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f022 0201 	bic.w	r2, r2, #1
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
	...

08003e48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d001      	beq.n	8003e60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e04e      	b.n	8003efe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68da      	ldr	r2, [r3, #12]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f042 0201 	orr.w	r2, r2, #1
 8003e76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a23      	ldr	r2, [pc, #140]	; (8003f0c <HAL_TIM_Base_Start_IT+0xc4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d022      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x80>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e8a:	d01d      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x80>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a1f      	ldr	r2, [pc, #124]	; (8003f10 <HAL_TIM_Base_Start_IT+0xc8>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d018      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x80>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a1e      	ldr	r2, [pc, #120]	; (8003f14 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d013      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x80>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a1c      	ldr	r2, [pc, #112]	; (8003f18 <HAL_TIM_Base_Start_IT+0xd0>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00e      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x80>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a1b      	ldr	r2, [pc, #108]	; (8003f1c <HAL_TIM_Base_Start_IT+0xd4>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d009      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x80>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a19      	ldr	r2, [pc, #100]	; (8003f20 <HAL_TIM_Base_Start_IT+0xd8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d004      	beq.n	8003ec8 <HAL_TIM_Base_Start_IT+0x80>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a18      	ldr	r2, [pc, #96]	; (8003f24 <HAL_TIM_Base_Start_IT+0xdc>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d111      	bne.n	8003eec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2b06      	cmp	r3, #6
 8003ed8:	d010      	beq.n	8003efc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f042 0201 	orr.w	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eea:	e007      	b.n	8003efc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f042 0201 	orr.w	r2, r2, #1
 8003efa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	40010000 	.word	0x40010000
 8003f10:	40000400 	.word	0x40000400
 8003f14:	40000800 	.word	0x40000800
 8003f18:	40000c00 	.word	0x40000c00
 8003f1c:	40010400 	.word	0x40010400
 8003f20:	40014000 	.word	0x40014000
 8003f24:	40001800 	.word	0x40001800

08003f28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d122      	bne.n	8003f84 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d11b      	bne.n	8003f84 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f06f 0202 	mvn.w	r2, #2
 8003f54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	f003 0303 	and.w	r3, r3, #3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d003      	beq.n	8003f72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f9b2 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8003f70:	e005      	b.n	8003f7e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f9a4 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 f9b5 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f003 0304 	and.w	r3, r3, #4
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d122      	bne.n	8003fd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b04      	cmp	r3, #4
 8003f9e:	d11b      	bne.n	8003fd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f06f 0204 	mvn.w	r2, #4
 8003fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2202      	movs	r2, #2
 8003fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 f988 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8003fc4:	e005      	b.n	8003fd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f97a 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f98b 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	f003 0308 	and.w	r3, r3, #8
 8003fe2:	2b08      	cmp	r3, #8
 8003fe4:	d122      	bne.n	800402c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f003 0308 	and.w	r3, r3, #8
 8003ff0:	2b08      	cmp	r3, #8
 8003ff2:	d11b      	bne.n	800402c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f06f 0208 	mvn.w	r2, #8
 8003ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2204      	movs	r2, #4
 8004002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f95e 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8004018:	e005      	b.n	8004026 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f950 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 f961 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	f003 0310 	and.w	r3, r3, #16
 8004036:	2b10      	cmp	r3, #16
 8004038:	d122      	bne.n	8004080 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	f003 0310 	and.w	r3, r3, #16
 8004044:	2b10      	cmp	r3, #16
 8004046:	d11b      	bne.n	8004080 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f06f 0210 	mvn.w	r2, #16
 8004050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2208      	movs	r2, #8
 8004056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	69db      	ldr	r3, [r3, #28]
 800405e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f934 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 800406c:	e005      	b.n	800407a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f926 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 f937 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b01      	cmp	r3, #1
 800408c:	d10e      	bne.n	80040ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	2b01      	cmp	r3, #1
 800409a:	d107      	bne.n	80040ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0201 	mvn.w	r2, #1
 80040a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7fd fc32 	bl	8001910 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b6:	2b80      	cmp	r3, #128	; 0x80
 80040b8:	d10e      	bne.n	80040d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040c4:	2b80      	cmp	r3, #128	; 0x80
 80040c6:	d107      	bne.n	80040d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fadc 	bl	8004690 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e2:	2b40      	cmp	r3, #64	; 0x40
 80040e4:	d10e      	bne.n	8004104 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f0:	2b40      	cmp	r3, #64	; 0x40
 80040f2:	d107      	bne.n	8004104 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f8fc 	bl	80042fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	f003 0320 	and.w	r3, r3, #32
 800410e:	2b20      	cmp	r3, #32
 8004110:	d10e      	bne.n	8004130 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f003 0320 	and.w	r3, r3, #32
 800411c:	2b20      	cmp	r3, #32
 800411e:	d107      	bne.n	8004130 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f06f 0220 	mvn.w	r2, #32
 8004128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 faa6 	bl	800467c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004130:	bf00      	nop
 8004132:	3708      	adds	r7, #8
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004148:	2b01      	cmp	r3, #1
 800414a:	d101      	bne.n	8004150 <HAL_TIM_ConfigClockSource+0x18>
 800414c:	2302      	movs	r3, #2
 800414e:	e0b3      	b.n	80042b8 <HAL_TIM_ConfigClockSource+0x180>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2202      	movs	r2, #2
 800415c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800416e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004176:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004188:	d03e      	beq.n	8004208 <HAL_TIM_ConfigClockSource+0xd0>
 800418a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800418e:	f200 8087 	bhi.w	80042a0 <HAL_TIM_ConfigClockSource+0x168>
 8004192:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004196:	f000 8085 	beq.w	80042a4 <HAL_TIM_ConfigClockSource+0x16c>
 800419a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800419e:	d87f      	bhi.n	80042a0 <HAL_TIM_ConfigClockSource+0x168>
 80041a0:	2b70      	cmp	r3, #112	; 0x70
 80041a2:	d01a      	beq.n	80041da <HAL_TIM_ConfigClockSource+0xa2>
 80041a4:	2b70      	cmp	r3, #112	; 0x70
 80041a6:	d87b      	bhi.n	80042a0 <HAL_TIM_ConfigClockSource+0x168>
 80041a8:	2b60      	cmp	r3, #96	; 0x60
 80041aa:	d050      	beq.n	800424e <HAL_TIM_ConfigClockSource+0x116>
 80041ac:	2b60      	cmp	r3, #96	; 0x60
 80041ae:	d877      	bhi.n	80042a0 <HAL_TIM_ConfigClockSource+0x168>
 80041b0:	2b50      	cmp	r3, #80	; 0x50
 80041b2:	d03c      	beq.n	800422e <HAL_TIM_ConfigClockSource+0xf6>
 80041b4:	2b50      	cmp	r3, #80	; 0x50
 80041b6:	d873      	bhi.n	80042a0 <HAL_TIM_ConfigClockSource+0x168>
 80041b8:	2b40      	cmp	r3, #64	; 0x40
 80041ba:	d058      	beq.n	800426e <HAL_TIM_ConfigClockSource+0x136>
 80041bc:	2b40      	cmp	r3, #64	; 0x40
 80041be:	d86f      	bhi.n	80042a0 <HAL_TIM_ConfigClockSource+0x168>
 80041c0:	2b30      	cmp	r3, #48	; 0x30
 80041c2:	d064      	beq.n	800428e <HAL_TIM_ConfigClockSource+0x156>
 80041c4:	2b30      	cmp	r3, #48	; 0x30
 80041c6:	d86b      	bhi.n	80042a0 <HAL_TIM_ConfigClockSource+0x168>
 80041c8:	2b20      	cmp	r3, #32
 80041ca:	d060      	beq.n	800428e <HAL_TIM_ConfigClockSource+0x156>
 80041cc:	2b20      	cmp	r3, #32
 80041ce:	d867      	bhi.n	80042a0 <HAL_TIM_ConfigClockSource+0x168>
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d05c      	beq.n	800428e <HAL_TIM_ConfigClockSource+0x156>
 80041d4:	2b10      	cmp	r3, #16
 80041d6:	d05a      	beq.n	800428e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80041d8:	e062      	b.n	80042a0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6818      	ldr	r0, [r3, #0]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	6899      	ldr	r1, [r3, #8]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	f000 f9ab 	bl	8004544 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041fc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	609a      	str	r2, [r3, #8]
      break;
 8004206:	e04e      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6818      	ldr	r0, [r3, #0]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	6899      	ldr	r1, [r3, #8]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	f000 f994 	bl	8004544 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689a      	ldr	r2, [r3, #8]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800422a:	609a      	str	r2, [r3, #8]
      break;
 800422c:	e03b      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6818      	ldr	r0, [r3, #0]
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6859      	ldr	r1, [r3, #4]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	461a      	mov	r2, r3
 800423c:	f000 f908 	bl	8004450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2150      	movs	r1, #80	; 0x50
 8004246:	4618      	mov	r0, r3
 8004248:	f000 f961 	bl	800450e <TIM_ITRx_SetConfig>
      break;
 800424c:	e02b      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6818      	ldr	r0, [r3, #0]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	6859      	ldr	r1, [r3, #4]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	461a      	mov	r2, r3
 800425c:	f000 f927 	bl	80044ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2160      	movs	r1, #96	; 0x60
 8004266:	4618      	mov	r0, r3
 8004268:	f000 f951 	bl	800450e <TIM_ITRx_SetConfig>
      break;
 800426c:	e01b      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6818      	ldr	r0, [r3, #0]
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	6859      	ldr	r1, [r3, #4]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	461a      	mov	r2, r3
 800427c:	f000 f8e8 	bl	8004450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2140      	movs	r1, #64	; 0x40
 8004286:	4618      	mov	r0, r3
 8004288:	f000 f941 	bl	800450e <TIM_ITRx_SetConfig>
      break;
 800428c:	e00b      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4619      	mov	r1, r3
 8004298:	4610      	mov	r0, r2
 800429a:	f000 f938 	bl	800450e <TIM_ITRx_SetConfig>
        break;
 800429e:	e002      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80042a0:	bf00      	nop
 80042a2:	e000      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80042a4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80042b6:	2300      	movs	r3, #0
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a40      	ldr	r2, [pc, #256]	; (8004424 <TIM_Base_SetConfig+0x114>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d013      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800432e:	d00f      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a3d      	ldr	r2, [pc, #244]	; (8004428 <TIM_Base_SetConfig+0x118>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d00b      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a3c      	ldr	r2, [pc, #240]	; (800442c <TIM_Base_SetConfig+0x11c>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d007      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a3b      	ldr	r2, [pc, #236]	; (8004430 <TIM_Base_SetConfig+0x120>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d003      	beq.n	8004350 <TIM_Base_SetConfig+0x40>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a3a      	ldr	r2, [pc, #232]	; (8004434 <TIM_Base_SetConfig+0x124>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d108      	bne.n	8004362 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004356:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	4313      	orrs	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a2f      	ldr	r2, [pc, #188]	; (8004424 <TIM_Base_SetConfig+0x114>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d02b      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004370:	d027      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a2c      	ldr	r2, [pc, #176]	; (8004428 <TIM_Base_SetConfig+0x118>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d023      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a2b      	ldr	r2, [pc, #172]	; (800442c <TIM_Base_SetConfig+0x11c>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d01f      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a2a      	ldr	r2, [pc, #168]	; (8004430 <TIM_Base_SetConfig+0x120>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d01b      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a29      	ldr	r2, [pc, #164]	; (8004434 <TIM_Base_SetConfig+0x124>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d017      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a28      	ldr	r2, [pc, #160]	; (8004438 <TIM_Base_SetConfig+0x128>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d013      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a27      	ldr	r2, [pc, #156]	; (800443c <TIM_Base_SetConfig+0x12c>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00f      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a26      	ldr	r2, [pc, #152]	; (8004440 <TIM_Base_SetConfig+0x130>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d00b      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a25      	ldr	r2, [pc, #148]	; (8004444 <TIM_Base_SetConfig+0x134>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d007      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a24      	ldr	r2, [pc, #144]	; (8004448 <TIM_Base_SetConfig+0x138>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d003      	beq.n	80043c2 <TIM_Base_SetConfig+0xb2>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a23      	ldr	r2, [pc, #140]	; (800444c <TIM_Base_SetConfig+0x13c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d108      	bne.n	80043d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	4313      	orrs	r3, r2
 80043e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a0a      	ldr	r2, [pc, #40]	; (8004424 <TIM_Base_SetConfig+0x114>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d003      	beq.n	8004408 <TIM_Base_SetConfig+0xf8>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <TIM_Base_SetConfig+0x124>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d103      	bne.n	8004410 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	615a      	str	r2, [r3, #20]
}
 8004416:	bf00      	nop
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40010000 	.word	0x40010000
 8004428:	40000400 	.word	0x40000400
 800442c:	40000800 	.word	0x40000800
 8004430:	40000c00 	.word	0x40000c00
 8004434:	40010400 	.word	0x40010400
 8004438:	40014000 	.word	0x40014000
 800443c:	40014400 	.word	0x40014400
 8004440:	40014800 	.word	0x40014800
 8004444:	40001800 	.word	0x40001800
 8004448:	40001c00 	.word	0x40001c00
 800444c:	40002000 	.word	0x40002000

08004450 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004450:	b480      	push	{r7}
 8004452:	b087      	sub	sp, #28
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	f023 0201 	bic.w	r2, r3, #1
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800447a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	4313      	orrs	r3, r2
 8004484:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f023 030a 	bic.w	r3, r3, #10
 800448c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	4313      	orrs	r3, r2
 8004494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	693a      	ldr	r2, [r7, #16]
 800449a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	621a      	str	r2, [r3, #32]
}
 80044a2:	bf00      	nop
 80044a4:	371c      	adds	r7, #28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b087      	sub	sp, #28
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	60f8      	str	r0, [r7, #12]
 80044b6:	60b9      	str	r1, [r7, #8]
 80044b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6a1b      	ldr	r3, [r3, #32]
 80044be:	f023 0210 	bic.w	r2, r3, #16
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a1b      	ldr	r3, [r3, #32]
 80044d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	031b      	lsls	r3, r3, #12
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	011b      	lsls	r3, r3, #4
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	621a      	str	r2, [r3, #32]
}
 8004502:	bf00      	nop
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800450e:	b480      	push	{r7}
 8004510:	b085      	sub	sp, #20
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
 8004516:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004524:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	4313      	orrs	r3, r2
 800452c:	f043 0307 	orr.w	r3, r3, #7
 8004530:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	609a      	str	r2, [r3, #8]
}
 8004538:	bf00      	nop
 800453a:	3714      	adds	r7, #20
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
 8004550:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800455e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	021a      	lsls	r2, r3, #8
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	431a      	orrs	r2, r3
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	4313      	orrs	r3, r2
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	4313      	orrs	r3, r2
 8004570:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	609a      	str	r2, [r3, #8]
}
 8004578:	bf00      	nop
 800457a:	371c      	adds	r7, #28
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004598:	2302      	movs	r3, #2
 800459a:	e05a      	b.n	8004652 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2202      	movs	r2, #2
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a21      	ldr	r2, [pc, #132]	; (8004660 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d022      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045e8:	d01d      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a1d      	ldr	r2, [pc, #116]	; (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d018      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a1b      	ldr	r2, [pc, #108]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d013      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a1a      	ldr	r2, [pc, #104]	; (800466c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d00e      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a18      	ldr	r2, [pc, #96]	; (8004670 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d009      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a17      	ldr	r2, [pc, #92]	; (8004674 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d004      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a15      	ldr	r2, [pc, #84]	; (8004678 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d10c      	bne.n	8004640 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800462c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	4313      	orrs	r3, r2
 8004636:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	40010000 	.word	0x40010000
 8004664:	40000400 	.word	0x40000400
 8004668:	40000800 	.word	0x40000800
 800466c:	40000c00 	.word	0x40000c00
 8004670:	40010400 	.word	0x40010400
 8004674:	40014000 	.word	0x40014000
 8004678:	40001800 	.word	0x40001800

0800467c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e03f      	b.n	8004736 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d106      	bne.n	80046d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7fd f9f0 	bl	8001ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2224      	movs	r2, #36	; 0x24
 80046d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68da      	ldr	r2, [r3, #12]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 fc7b 	bl	8004fe4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	691a      	ldr	r2, [r3, #16]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695a      	ldr	r2, [r3, #20]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800470c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800471c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2220      	movs	r2, #32
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (uint8_t or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b08a      	sub	sp, #40	; 0x28
 8004742:	af02      	add	r7, sp, #8
 8004744:	60f8      	str	r0, [r7, #12]
 8004746:	60b9      	str	r1, [r7, #8]
 8004748:	603b      	str	r3, [r7, #0]
 800474a:	4613      	mov	r3, r2
 800474c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800474e:	2300      	movs	r3, #0
 8004750:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b20      	cmp	r3, #32
 800475c:	d17c      	bne.n	8004858 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d002      	beq.n	800476a <HAL_UART_Transmit+0x2c>
 8004764:	88fb      	ldrh	r3, [r7, #6]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e075      	b.n	800485a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004774:	2b01      	cmp	r3, #1
 8004776:	d101      	bne.n	800477c <HAL_UART_Transmit+0x3e>
 8004778:	2302      	movs	r3, #2
 800477a:	e06e      	b.n	800485a <HAL_UART_Transmit+0x11c>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2221      	movs	r2, #33	; 0x21
 800478e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004792:	f7fd fac7 	bl	8001d24 <HAL_GetTick>
 8004796:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	88fa      	ldrh	r2, [r7, #6]
 800479c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	88fa      	ldrh	r2, [r7, #6]
 80047a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ac:	d108      	bne.n	80047c0 <HAL_UART_Transmit+0x82>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d104      	bne.n	80047c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80047b6:	2300      	movs	r3, #0
 80047b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	61bb      	str	r3, [r7, #24]
 80047be:	e003      	b.n	80047c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047c4:	2300      	movs	r3, #0
 80047c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80047d0:	e02a      	b.n	8004828 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2200      	movs	r2, #0
 80047da:	2180      	movs	r1, #128	; 0x80
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 fa3d 	bl	8004c5c <UART_WaitOnFlagUntilTimeout>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e036      	b.n	800485a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10b      	bne.n	800480a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	881b      	ldrh	r3, [r3, #0]
 80047f6:	461a      	mov	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004800:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	3302      	adds	r3, #2
 8004806:	61bb      	str	r3, [r7, #24]
 8004808:	e007      	b.n	800481a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	781a      	ldrb	r2, [r3, #0]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	3301      	adds	r3, #1
 8004818:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800481e:	b29b      	uxth	r3, r3
 8004820:	3b01      	subs	r3, #1
 8004822:	b29a      	uxth	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800482c:	b29b      	uxth	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1cf      	bne.n	80047d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	9300      	str	r3, [sp, #0]
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	2200      	movs	r2, #0
 800483a:	2140      	movs	r1, #64	; 0x40
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f000 fa0d 	bl	8004c5c <UART_WaitOnFlagUntilTimeout>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e006      	b.n	800485a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2220      	movs	r2, #32
 8004850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004854:	2300      	movs	r3, #0
 8004856:	e000      	b.n	800485a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004858:	2302      	movs	r3, #2
  }
}
 800485a:	4618      	mov	r0, r3
 800485c:	3720      	adds	r7, #32
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (uint8_t or u16 data elements).
  * @param  Size  Amount of data elements (uint8_t or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b084      	sub	sp, #16
 8004866:	af00      	add	r7, sp, #0
 8004868:	60f8      	str	r0, [r7, #12]
 800486a:	60b9      	str	r1, [r7, #8]
 800486c:	4613      	mov	r3, r2
 800486e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b20      	cmp	r3, #32
 800487a:	d11d      	bne.n	80048b8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d002      	beq.n	8004888 <HAL_UART_Receive_IT+0x26>
 8004882:	88fb      	ldrh	r3, [r7, #6]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e016      	b.n	80048ba <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004892:	2b01      	cmp	r3, #1
 8004894:	d101      	bne.n	800489a <HAL_UART_Receive_IT+0x38>
 8004896:	2302      	movs	r3, #2
 8004898:	e00f      	b.n	80048ba <HAL_UART_Receive_IT+0x58>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80048a8:	88fb      	ldrh	r3, [r7, #6]
 80048aa:	461a      	mov	r2, r3
 80048ac:	68b9      	ldr	r1, [r7, #8]
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 fa1e 	bl	8004cf0 <UART_Start_Receive_IT>
 80048b4:	4603      	mov	r3, r0
 80048b6:	e000      	b.n	80048ba <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80048b8:	2302      	movs	r3, #2
  }
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3710      	adds	r7, #16
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b08a      	sub	sp, #40	; 0x28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80048e4:	2300      	movs	r3, #0
 80048e6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80048ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10d      	bne.n	8004916 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	f003 0320 	and.w	r3, r3, #32
 8004900:	2b00      	cmp	r3, #0
 8004902:	d008      	beq.n	8004916 <HAL_UART_IRQHandler+0x52>
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	f003 0320 	and.w	r3, r3, #32
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 fad1 	bl	8004eb6 <UART_Receive_IT>
      return;
 8004914:	e17c      	b.n	8004c10 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	2b00      	cmp	r3, #0
 800491a:	f000 80b1 	beq.w	8004a80 <HAL_UART_IRQHandler+0x1bc>
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b00      	cmp	r3, #0
 8004926:	d105      	bne.n	8004934 <HAL_UART_IRQHandler+0x70>
 8004928:	6a3b      	ldr	r3, [r7, #32]
 800492a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 80a6 	beq.w	8004a80 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00a      	beq.n	8004954 <HAL_UART_IRQHandler+0x90>
 800493e:	6a3b      	ldr	r3, [r7, #32]
 8004940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494c:	f043 0201 	orr.w	r2, r3, #1
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004956:	f003 0304 	and.w	r3, r3, #4
 800495a:	2b00      	cmp	r3, #0
 800495c:	d00a      	beq.n	8004974 <HAL_UART_IRQHandler+0xb0>
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496c:	f043 0202 	orr.w	r2, r3, #2
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00a      	beq.n	8004994 <HAL_UART_IRQHandler+0xd0>
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498c:	f043 0204 	orr.w	r2, r3, #4
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	f003 0308 	and.w	r3, r3, #8
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00f      	beq.n	80049be <HAL_UART_IRQHandler+0xfa>
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	f003 0320 	and.w	r3, r3, #32
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d104      	bne.n	80049b2 <HAL_UART_IRQHandler+0xee>
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d005      	beq.n	80049be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	f043 0208 	orr.w	r2, r3, #8
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f000 811f 	beq.w	8004c06 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ca:	f003 0320 	and.w	r3, r3, #32
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d007      	beq.n	80049e2 <HAL_UART_IRQHandler+0x11e>
 80049d2:	6a3b      	ldr	r3, [r7, #32]
 80049d4:	f003 0320 	and.w	r3, r3, #32
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 fa6a 	bl	8004eb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	695b      	ldr	r3, [r3, #20]
 80049e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ec:	2b40      	cmp	r3, #64	; 0x40
 80049ee:	bf0c      	ite	eq
 80049f0:	2301      	moveq	r3, #1
 80049f2:	2300      	movne	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d102      	bne.n	8004a0a <HAL_UART_IRQHandler+0x146>
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d031      	beq.n	8004a6e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f9aa 	bl	8004d64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1a:	2b40      	cmp	r3, #64	; 0x40
 8004a1c:	d123      	bne.n	8004a66 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695a      	ldr	r2, [r3, #20]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a2c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d013      	beq.n	8004a5e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3a:	4a77      	ldr	r2, [pc, #476]	; (8004c18 <HAL_UART_IRQHandler+0x354>)
 8004a3c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7fe f838 	bl	8002ab8 <HAL_DMA_Abort_IT>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d016      	beq.n	8004a7c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a58:	4610      	mov	r0, r2
 8004a5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a5c:	e00e      	b.n	8004a7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f8e6 	bl	8004c30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a64:	e00a      	b.n	8004a7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f8e2 	bl	8004c30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a6c:	e006      	b.n	8004a7c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f8de 	bl	8004c30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004a7a:	e0c4      	b.n	8004c06 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7c:	bf00      	nop
    return;
 8004a7e:	e0c2      	b.n	8004c06 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	f040 80a2 	bne.w	8004bce <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8c:	f003 0310 	and.w	r3, r3, #16
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f000 809c 	beq.w	8004bce <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	f003 0310 	and.w	r3, r3, #16
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 8096 	beq.w	8004bce <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60fb      	str	r3, [r7, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	60fb      	str	r3, [r7, #12]
 8004ab6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac2:	2b40      	cmp	r3, #64	; 0x40
 8004ac4:	d14f      	bne.n	8004b66 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004ad0:	8a3b      	ldrh	r3, [r7, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 8099 	beq.w	8004c0a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004adc:	8a3a      	ldrh	r2, [r7, #16]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	f080 8093 	bcs.w	8004c0a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	8a3a      	ldrh	r2, [r7, #16]
 8004ae8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aee:	69db      	ldr	r3, [r3, #28]
 8004af0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004af4:	d02b      	beq.n	8004b4e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68da      	ldr	r2, [r3, #12]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b04:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	695a      	ldr	r2, [r3, #20]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0201 	bic.w	r2, r2, #1
 8004b14:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	695a      	ldr	r2, [r3, #20]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b24:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f022 0210 	bic.w	r2, r2, #16
 8004b42:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7fd ff45 	bl	80029d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 f870 	bl	8004c44 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004b64:	e051      	b.n	8004c0a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d047      	beq.n	8004c0e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8004b7e:	8a7b      	ldrh	r3, [r7, #18]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d044      	beq.n	8004c0e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68da      	ldr	r2, [r3, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004b92:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695a      	ldr	r2, [r3, #20]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f022 0201 	bic.w	r2, r2, #1
 8004ba2:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68da      	ldr	r2, [r3, #12]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0210 	bic.w	r2, r2, #16
 8004bc0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004bc2:	8a7b      	ldrh	r3, [r7, #18]
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f83c 	bl	8004c44 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004bcc:	e01f      	b.n	8004c0e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d008      	beq.n	8004bea <HAL_UART_IRQHandler+0x326>
 8004bd8:	6a3b      	ldr	r3, [r7, #32]
 8004bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d003      	beq.n	8004bea <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 f8ff 	bl	8004de6 <UART_Transmit_IT>
    return;
 8004be8:	e012      	b.n	8004c10 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00d      	beq.n	8004c10 <HAL_UART_IRQHandler+0x34c>
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d008      	beq.n	8004c10 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f941 	bl	8004e86 <UART_EndTransmit_IT>
    return;
 8004c04:	e004      	b.n	8004c10 <HAL_UART_IRQHandler+0x34c>
    return;
 8004c06:	bf00      	nop
 8004c08:	e002      	b.n	8004c10 <HAL_UART_IRQHandler+0x34c>
      return;
 8004c0a:	bf00      	nop
 8004c0c:	e000      	b.n	8004c10 <HAL_UART_IRQHandler+0x34c>
      return;
 8004c0e:	bf00      	nop
  }
}
 8004c10:	3728      	adds	r7, #40	; 0x28
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	08004dbf 	.word	0x08004dbf

08004c1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c24:	bf00      	nop
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	603b      	str	r3, [r7, #0]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c6c:	e02c      	b.n	8004cc8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c74:	d028      	beq.n	8004cc8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d007      	beq.n	8004c8c <UART_WaitOnFlagUntilTimeout+0x30>
 8004c7c:	f7fd f852 	bl	8001d24 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d21d      	bcs.n	8004cc8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	68da      	ldr	r2, [r3, #12]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c9a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	695a      	ldr	r2, [r3, #20]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 0201 	bic.w	r2, r2, #1
 8004caa:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e00f      	b.n	8004ce8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	68ba      	ldr	r2, [r7, #8]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	bf0c      	ite	eq
 8004cd8:	2301      	moveq	r3, #1
 8004cda:	2300      	movne	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	461a      	mov	r2, r3
 8004ce0:	79fb      	ldrb	r3, [r7, #7]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d0c3      	beq.n	8004c6e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (uint8_t or u16 data elements).
  * @param  Size  Amount of data elements (uint8_t or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	88fa      	ldrh	r2, [r7, #6]
 8004d08:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	88fa      	ldrh	r2, [r7, #6]
 8004d0e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2222      	movs	r2, #34	; 0x22
 8004d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68da      	ldr	r2, [r3, #12]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d34:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	695a      	ldr	r2, [r3, #20]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f042 0201 	orr.w	r2, r2, #1
 8004d44:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f042 0220 	orr.w	r2, r2, #32
 8004d54:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68da      	ldr	r2, [r3, #12]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d7a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	695a      	ldr	r2, [r3, #20]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 0201 	bic.w	r2, r2, #1
 8004d8a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d107      	bne.n	8004da4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 0210 	bic.w	r2, r2, #16
 8004da2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b084      	sub	sp, #16
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f7ff ff29 	bl	8004c30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dde:	bf00      	nop
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b085      	sub	sp, #20
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b21      	cmp	r3, #33	; 0x21
 8004df8:	d13e      	bne.n	8004e78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e02:	d114      	bne.n	8004e2e <UART_Transmit_IT+0x48>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d110      	bne.n	8004e2e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	881b      	ldrh	r3, [r3, #0]
 8004e16:	461a      	mov	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	1c9a      	adds	r2, r3, #2
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	621a      	str	r2, [r3, #32]
 8004e2c:	e008      	b.n	8004e40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	1c59      	adds	r1, r3, #1
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	6211      	str	r1, [r2, #32]
 8004e38:	781a      	ldrb	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	3b01      	subs	r3, #1
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10f      	bne.n	8004e74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68da      	ldr	r2, [r3, #12]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e74:	2300      	movs	r3, #0
 8004e76:	e000      	b.n	8004e7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e78:	2302      	movs	r3, #2
  }
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b082      	sub	sp, #8
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68da      	ldr	r2, [r3, #12]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7ff feb8 	bl	8004c1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3708      	adds	r7, #8
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b084      	sub	sp, #16
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b22      	cmp	r3, #34	; 0x22
 8004ec8:	f040 8087 	bne.w	8004fda <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed4:	d117      	bne.n	8004f06 <UART_Receive_IT+0x50>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d113      	bne.n	8004f06 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee6:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efe:	1c9a      	adds	r2, r3, #2
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	629a      	str	r2, [r3, #40]	; 0x28
 8004f04:	e026      	b.n	8004f54 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f0a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f18:	d007      	beq.n	8004f2a <UART_Receive_IT+0x74>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10a      	bne.n	8004f38 <UART_Receive_IT+0x82>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d106      	bne.n	8004f38 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	701a      	strb	r2, [r3, #0]
 8004f36:	e008      	b.n	8004f4a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f44:	b2da      	uxtb	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4e:	1c5a      	adds	r2, r3, #1
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	4619      	mov	r1, r3
 8004f62:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d136      	bne.n	8004fd6 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0220 	bic.w	r2, r2, #32
 8004f76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695a      	ldr	r2, [r3, #20]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0201 	bic.w	r2, r2, #1
 8004f96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d10e      	bne.n	8004fc6 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0210 	bic.w	r2, r2, #16
 8004fb6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f7ff fe40 	bl	8004c44 <HAL_UARTEx_RxEventCallback>
 8004fc4:	e002      	b.n	8004fcc <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fc fdc2 	bl	8001b50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	e002      	b.n	8004fdc <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	e000      	b.n	8004fdc <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004fda:	2302      	movs	r3, #2
  }
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe8:	b09f      	sub	sp, #124	; 0x7c
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ffa:	68d9      	ldr	r1, [r3, #12]
 8004ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	ea40 0301 	orr.w	r3, r0, r1
 8005004:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005006:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005008:	689a      	ldr	r2, [r3, #8]
 800500a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	431a      	orrs	r2, r3
 8005010:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	431a      	orrs	r2, r3
 8005016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005018:	69db      	ldr	r3, [r3, #28]
 800501a:	4313      	orrs	r3, r2
 800501c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800501e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005028:	f021 010c 	bic.w	r1, r1, #12
 800502c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005032:	430b      	orrs	r3, r1
 8005034:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	695b      	ldr	r3, [r3, #20]
 800503c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005042:	6999      	ldr	r1, [r3, #24]
 8005044:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	ea40 0301 	orr.w	r3, r0, r1
 800504c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800504e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	4bc5      	ldr	r3, [pc, #788]	; (8005368 <UART_SetConfig+0x384>)
 8005054:	429a      	cmp	r2, r3
 8005056:	d004      	beq.n	8005062 <UART_SetConfig+0x7e>
 8005058:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	4bc3      	ldr	r3, [pc, #780]	; (800536c <UART_SetConfig+0x388>)
 800505e:	429a      	cmp	r2, r3
 8005060:	d103      	bne.n	800506a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005062:	f7fe fdfd 	bl	8003c60 <HAL_RCC_GetPCLK2Freq>
 8005066:	6778      	str	r0, [r7, #116]	; 0x74
 8005068:	e002      	b.n	8005070 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800506a:	f7fe fde5 	bl	8003c38 <HAL_RCC_GetPCLK1Freq>
 800506e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005070:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005078:	f040 80b6 	bne.w	80051e8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800507c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800507e:	461c      	mov	r4, r3
 8005080:	f04f 0500 	mov.w	r5, #0
 8005084:	4622      	mov	r2, r4
 8005086:	462b      	mov	r3, r5
 8005088:	1891      	adds	r1, r2, r2
 800508a:	6439      	str	r1, [r7, #64]	; 0x40
 800508c:	415b      	adcs	r3, r3
 800508e:	647b      	str	r3, [r7, #68]	; 0x44
 8005090:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005094:	1912      	adds	r2, r2, r4
 8005096:	eb45 0303 	adc.w	r3, r5, r3
 800509a:	f04f 0000 	mov.w	r0, #0
 800509e:	f04f 0100 	mov.w	r1, #0
 80050a2:	00d9      	lsls	r1, r3, #3
 80050a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80050a8:	00d0      	lsls	r0, r2, #3
 80050aa:	4602      	mov	r2, r0
 80050ac:	460b      	mov	r3, r1
 80050ae:	1911      	adds	r1, r2, r4
 80050b0:	6639      	str	r1, [r7, #96]	; 0x60
 80050b2:	416b      	adcs	r3, r5
 80050b4:	667b      	str	r3, [r7, #100]	; 0x64
 80050b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	461a      	mov	r2, r3
 80050bc:	f04f 0300 	mov.w	r3, #0
 80050c0:	1891      	adds	r1, r2, r2
 80050c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80050c4:	415b      	adcs	r3, r3
 80050c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80050cc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80050d0:	f7fb f8ce 	bl	8000270 <__aeabi_uldivmod>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	4ba5      	ldr	r3, [pc, #660]	; (8005370 <UART_SetConfig+0x38c>)
 80050da:	fba3 2302 	umull	r2, r3, r3, r2
 80050de:	095b      	lsrs	r3, r3, #5
 80050e0:	011e      	lsls	r6, r3, #4
 80050e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050e4:	461c      	mov	r4, r3
 80050e6:	f04f 0500 	mov.w	r5, #0
 80050ea:	4622      	mov	r2, r4
 80050ec:	462b      	mov	r3, r5
 80050ee:	1891      	adds	r1, r2, r2
 80050f0:	6339      	str	r1, [r7, #48]	; 0x30
 80050f2:	415b      	adcs	r3, r3
 80050f4:	637b      	str	r3, [r7, #52]	; 0x34
 80050f6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80050fa:	1912      	adds	r2, r2, r4
 80050fc:	eb45 0303 	adc.w	r3, r5, r3
 8005100:	f04f 0000 	mov.w	r0, #0
 8005104:	f04f 0100 	mov.w	r1, #0
 8005108:	00d9      	lsls	r1, r3, #3
 800510a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800510e:	00d0      	lsls	r0, r2, #3
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	1911      	adds	r1, r2, r4
 8005116:	65b9      	str	r1, [r7, #88]	; 0x58
 8005118:	416b      	adcs	r3, r5
 800511a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800511c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	461a      	mov	r2, r3
 8005122:	f04f 0300 	mov.w	r3, #0
 8005126:	1891      	adds	r1, r2, r2
 8005128:	62b9      	str	r1, [r7, #40]	; 0x28
 800512a:	415b      	adcs	r3, r3
 800512c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800512e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005132:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005136:	f7fb f89b 	bl	8000270 <__aeabi_uldivmod>
 800513a:	4602      	mov	r2, r0
 800513c:	460b      	mov	r3, r1
 800513e:	4b8c      	ldr	r3, [pc, #560]	; (8005370 <UART_SetConfig+0x38c>)
 8005140:	fba3 1302 	umull	r1, r3, r3, r2
 8005144:	095b      	lsrs	r3, r3, #5
 8005146:	2164      	movs	r1, #100	; 0x64
 8005148:	fb01 f303 	mul.w	r3, r1, r3
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	00db      	lsls	r3, r3, #3
 8005150:	3332      	adds	r3, #50	; 0x32
 8005152:	4a87      	ldr	r2, [pc, #540]	; (8005370 <UART_SetConfig+0x38c>)
 8005154:	fba2 2303 	umull	r2, r3, r2, r3
 8005158:	095b      	lsrs	r3, r3, #5
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005160:	441e      	add	r6, r3
 8005162:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005164:	4618      	mov	r0, r3
 8005166:	f04f 0100 	mov.w	r1, #0
 800516a:	4602      	mov	r2, r0
 800516c:	460b      	mov	r3, r1
 800516e:	1894      	adds	r4, r2, r2
 8005170:	623c      	str	r4, [r7, #32]
 8005172:	415b      	adcs	r3, r3
 8005174:	627b      	str	r3, [r7, #36]	; 0x24
 8005176:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800517a:	1812      	adds	r2, r2, r0
 800517c:	eb41 0303 	adc.w	r3, r1, r3
 8005180:	f04f 0400 	mov.w	r4, #0
 8005184:	f04f 0500 	mov.w	r5, #0
 8005188:	00dd      	lsls	r5, r3, #3
 800518a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800518e:	00d4      	lsls	r4, r2, #3
 8005190:	4622      	mov	r2, r4
 8005192:	462b      	mov	r3, r5
 8005194:	1814      	adds	r4, r2, r0
 8005196:	653c      	str	r4, [r7, #80]	; 0x50
 8005198:	414b      	adcs	r3, r1
 800519a:	657b      	str	r3, [r7, #84]	; 0x54
 800519c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	461a      	mov	r2, r3
 80051a2:	f04f 0300 	mov.w	r3, #0
 80051a6:	1891      	adds	r1, r2, r2
 80051a8:	61b9      	str	r1, [r7, #24]
 80051aa:	415b      	adcs	r3, r3
 80051ac:	61fb      	str	r3, [r7, #28]
 80051ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051b2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80051b6:	f7fb f85b 	bl	8000270 <__aeabi_uldivmod>
 80051ba:	4602      	mov	r2, r0
 80051bc:	460b      	mov	r3, r1
 80051be:	4b6c      	ldr	r3, [pc, #432]	; (8005370 <UART_SetConfig+0x38c>)
 80051c0:	fba3 1302 	umull	r1, r3, r3, r2
 80051c4:	095b      	lsrs	r3, r3, #5
 80051c6:	2164      	movs	r1, #100	; 0x64
 80051c8:	fb01 f303 	mul.w	r3, r1, r3
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	00db      	lsls	r3, r3, #3
 80051d0:	3332      	adds	r3, #50	; 0x32
 80051d2:	4a67      	ldr	r2, [pc, #412]	; (8005370 <UART_SetConfig+0x38c>)
 80051d4:	fba2 2303 	umull	r2, r3, r2, r3
 80051d8:	095b      	lsrs	r3, r3, #5
 80051da:	f003 0207 	and.w	r2, r3, #7
 80051de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4432      	add	r2, r6
 80051e4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051e6:	e0b9      	b.n	800535c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051ea:	461c      	mov	r4, r3
 80051ec:	f04f 0500 	mov.w	r5, #0
 80051f0:	4622      	mov	r2, r4
 80051f2:	462b      	mov	r3, r5
 80051f4:	1891      	adds	r1, r2, r2
 80051f6:	6139      	str	r1, [r7, #16]
 80051f8:	415b      	adcs	r3, r3
 80051fa:	617b      	str	r3, [r7, #20]
 80051fc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005200:	1912      	adds	r2, r2, r4
 8005202:	eb45 0303 	adc.w	r3, r5, r3
 8005206:	f04f 0000 	mov.w	r0, #0
 800520a:	f04f 0100 	mov.w	r1, #0
 800520e:	00d9      	lsls	r1, r3, #3
 8005210:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005214:	00d0      	lsls	r0, r2, #3
 8005216:	4602      	mov	r2, r0
 8005218:	460b      	mov	r3, r1
 800521a:	eb12 0804 	adds.w	r8, r2, r4
 800521e:	eb43 0905 	adc.w	r9, r3, r5
 8005222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	4618      	mov	r0, r3
 8005228:	f04f 0100 	mov.w	r1, #0
 800522c:	f04f 0200 	mov.w	r2, #0
 8005230:	f04f 0300 	mov.w	r3, #0
 8005234:	008b      	lsls	r3, r1, #2
 8005236:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800523a:	0082      	lsls	r2, r0, #2
 800523c:	4640      	mov	r0, r8
 800523e:	4649      	mov	r1, r9
 8005240:	f7fb f816 	bl	8000270 <__aeabi_uldivmod>
 8005244:	4602      	mov	r2, r0
 8005246:	460b      	mov	r3, r1
 8005248:	4b49      	ldr	r3, [pc, #292]	; (8005370 <UART_SetConfig+0x38c>)
 800524a:	fba3 2302 	umull	r2, r3, r3, r2
 800524e:	095b      	lsrs	r3, r3, #5
 8005250:	011e      	lsls	r6, r3, #4
 8005252:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005254:	4618      	mov	r0, r3
 8005256:	f04f 0100 	mov.w	r1, #0
 800525a:	4602      	mov	r2, r0
 800525c:	460b      	mov	r3, r1
 800525e:	1894      	adds	r4, r2, r2
 8005260:	60bc      	str	r4, [r7, #8]
 8005262:	415b      	adcs	r3, r3
 8005264:	60fb      	str	r3, [r7, #12]
 8005266:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800526a:	1812      	adds	r2, r2, r0
 800526c:	eb41 0303 	adc.w	r3, r1, r3
 8005270:	f04f 0400 	mov.w	r4, #0
 8005274:	f04f 0500 	mov.w	r5, #0
 8005278:	00dd      	lsls	r5, r3, #3
 800527a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800527e:	00d4      	lsls	r4, r2, #3
 8005280:	4622      	mov	r2, r4
 8005282:	462b      	mov	r3, r5
 8005284:	1814      	adds	r4, r2, r0
 8005286:	64bc      	str	r4, [r7, #72]	; 0x48
 8005288:	414b      	adcs	r3, r1
 800528a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800528c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	4618      	mov	r0, r3
 8005292:	f04f 0100 	mov.w	r1, #0
 8005296:	f04f 0200 	mov.w	r2, #0
 800529a:	f04f 0300 	mov.w	r3, #0
 800529e:	008b      	lsls	r3, r1, #2
 80052a0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80052a4:	0082      	lsls	r2, r0, #2
 80052a6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80052aa:	f7fa ffe1 	bl	8000270 <__aeabi_uldivmod>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	4b2f      	ldr	r3, [pc, #188]	; (8005370 <UART_SetConfig+0x38c>)
 80052b4:	fba3 1302 	umull	r1, r3, r3, r2
 80052b8:	095b      	lsrs	r3, r3, #5
 80052ba:	2164      	movs	r1, #100	; 0x64
 80052bc:	fb01 f303 	mul.w	r3, r1, r3
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	011b      	lsls	r3, r3, #4
 80052c4:	3332      	adds	r3, #50	; 0x32
 80052c6:	4a2a      	ldr	r2, [pc, #168]	; (8005370 <UART_SetConfig+0x38c>)
 80052c8:	fba2 2303 	umull	r2, r3, r2, r3
 80052cc:	095b      	lsrs	r3, r3, #5
 80052ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052d2:	441e      	add	r6, r3
 80052d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052d6:	4618      	mov	r0, r3
 80052d8:	f04f 0100 	mov.w	r1, #0
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	1894      	adds	r4, r2, r2
 80052e2:	603c      	str	r4, [r7, #0]
 80052e4:	415b      	adcs	r3, r3
 80052e6:	607b      	str	r3, [r7, #4]
 80052e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052ec:	1812      	adds	r2, r2, r0
 80052ee:	eb41 0303 	adc.w	r3, r1, r3
 80052f2:	f04f 0400 	mov.w	r4, #0
 80052f6:	f04f 0500 	mov.w	r5, #0
 80052fa:	00dd      	lsls	r5, r3, #3
 80052fc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005300:	00d4      	lsls	r4, r2, #3
 8005302:	4622      	mov	r2, r4
 8005304:	462b      	mov	r3, r5
 8005306:	eb12 0a00 	adds.w	sl, r2, r0
 800530a:	eb43 0b01 	adc.w	fp, r3, r1
 800530e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	4618      	mov	r0, r3
 8005314:	f04f 0100 	mov.w	r1, #0
 8005318:	f04f 0200 	mov.w	r2, #0
 800531c:	f04f 0300 	mov.w	r3, #0
 8005320:	008b      	lsls	r3, r1, #2
 8005322:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005326:	0082      	lsls	r2, r0, #2
 8005328:	4650      	mov	r0, sl
 800532a:	4659      	mov	r1, fp
 800532c:	f7fa ffa0 	bl	8000270 <__aeabi_uldivmod>
 8005330:	4602      	mov	r2, r0
 8005332:	460b      	mov	r3, r1
 8005334:	4b0e      	ldr	r3, [pc, #56]	; (8005370 <UART_SetConfig+0x38c>)
 8005336:	fba3 1302 	umull	r1, r3, r3, r2
 800533a:	095b      	lsrs	r3, r3, #5
 800533c:	2164      	movs	r1, #100	; 0x64
 800533e:	fb01 f303 	mul.w	r3, r1, r3
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	011b      	lsls	r3, r3, #4
 8005346:	3332      	adds	r3, #50	; 0x32
 8005348:	4a09      	ldr	r2, [pc, #36]	; (8005370 <UART_SetConfig+0x38c>)
 800534a:	fba2 2303 	umull	r2, r3, r2, r3
 800534e:	095b      	lsrs	r3, r3, #5
 8005350:	f003 020f 	and.w	r2, r3, #15
 8005354:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4432      	add	r2, r6
 800535a:	609a      	str	r2, [r3, #8]
}
 800535c:	bf00      	nop
 800535e:	377c      	adds	r7, #124	; 0x7c
 8005360:	46bd      	mov	sp, r7
 8005362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005366:	bf00      	nop
 8005368:	40011000 	.word	0x40011000
 800536c:	40011400 	.word	0x40011400
 8005370:	51eb851f 	.word	0x51eb851f

08005374 <__errno>:
 8005374:	4b01      	ldr	r3, [pc, #4]	; (800537c <__errno+0x8>)
 8005376:	6818      	ldr	r0, [r3, #0]
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	200009e0 	.word	0x200009e0

08005380 <__libc_init_array>:
 8005380:	b570      	push	{r4, r5, r6, lr}
 8005382:	4d0d      	ldr	r5, [pc, #52]	; (80053b8 <__libc_init_array+0x38>)
 8005384:	4c0d      	ldr	r4, [pc, #52]	; (80053bc <__libc_init_array+0x3c>)
 8005386:	1b64      	subs	r4, r4, r5
 8005388:	10a4      	asrs	r4, r4, #2
 800538a:	2600      	movs	r6, #0
 800538c:	42a6      	cmp	r6, r4
 800538e:	d109      	bne.n	80053a4 <__libc_init_array+0x24>
 8005390:	4d0b      	ldr	r5, [pc, #44]	; (80053c0 <__libc_init_array+0x40>)
 8005392:	4c0c      	ldr	r4, [pc, #48]	; (80053c4 <__libc_init_array+0x44>)
 8005394:	f001 f834 	bl	8006400 <_init>
 8005398:	1b64      	subs	r4, r4, r5
 800539a:	10a4      	asrs	r4, r4, #2
 800539c:	2600      	movs	r6, #0
 800539e:	42a6      	cmp	r6, r4
 80053a0:	d105      	bne.n	80053ae <__libc_init_array+0x2e>
 80053a2:	bd70      	pop	{r4, r5, r6, pc}
 80053a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80053a8:	4798      	blx	r3
 80053aa:	3601      	adds	r6, #1
 80053ac:	e7ee      	b.n	800538c <__libc_init_array+0xc>
 80053ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80053b2:	4798      	blx	r3
 80053b4:	3601      	adds	r6, #1
 80053b6:	e7f2      	b.n	800539e <__libc_init_array+0x1e>
 80053b8:	08006534 	.word	0x08006534
 80053bc:	08006534 	.word	0x08006534
 80053c0:	08006534 	.word	0x08006534
 80053c4:	08006538 	.word	0x08006538

080053c8 <memset>:
 80053c8:	4402      	add	r2, r0
 80053ca:	4603      	mov	r3, r0
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d100      	bne.n	80053d2 <memset+0xa>
 80053d0:	4770      	bx	lr
 80053d2:	f803 1b01 	strb.w	r1, [r3], #1
 80053d6:	e7f9      	b.n	80053cc <memset+0x4>

080053d8 <putchar>:
 80053d8:	4b09      	ldr	r3, [pc, #36]	; (8005400 <putchar+0x28>)
 80053da:	b513      	push	{r0, r1, r4, lr}
 80053dc:	681c      	ldr	r4, [r3, #0]
 80053de:	4601      	mov	r1, r0
 80053e0:	b134      	cbz	r4, 80053f0 <putchar+0x18>
 80053e2:	69a3      	ldr	r3, [r4, #24]
 80053e4:	b923      	cbnz	r3, 80053f0 <putchar+0x18>
 80053e6:	9001      	str	r0, [sp, #4]
 80053e8:	4620      	mov	r0, r4
 80053ea:	f000 f883 	bl	80054f4 <__sinit>
 80053ee:	9901      	ldr	r1, [sp, #4]
 80053f0:	68a2      	ldr	r2, [r4, #8]
 80053f2:	4620      	mov	r0, r4
 80053f4:	b002      	add	sp, #8
 80053f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053fa:	f000 bc65 	b.w	8005cc8 <_putc_r>
 80053fe:	bf00      	nop
 8005400:	200009e0 	.word	0x200009e0

08005404 <siprintf>:
 8005404:	b40e      	push	{r1, r2, r3}
 8005406:	b500      	push	{lr}
 8005408:	b09c      	sub	sp, #112	; 0x70
 800540a:	ab1d      	add	r3, sp, #116	; 0x74
 800540c:	9002      	str	r0, [sp, #8]
 800540e:	9006      	str	r0, [sp, #24]
 8005410:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005414:	4809      	ldr	r0, [pc, #36]	; (800543c <siprintf+0x38>)
 8005416:	9107      	str	r1, [sp, #28]
 8005418:	9104      	str	r1, [sp, #16]
 800541a:	4909      	ldr	r1, [pc, #36]	; (8005440 <siprintf+0x3c>)
 800541c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005420:	9105      	str	r1, [sp, #20]
 8005422:	6800      	ldr	r0, [r0, #0]
 8005424:	9301      	str	r3, [sp, #4]
 8005426:	a902      	add	r1, sp, #8
 8005428:	f000 f9ba 	bl	80057a0 <_svfiprintf_r>
 800542c:	9b02      	ldr	r3, [sp, #8]
 800542e:	2200      	movs	r2, #0
 8005430:	701a      	strb	r2, [r3, #0]
 8005432:	b01c      	add	sp, #112	; 0x70
 8005434:	f85d eb04 	ldr.w	lr, [sp], #4
 8005438:	b003      	add	sp, #12
 800543a:	4770      	bx	lr
 800543c:	200009e0 	.word	0x200009e0
 8005440:	ffff0208 	.word	0xffff0208

08005444 <std>:
 8005444:	2300      	movs	r3, #0
 8005446:	b510      	push	{r4, lr}
 8005448:	4604      	mov	r4, r0
 800544a:	e9c0 3300 	strd	r3, r3, [r0]
 800544e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005452:	6083      	str	r3, [r0, #8]
 8005454:	8181      	strh	r1, [r0, #12]
 8005456:	6643      	str	r3, [r0, #100]	; 0x64
 8005458:	81c2      	strh	r2, [r0, #14]
 800545a:	6183      	str	r3, [r0, #24]
 800545c:	4619      	mov	r1, r3
 800545e:	2208      	movs	r2, #8
 8005460:	305c      	adds	r0, #92	; 0x5c
 8005462:	f7ff ffb1 	bl	80053c8 <memset>
 8005466:	4b05      	ldr	r3, [pc, #20]	; (800547c <std+0x38>)
 8005468:	6263      	str	r3, [r4, #36]	; 0x24
 800546a:	4b05      	ldr	r3, [pc, #20]	; (8005480 <std+0x3c>)
 800546c:	62a3      	str	r3, [r4, #40]	; 0x28
 800546e:	4b05      	ldr	r3, [pc, #20]	; (8005484 <std+0x40>)
 8005470:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005472:	4b05      	ldr	r3, [pc, #20]	; (8005488 <std+0x44>)
 8005474:	6224      	str	r4, [r4, #32]
 8005476:	6323      	str	r3, [r4, #48]	; 0x30
 8005478:	bd10      	pop	{r4, pc}
 800547a:	bf00      	nop
 800547c:	08005d79 	.word	0x08005d79
 8005480:	08005d9b 	.word	0x08005d9b
 8005484:	08005dd3 	.word	0x08005dd3
 8005488:	08005df7 	.word	0x08005df7

0800548c <_cleanup_r>:
 800548c:	4901      	ldr	r1, [pc, #4]	; (8005494 <_cleanup_r+0x8>)
 800548e:	f000 b8af 	b.w	80055f0 <_fwalk_reent>
 8005492:	bf00      	nop
 8005494:	080060d1 	.word	0x080060d1

08005498 <__sfmoreglue>:
 8005498:	b570      	push	{r4, r5, r6, lr}
 800549a:	1e4a      	subs	r2, r1, #1
 800549c:	2568      	movs	r5, #104	; 0x68
 800549e:	4355      	muls	r5, r2
 80054a0:	460e      	mov	r6, r1
 80054a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80054a6:	f000 f8c5 	bl	8005634 <_malloc_r>
 80054aa:	4604      	mov	r4, r0
 80054ac:	b140      	cbz	r0, 80054c0 <__sfmoreglue+0x28>
 80054ae:	2100      	movs	r1, #0
 80054b0:	e9c0 1600 	strd	r1, r6, [r0]
 80054b4:	300c      	adds	r0, #12
 80054b6:	60a0      	str	r0, [r4, #8]
 80054b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80054bc:	f7ff ff84 	bl	80053c8 <memset>
 80054c0:	4620      	mov	r0, r4
 80054c2:	bd70      	pop	{r4, r5, r6, pc}

080054c4 <__sfp_lock_acquire>:
 80054c4:	4801      	ldr	r0, [pc, #4]	; (80054cc <__sfp_lock_acquire+0x8>)
 80054c6:	f000 b8b3 	b.w	8005630 <__retarget_lock_acquire_recursive>
 80054ca:	bf00      	nop
 80054cc:	20000c8c 	.word	0x20000c8c

080054d0 <__sfp_lock_release>:
 80054d0:	4801      	ldr	r0, [pc, #4]	; (80054d8 <__sfp_lock_release+0x8>)
 80054d2:	f000 b8ae 	b.w	8005632 <__retarget_lock_release_recursive>
 80054d6:	bf00      	nop
 80054d8:	20000c8c 	.word	0x20000c8c

080054dc <__sinit_lock_acquire>:
 80054dc:	4801      	ldr	r0, [pc, #4]	; (80054e4 <__sinit_lock_acquire+0x8>)
 80054de:	f000 b8a7 	b.w	8005630 <__retarget_lock_acquire_recursive>
 80054e2:	bf00      	nop
 80054e4:	20000c87 	.word	0x20000c87

080054e8 <__sinit_lock_release>:
 80054e8:	4801      	ldr	r0, [pc, #4]	; (80054f0 <__sinit_lock_release+0x8>)
 80054ea:	f000 b8a2 	b.w	8005632 <__retarget_lock_release_recursive>
 80054ee:	bf00      	nop
 80054f0:	20000c87 	.word	0x20000c87

080054f4 <__sinit>:
 80054f4:	b510      	push	{r4, lr}
 80054f6:	4604      	mov	r4, r0
 80054f8:	f7ff fff0 	bl	80054dc <__sinit_lock_acquire>
 80054fc:	69a3      	ldr	r3, [r4, #24]
 80054fe:	b11b      	cbz	r3, 8005508 <__sinit+0x14>
 8005500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005504:	f7ff bff0 	b.w	80054e8 <__sinit_lock_release>
 8005508:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800550c:	6523      	str	r3, [r4, #80]	; 0x50
 800550e:	4b13      	ldr	r3, [pc, #76]	; (800555c <__sinit+0x68>)
 8005510:	4a13      	ldr	r2, [pc, #76]	; (8005560 <__sinit+0x6c>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	62a2      	str	r2, [r4, #40]	; 0x28
 8005516:	42a3      	cmp	r3, r4
 8005518:	bf04      	itt	eq
 800551a:	2301      	moveq	r3, #1
 800551c:	61a3      	streq	r3, [r4, #24]
 800551e:	4620      	mov	r0, r4
 8005520:	f000 f820 	bl	8005564 <__sfp>
 8005524:	6060      	str	r0, [r4, #4]
 8005526:	4620      	mov	r0, r4
 8005528:	f000 f81c 	bl	8005564 <__sfp>
 800552c:	60a0      	str	r0, [r4, #8]
 800552e:	4620      	mov	r0, r4
 8005530:	f000 f818 	bl	8005564 <__sfp>
 8005534:	2200      	movs	r2, #0
 8005536:	60e0      	str	r0, [r4, #12]
 8005538:	2104      	movs	r1, #4
 800553a:	6860      	ldr	r0, [r4, #4]
 800553c:	f7ff ff82 	bl	8005444 <std>
 8005540:	68a0      	ldr	r0, [r4, #8]
 8005542:	2201      	movs	r2, #1
 8005544:	2109      	movs	r1, #9
 8005546:	f7ff ff7d 	bl	8005444 <std>
 800554a:	68e0      	ldr	r0, [r4, #12]
 800554c:	2202      	movs	r2, #2
 800554e:	2112      	movs	r1, #18
 8005550:	f7ff ff78 	bl	8005444 <std>
 8005554:	2301      	movs	r3, #1
 8005556:	61a3      	str	r3, [r4, #24]
 8005558:	e7d2      	b.n	8005500 <__sinit+0xc>
 800555a:	bf00      	nop
 800555c:	08006494 	.word	0x08006494
 8005560:	0800548d 	.word	0x0800548d

08005564 <__sfp>:
 8005564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005566:	4607      	mov	r7, r0
 8005568:	f7ff ffac 	bl	80054c4 <__sfp_lock_acquire>
 800556c:	4b1e      	ldr	r3, [pc, #120]	; (80055e8 <__sfp+0x84>)
 800556e:	681e      	ldr	r6, [r3, #0]
 8005570:	69b3      	ldr	r3, [r6, #24]
 8005572:	b913      	cbnz	r3, 800557a <__sfp+0x16>
 8005574:	4630      	mov	r0, r6
 8005576:	f7ff ffbd 	bl	80054f4 <__sinit>
 800557a:	3648      	adds	r6, #72	; 0x48
 800557c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005580:	3b01      	subs	r3, #1
 8005582:	d503      	bpl.n	800558c <__sfp+0x28>
 8005584:	6833      	ldr	r3, [r6, #0]
 8005586:	b30b      	cbz	r3, 80055cc <__sfp+0x68>
 8005588:	6836      	ldr	r6, [r6, #0]
 800558a:	e7f7      	b.n	800557c <__sfp+0x18>
 800558c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005590:	b9d5      	cbnz	r5, 80055c8 <__sfp+0x64>
 8005592:	4b16      	ldr	r3, [pc, #88]	; (80055ec <__sfp+0x88>)
 8005594:	60e3      	str	r3, [r4, #12]
 8005596:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800559a:	6665      	str	r5, [r4, #100]	; 0x64
 800559c:	f000 f847 	bl	800562e <__retarget_lock_init_recursive>
 80055a0:	f7ff ff96 	bl	80054d0 <__sfp_lock_release>
 80055a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80055a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80055ac:	6025      	str	r5, [r4, #0]
 80055ae:	61a5      	str	r5, [r4, #24]
 80055b0:	2208      	movs	r2, #8
 80055b2:	4629      	mov	r1, r5
 80055b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80055b8:	f7ff ff06 	bl	80053c8 <memset>
 80055bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80055c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80055c4:	4620      	mov	r0, r4
 80055c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055c8:	3468      	adds	r4, #104	; 0x68
 80055ca:	e7d9      	b.n	8005580 <__sfp+0x1c>
 80055cc:	2104      	movs	r1, #4
 80055ce:	4638      	mov	r0, r7
 80055d0:	f7ff ff62 	bl	8005498 <__sfmoreglue>
 80055d4:	4604      	mov	r4, r0
 80055d6:	6030      	str	r0, [r6, #0]
 80055d8:	2800      	cmp	r0, #0
 80055da:	d1d5      	bne.n	8005588 <__sfp+0x24>
 80055dc:	f7ff ff78 	bl	80054d0 <__sfp_lock_release>
 80055e0:	230c      	movs	r3, #12
 80055e2:	603b      	str	r3, [r7, #0]
 80055e4:	e7ee      	b.n	80055c4 <__sfp+0x60>
 80055e6:	bf00      	nop
 80055e8:	08006494 	.word	0x08006494
 80055ec:	ffff0001 	.word	0xffff0001

080055f0 <_fwalk_reent>:
 80055f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055f4:	4606      	mov	r6, r0
 80055f6:	4688      	mov	r8, r1
 80055f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80055fc:	2700      	movs	r7, #0
 80055fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005602:	f1b9 0901 	subs.w	r9, r9, #1
 8005606:	d505      	bpl.n	8005614 <_fwalk_reent+0x24>
 8005608:	6824      	ldr	r4, [r4, #0]
 800560a:	2c00      	cmp	r4, #0
 800560c:	d1f7      	bne.n	80055fe <_fwalk_reent+0xe>
 800560e:	4638      	mov	r0, r7
 8005610:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005614:	89ab      	ldrh	r3, [r5, #12]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d907      	bls.n	800562a <_fwalk_reent+0x3a>
 800561a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800561e:	3301      	adds	r3, #1
 8005620:	d003      	beq.n	800562a <_fwalk_reent+0x3a>
 8005622:	4629      	mov	r1, r5
 8005624:	4630      	mov	r0, r6
 8005626:	47c0      	blx	r8
 8005628:	4307      	orrs	r7, r0
 800562a:	3568      	adds	r5, #104	; 0x68
 800562c:	e7e9      	b.n	8005602 <_fwalk_reent+0x12>

0800562e <__retarget_lock_init_recursive>:
 800562e:	4770      	bx	lr

08005630 <__retarget_lock_acquire_recursive>:
 8005630:	4770      	bx	lr

08005632 <__retarget_lock_release_recursive>:
 8005632:	4770      	bx	lr

08005634 <_malloc_r>:
 8005634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005636:	1ccd      	adds	r5, r1, #3
 8005638:	f025 0503 	bic.w	r5, r5, #3
 800563c:	3508      	adds	r5, #8
 800563e:	2d0c      	cmp	r5, #12
 8005640:	bf38      	it	cc
 8005642:	250c      	movcc	r5, #12
 8005644:	2d00      	cmp	r5, #0
 8005646:	4606      	mov	r6, r0
 8005648:	db01      	blt.n	800564e <_malloc_r+0x1a>
 800564a:	42a9      	cmp	r1, r5
 800564c:	d903      	bls.n	8005656 <_malloc_r+0x22>
 800564e:	230c      	movs	r3, #12
 8005650:	6033      	str	r3, [r6, #0]
 8005652:	2000      	movs	r0, #0
 8005654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005656:	f000 fe15 	bl	8006284 <__malloc_lock>
 800565a:	4921      	ldr	r1, [pc, #132]	; (80056e0 <_malloc_r+0xac>)
 800565c:	680a      	ldr	r2, [r1, #0]
 800565e:	4614      	mov	r4, r2
 8005660:	b99c      	cbnz	r4, 800568a <_malloc_r+0x56>
 8005662:	4f20      	ldr	r7, [pc, #128]	; (80056e4 <_malloc_r+0xb0>)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	b923      	cbnz	r3, 8005672 <_malloc_r+0x3e>
 8005668:	4621      	mov	r1, r4
 800566a:	4630      	mov	r0, r6
 800566c:	f000 fb74 	bl	8005d58 <_sbrk_r>
 8005670:	6038      	str	r0, [r7, #0]
 8005672:	4629      	mov	r1, r5
 8005674:	4630      	mov	r0, r6
 8005676:	f000 fb6f 	bl	8005d58 <_sbrk_r>
 800567a:	1c43      	adds	r3, r0, #1
 800567c:	d123      	bne.n	80056c6 <_malloc_r+0x92>
 800567e:	230c      	movs	r3, #12
 8005680:	6033      	str	r3, [r6, #0]
 8005682:	4630      	mov	r0, r6
 8005684:	f000 fe04 	bl	8006290 <__malloc_unlock>
 8005688:	e7e3      	b.n	8005652 <_malloc_r+0x1e>
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	1b5b      	subs	r3, r3, r5
 800568e:	d417      	bmi.n	80056c0 <_malloc_r+0x8c>
 8005690:	2b0b      	cmp	r3, #11
 8005692:	d903      	bls.n	800569c <_malloc_r+0x68>
 8005694:	6023      	str	r3, [r4, #0]
 8005696:	441c      	add	r4, r3
 8005698:	6025      	str	r5, [r4, #0]
 800569a:	e004      	b.n	80056a6 <_malloc_r+0x72>
 800569c:	6863      	ldr	r3, [r4, #4]
 800569e:	42a2      	cmp	r2, r4
 80056a0:	bf0c      	ite	eq
 80056a2:	600b      	streq	r3, [r1, #0]
 80056a4:	6053      	strne	r3, [r2, #4]
 80056a6:	4630      	mov	r0, r6
 80056a8:	f000 fdf2 	bl	8006290 <__malloc_unlock>
 80056ac:	f104 000b 	add.w	r0, r4, #11
 80056b0:	1d23      	adds	r3, r4, #4
 80056b2:	f020 0007 	bic.w	r0, r0, #7
 80056b6:	1ac2      	subs	r2, r0, r3
 80056b8:	d0cc      	beq.n	8005654 <_malloc_r+0x20>
 80056ba:	1a1b      	subs	r3, r3, r0
 80056bc:	50a3      	str	r3, [r4, r2]
 80056be:	e7c9      	b.n	8005654 <_malloc_r+0x20>
 80056c0:	4622      	mov	r2, r4
 80056c2:	6864      	ldr	r4, [r4, #4]
 80056c4:	e7cc      	b.n	8005660 <_malloc_r+0x2c>
 80056c6:	1cc4      	adds	r4, r0, #3
 80056c8:	f024 0403 	bic.w	r4, r4, #3
 80056cc:	42a0      	cmp	r0, r4
 80056ce:	d0e3      	beq.n	8005698 <_malloc_r+0x64>
 80056d0:	1a21      	subs	r1, r4, r0
 80056d2:	4630      	mov	r0, r6
 80056d4:	f000 fb40 	bl	8005d58 <_sbrk_r>
 80056d8:	3001      	adds	r0, #1
 80056da:	d1dd      	bne.n	8005698 <_malloc_r+0x64>
 80056dc:	e7cf      	b.n	800567e <_malloc_r+0x4a>
 80056de:	bf00      	nop
 80056e0:	20000a6c 	.word	0x20000a6c
 80056e4:	20000a70 	.word	0x20000a70

080056e8 <__ssputs_r>:
 80056e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056ec:	688e      	ldr	r6, [r1, #8]
 80056ee:	429e      	cmp	r6, r3
 80056f0:	4682      	mov	sl, r0
 80056f2:	460c      	mov	r4, r1
 80056f4:	4690      	mov	r8, r2
 80056f6:	461f      	mov	r7, r3
 80056f8:	d838      	bhi.n	800576c <__ssputs_r+0x84>
 80056fa:	898a      	ldrh	r2, [r1, #12]
 80056fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005700:	d032      	beq.n	8005768 <__ssputs_r+0x80>
 8005702:	6825      	ldr	r5, [r4, #0]
 8005704:	6909      	ldr	r1, [r1, #16]
 8005706:	eba5 0901 	sub.w	r9, r5, r1
 800570a:	6965      	ldr	r5, [r4, #20]
 800570c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005710:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005714:	3301      	adds	r3, #1
 8005716:	444b      	add	r3, r9
 8005718:	106d      	asrs	r5, r5, #1
 800571a:	429d      	cmp	r5, r3
 800571c:	bf38      	it	cc
 800571e:	461d      	movcc	r5, r3
 8005720:	0553      	lsls	r3, r2, #21
 8005722:	d531      	bpl.n	8005788 <__ssputs_r+0xa0>
 8005724:	4629      	mov	r1, r5
 8005726:	f7ff ff85 	bl	8005634 <_malloc_r>
 800572a:	4606      	mov	r6, r0
 800572c:	b950      	cbnz	r0, 8005744 <__ssputs_r+0x5c>
 800572e:	230c      	movs	r3, #12
 8005730:	f8ca 3000 	str.w	r3, [sl]
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800573a:	81a3      	strh	r3, [r4, #12]
 800573c:	f04f 30ff 	mov.w	r0, #4294967295
 8005740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005744:	6921      	ldr	r1, [r4, #16]
 8005746:	464a      	mov	r2, r9
 8005748:	f000 fd74 	bl	8006234 <memcpy>
 800574c:	89a3      	ldrh	r3, [r4, #12]
 800574e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005756:	81a3      	strh	r3, [r4, #12]
 8005758:	6126      	str	r6, [r4, #16]
 800575a:	6165      	str	r5, [r4, #20]
 800575c:	444e      	add	r6, r9
 800575e:	eba5 0509 	sub.w	r5, r5, r9
 8005762:	6026      	str	r6, [r4, #0]
 8005764:	60a5      	str	r5, [r4, #8]
 8005766:	463e      	mov	r6, r7
 8005768:	42be      	cmp	r6, r7
 800576a:	d900      	bls.n	800576e <__ssputs_r+0x86>
 800576c:	463e      	mov	r6, r7
 800576e:	4632      	mov	r2, r6
 8005770:	6820      	ldr	r0, [r4, #0]
 8005772:	4641      	mov	r1, r8
 8005774:	f000 fd6c 	bl	8006250 <memmove>
 8005778:	68a3      	ldr	r3, [r4, #8]
 800577a:	6822      	ldr	r2, [r4, #0]
 800577c:	1b9b      	subs	r3, r3, r6
 800577e:	4432      	add	r2, r6
 8005780:	60a3      	str	r3, [r4, #8]
 8005782:	6022      	str	r2, [r4, #0]
 8005784:	2000      	movs	r0, #0
 8005786:	e7db      	b.n	8005740 <__ssputs_r+0x58>
 8005788:	462a      	mov	r2, r5
 800578a:	f000 fdd7 	bl	800633c <_realloc_r>
 800578e:	4606      	mov	r6, r0
 8005790:	2800      	cmp	r0, #0
 8005792:	d1e1      	bne.n	8005758 <__ssputs_r+0x70>
 8005794:	6921      	ldr	r1, [r4, #16]
 8005796:	4650      	mov	r0, sl
 8005798:	f000 fd80 	bl	800629c <_free_r>
 800579c:	e7c7      	b.n	800572e <__ssputs_r+0x46>
	...

080057a0 <_svfiprintf_r>:
 80057a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a4:	4698      	mov	r8, r3
 80057a6:	898b      	ldrh	r3, [r1, #12]
 80057a8:	061b      	lsls	r3, r3, #24
 80057aa:	b09d      	sub	sp, #116	; 0x74
 80057ac:	4607      	mov	r7, r0
 80057ae:	460d      	mov	r5, r1
 80057b0:	4614      	mov	r4, r2
 80057b2:	d50e      	bpl.n	80057d2 <_svfiprintf_r+0x32>
 80057b4:	690b      	ldr	r3, [r1, #16]
 80057b6:	b963      	cbnz	r3, 80057d2 <_svfiprintf_r+0x32>
 80057b8:	2140      	movs	r1, #64	; 0x40
 80057ba:	f7ff ff3b 	bl	8005634 <_malloc_r>
 80057be:	6028      	str	r0, [r5, #0]
 80057c0:	6128      	str	r0, [r5, #16]
 80057c2:	b920      	cbnz	r0, 80057ce <_svfiprintf_r+0x2e>
 80057c4:	230c      	movs	r3, #12
 80057c6:	603b      	str	r3, [r7, #0]
 80057c8:	f04f 30ff 	mov.w	r0, #4294967295
 80057cc:	e0d1      	b.n	8005972 <_svfiprintf_r+0x1d2>
 80057ce:	2340      	movs	r3, #64	; 0x40
 80057d0:	616b      	str	r3, [r5, #20]
 80057d2:	2300      	movs	r3, #0
 80057d4:	9309      	str	r3, [sp, #36]	; 0x24
 80057d6:	2320      	movs	r3, #32
 80057d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80057e0:	2330      	movs	r3, #48	; 0x30
 80057e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800598c <_svfiprintf_r+0x1ec>
 80057e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057ea:	f04f 0901 	mov.w	r9, #1
 80057ee:	4623      	mov	r3, r4
 80057f0:	469a      	mov	sl, r3
 80057f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057f6:	b10a      	cbz	r2, 80057fc <_svfiprintf_r+0x5c>
 80057f8:	2a25      	cmp	r2, #37	; 0x25
 80057fa:	d1f9      	bne.n	80057f0 <_svfiprintf_r+0x50>
 80057fc:	ebba 0b04 	subs.w	fp, sl, r4
 8005800:	d00b      	beq.n	800581a <_svfiprintf_r+0x7a>
 8005802:	465b      	mov	r3, fp
 8005804:	4622      	mov	r2, r4
 8005806:	4629      	mov	r1, r5
 8005808:	4638      	mov	r0, r7
 800580a:	f7ff ff6d 	bl	80056e8 <__ssputs_r>
 800580e:	3001      	adds	r0, #1
 8005810:	f000 80aa 	beq.w	8005968 <_svfiprintf_r+0x1c8>
 8005814:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005816:	445a      	add	r2, fp
 8005818:	9209      	str	r2, [sp, #36]	; 0x24
 800581a:	f89a 3000 	ldrb.w	r3, [sl]
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 80a2 	beq.w	8005968 <_svfiprintf_r+0x1c8>
 8005824:	2300      	movs	r3, #0
 8005826:	f04f 32ff 	mov.w	r2, #4294967295
 800582a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800582e:	f10a 0a01 	add.w	sl, sl, #1
 8005832:	9304      	str	r3, [sp, #16]
 8005834:	9307      	str	r3, [sp, #28]
 8005836:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800583a:	931a      	str	r3, [sp, #104]	; 0x68
 800583c:	4654      	mov	r4, sl
 800583e:	2205      	movs	r2, #5
 8005840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005844:	4851      	ldr	r0, [pc, #324]	; (800598c <_svfiprintf_r+0x1ec>)
 8005846:	f7fa fcc3 	bl	80001d0 <memchr>
 800584a:	9a04      	ldr	r2, [sp, #16]
 800584c:	b9d8      	cbnz	r0, 8005886 <_svfiprintf_r+0xe6>
 800584e:	06d0      	lsls	r0, r2, #27
 8005850:	bf44      	itt	mi
 8005852:	2320      	movmi	r3, #32
 8005854:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005858:	0711      	lsls	r1, r2, #28
 800585a:	bf44      	itt	mi
 800585c:	232b      	movmi	r3, #43	; 0x2b
 800585e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005862:	f89a 3000 	ldrb.w	r3, [sl]
 8005866:	2b2a      	cmp	r3, #42	; 0x2a
 8005868:	d015      	beq.n	8005896 <_svfiprintf_r+0xf6>
 800586a:	9a07      	ldr	r2, [sp, #28]
 800586c:	4654      	mov	r4, sl
 800586e:	2000      	movs	r0, #0
 8005870:	f04f 0c0a 	mov.w	ip, #10
 8005874:	4621      	mov	r1, r4
 8005876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800587a:	3b30      	subs	r3, #48	; 0x30
 800587c:	2b09      	cmp	r3, #9
 800587e:	d94e      	bls.n	800591e <_svfiprintf_r+0x17e>
 8005880:	b1b0      	cbz	r0, 80058b0 <_svfiprintf_r+0x110>
 8005882:	9207      	str	r2, [sp, #28]
 8005884:	e014      	b.n	80058b0 <_svfiprintf_r+0x110>
 8005886:	eba0 0308 	sub.w	r3, r0, r8
 800588a:	fa09 f303 	lsl.w	r3, r9, r3
 800588e:	4313      	orrs	r3, r2
 8005890:	9304      	str	r3, [sp, #16]
 8005892:	46a2      	mov	sl, r4
 8005894:	e7d2      	b.n	800583c <_svfiprintf_r+0x9c>
 8005896:	9b03      	ldr	r3, [sp, #12]
 8005898:	1d19      	adds	r1, r3, #4
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	9103      	str	r1, [sp, #12]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	bfbb      	ittet	lt
 80058a2:	425b      	neglt	r3, r3
 80058a4:	f042 0202 	orrlt.w	r2, r2, #2
 80058a8:	9307      	strge	r3, [sp, #28]
 80058aa:	9307      	strlt	r3, [sp, #28]
 80058ac:	bfb8      	it	lt
 80058ae:	9204      	strlt	r2, [sp, #16]
 80058b0:	7823      	ldrb	r3, [r4, #0]
 80058b2:	2b2e      	cmp	r3, #46	; 0x2e
 80058b4:	d10c      	bne.n	80058d0 <_svfiprintf_r+0x130>
 80058b6:	7863      	ldrb	r3, [r4, #1]
 80058b8:	2b2a      	cmp	r3, #42	; 0x2a
 80058ba:	d135      	bne.n	8005928 <_svfiprintf_r+0x188>
 80058bc:	9b03      	ldr	r3, [sp, #12]
 80058be:	1d1a      	adds	r2, r3, #4
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	9203      	str	r2, [sp, #12]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	bfb8      	it	lt
 80058c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80058cc:	3402      	adds	r4, #2
 80058ce:	9305      	str	r3, [sp, #20]
 80058d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800599c <_svfiprintf_r+0x1fc>
 80058d4:	7821      	ldrb	r1, [r4, #0]
 80058d6:	2203      	movs	r2, #3
 80058d8:	4650      	mov	r0, sl
 80058da:	f7fa fc79 	bl	80001d0 <memchr>
 80058de:	b140      	cbz	r0, 80058f2 <_svfiprintf_r+0x152>
 80058e0:	2340      	movs	r3, #64	; 0x40
 80058e2:	eba0 000a 	sub.w	r0, r0, sl
 80058e6:	fa03 f000 	lsl.w	r0, r3, r0
 80058ea:	9b04      	ldr	r3, [sp, #16]
 80058ec:	4303      	orrs	r3, r0
 80058ee:	3401      	adds	r4, #1
 80058f0:	9304      	str	r3, [sp, #16]
 80058f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058f6:	4826      	ldr	r0, [pc, #152]	; (8005990 <_svfiprintf_r+0x1f0>)
 80058f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058fc:	2206      	movs	r2, #6
 80058fe:	f7fa fc67 	bl	80001d0 <memchr>
 8005902:	2800      	cmp	r0, #0
 8005904:	d038      	beq.n	8005978 <_svfiprintf_r+0x1d8>
 8005906:	4b23      	ldr	r3, [pc, #140]	; (8005994 <_svfiprintf_r+0x1f4>)
 8005908:	bb1b      	cbnz	r3, 8005952 <_svfiprintf_r+0x1b2>
 800590a:	9b03      	ldr	r3, [sp, #12]
 800590c:	3307      	adds	r3, #7
 800590e:	f023 0307 	bic.w	r3, r3, #7
 8005912:	3308      	adds	r3, #8
 8005914:	9303      	str	r3, [sp, #12]
 8005916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005918:	4433      	add	r3, r6
 800591a:	9309      	str	r3, [sp, #36]	; 0x24
 800591c:	e767      	b.n	80057ee <_svfiprintf_r+0x4e>
 800591e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005922:	460c      	mov	r4, r1
 8005924:	2001      	movs	r0, #1
 8005926:	e7a5      	b.n	8005874 <_svfiprintf_r+0xd4>
 8005928:	2300      	movs	r3, #0
 800592a:	3401      	adds	r4, #1
 800592c:	9305      	str	r3, [sp, #20]
 800592e:	4619      	mov	r1, r3
 8005930:	f04f 0c0a 	mov.w	ip, #10
 8005934:	4620      	mov	r0, r4
 8005936:	f810 2b01 	ldrb.w	r2, [r0], #1
 800593a:	3a30      	subs	r2, #48	; 0x30
 800593c:	2a09      	cmp	r2, #9
 800593e:	d903      	bls.n	8005948 <_svfiprintf_r+0x1a8>
 8005940:	2b00      	cmp	r3, #0
 8005942:	d0c5      	beq.n	80058d0 <_svfiprintf_r+0x130>
 8005944:	9105      	str	r1, [sp, #20]
 8005946:	e7c3      	b.n	80058d0 <_svfiprintf_r+0x130>
 8005948:	fb0c 2101 	mla	r1, ip, r1, r2
 800594c:	4604      	mov	r4, r0
 800594e:	2301      	movs	r3, #1
 8005950:	e7f0      	b.n	8005934 <_svfiprintf_r+0x194>
 8005952:	ab03      	add	r3, sp, #12
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	462a      	mov	r2, r5
 8005958:	4b0f      	ldr	r3, [pc, #60]	; (8005998 <_svfiprintf_r+0x1f8>)
 800595a:	a904      	add	r1, sp, #16
 800595c:	4638      	mov	r0, r7
 800595e:	f3af 8000 	nop.w
 8005962:	1c42      	adds	r2, r0, #1
 8005964:	4606      	mov	r6, r0
 8005966:	d1d6      	bne.n	8005916 <_svfiprintf_r+0x176>
 8005968:	89ab      	ldrh	r3, [r5, #12]
 800596a:	065b      	lsls	r3, r3, #25
 800596c:	f53f af2c 	bmi.w	80057c8 <_svfiprintf_r+0x28>
 8005970:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005972:	b01d      	add	sp, #116	; 0x74
 8005974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005978:	ab03      	add	r3, sp, #12
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	462a      	mov	r2, r5
 800597e:	4b06      	ldr	r3, [pc, #24]	; (8005998 <_svfiprintf_r+0x1f8>)
 8005980:	a904      	add	r1, sp, #16
 8005982:	4638      	mov	r0, r7
 8005984:	f000 f87a 	bl	8005a7c <_printf_i>
 8005988:	e7eb      	b.n	8005962 <_svfiprintf_r+0x1c2>
 800598a:	bf00      	nop
 800598c:	080064f8 	.word	0x080064f8
 8005990:	08006502 	.word	0x08006502
 8005994:	00000000 	.word	0x00000000
 8005998:	080056e9 	.word	0x080056e9
 800599c:	080064fe 	.word	0x080064fe

080059a0 <_printf_common>:
 80059a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059a4:	4616      	mov	r6, r2
 80059a6:	4699      	mov	r9, r3
 80059a8:	688a      	ldr	r2, [r1, #8]
 80059aa:	690b      	ldr	r3, [r1, #16]
 80059ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059b0:	4293      	cmp	r3, r2
 80059b2:	bfb8      	it	lt
 80059b4:	4613      	movlt	r3, r2
 80059b6:	6033      	str	r3, [r6, #0]
 80059b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059bc:	4607      	mov	r7, r0
 80059be:	460c      	mov	r4, r1
 80059c0:	b10a      	cbz	r2, 80059c6 <_printf_common+0x26>
 80059c2:	3301      	adds	r3, #1
 80059c4:	6033      	str	r3, [r6, #0]
 80059c6:	6823      	ldr	r3, [r4, #0]
 80059c8:	0699      	lsls	r1, r3, #26
 80059ca:	bf42      	ittt	mi
 80059cc:	6833      	ldrmi	r3, [r6, #0]
 80059ce:	3302      	addmi	r3, #2
 80059d0:	6033      	strmi	r3, [r6, #0]
 80059d2:	6825      	ldr	r5, [r4, #0]
 80059d4:	f015 0506 	ands.w	r5, r5, #6
 80059d8:	d106      	bne.n	80059e8 <_printf_common+0x48>
 80059da:	f104 0a19 	add.w	sl, r4, #25
 80059de:	68e3      	ldr	r3, [r4, #12]
 80059e0:	6832      	ldr	r2, [r6, #0]
 80059e2:	1a9b      	subs	r3, r3, r2
 80059e4:	42ab      	cmp	r3, r5
 80059e6:	dc26      	bgt.n	8005a36 <_printf_common+0x96>
 80059e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80059ec:	1e13      	subs	r3, r2, #0
 80059ee:	6822      	ldr	r2, [r4, #0]
 80059f0:	bf18      	it	ne
 80059f2:	2301      	movne	r3, #1
 80059f4:	0692      	lsls	r2, r2, #26
 80059f6:	d42b      	bmi.n	8005a50 <_printf_common+0xb0>
 80059f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059fc:	4649      	mov	r1, r9
 80059fe:	4638      	mov	r0, r7
 8005a00:	47c0      	blx	r8
 8005a02:	3001      	adds	r0, #1
 8005a04:	d01e      	beq.n	8005a44 <_printf_common+0xa4>
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	68e5      	ldr	r5, [r4, #12]
 8005a0a:	6832      	ldr	r2, [r6, #0]
 8005a0c:	f003 0306 	and.w	r3, r3, #6
 8005a10:	2b04      	cmp	r3, #4
 8005a12:	bf08      	it	eq
 8005a14:	1aad      	subeq	r5, r5, r2
 8005a16:	68a3      	ldr	r3, [r4, #8]
 8005a18:	6922      	ldr	r2, [r4, #16]
 8005a1a:	bf0c      	ite	eq
 8005a1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a20:	2500      	movne	r5, #0
 8005a22:	4293      	cmp	r3, r2
 8005a24:	bfc4      	itt	gt
 8005a26:	1a9b      	subgt	r3, r3, r2
 8005a28:	18ed      	addgt	r5, r5, r3
 8005a2a:	2600      	movs	r6, #0
 8005a2c:	341a      	adds	r4, #26
 8005a2e:	42b5      	cmp	r5, r6
 8005a30:	d11a      	bne.n	8005a68 <_printf_common+0xc8>
 8005a32:	2000      	movs	r0, #0
 8005a34:	e008      	b.n	8005a48 <_printf_common+0xa8>
 8005a36:	2301      	movs	r3, #1
 8005a38:	4652      	mov	r2, sl
 8005a3a:	4649      	mov	r1, r9
 8005a3c:	4638      	mov	r0, r7
 8005a3e:	47c0      	blx	r8
 8005a40:	3001      	adds	r0, #1
 8005a42:	d103      	bne.n	8005a4c <_printf_common+0xac>
 8005a44:	f04f 30ff 	mov.w	r0, #4294967295
 8005a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a4c:	3501      	adds	r5, #1
 8005a4e:	e7c6      	b.n	80059de <_printf_common+0x3e>
 8005a50:	18e1      	adds	r1, r4, r3
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	2030      	movs	r0, #48	; 0x30
 8005a56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a5a:	4422      	add	r2, r4
 8005a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a64:	3302      	adds	r3, #2
 8005a66:	e7c7      	b.n	80059f8 <_printf_common+0x58>
 8005a68:	2301      	movs	r3, #1
 8005a6a:	4622      	mov	r2, r4
 8005a6c:	4649      	mov	r1, r9
 8005a6e:	4638      	mov	r0, r7
 8005a70:	47c0      	blx	r8
 8005a72:	3001      	adds	r0, #1
 8005a74:	d0e6      	beq.n	8005a44 <_printf_common+0xa4>
 8005a76:	3601      	adds	r6, #1
 8005a78:	e7d9      	b.n	8005a2e <_printf_common+0x8e>
	...

08005a7c <_printf_i>:
 8005a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a80:	460c      	mov	r4, r1
 8005a82:	4691      	mov	r9, r2
 8005a84:	7e27      	ldrb	r7, [r4, #24]
 8005a86:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005a88:	2f78      	cmp	r7, #120	; 0x78
 8005a8a:	4680      	mov	r8, r0
 8005a8c:	469a      	mov	sl, r3
 8005a8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a92:	d807      	bhi.n	8005aa4 <_printf_i+0x28>
 8005a94:	2f62      	cmp	r7, #98	; 0x62
 8005a96:	d80a      	bhi.n	8005aae <_printf_i+0x32>
 8005a98:	2f00      	cmp	r7, #0
 8005a9a:	f000 80d8 	beq.w	8005c4e <_printf_i+0x1d2>
 8005a9e:	2f58      	cmp	r7, #88	; 0x58
 8005aa0:	f000 80a3 	beq.w	8005bea <_printf_i+0x16e>
 8005aa4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005aa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005aac:	e03a      	b.n	8005b24 <_printf_i+0xa8>
 8005aae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ab2:	2b15      	cmp	r3, #21
 8005ab4:	d8f6      	bhi.n	8005aa4 <_printf_i+0x28>
 8005ab6:	a001      	add	r0, pc, #4	; (adr r0, 8005abc <_printf_i+0x40>)
 8005ab8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005abc:	08005b15 	.word	0x08005b15
 8005ac0:	08005b29 	.word	0x08005b29
 8005ac4:	08005aa5 	.word	0x08005aa5
 8005ac8:	08005aa5 	.word	0x08005aa5
 8005acc:	08005aa5 	.word	0x08005aa5
 8005ad0:	08005aa5 	.word	0x08005aa5
 8005ad4:	08005b29 	.word	0x08005b29
 8005ad8:	08005aa5 	.word	0x08005aa5
 8005adc:	08005aa5 	.word	0x08005aa5
 8005ae0:	08005aa5 	.word	0x08005aa5
 8005ae4:	08005aa5 	.word	0x08005aa5
 8005ae8:	08005c35 	.word	0x08005c35
 8005aec:	08005b59 	.word	0x08005b59
 8005af0:	08005c17 	.word	0x08005c17
 8005af4:	08005aa5 	.word	0x08005aa5
 8005af8:	08005aa5 	.word	0x08005aa5
 8005afc:	08005c57 	.word	0x08005c57
 8005b00:	08005aa5 	.word	0x08005aa5
 8005b04:	08005b59 	.word	0x08005b59
 8005b08:	08005aa5 	.word	0x08005aa5
 8005b0c:	08005aa5 	.word	0x08005aa5
 8005b10:	08005c1f 	.word	0x08005c1f
 8005b14:	680b      	ldr	r3, [r1, #0]
 8005b16:	1d1a      	adds	r2, r3, #4
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	600a      	str	r2, [r1, #0]
 8005b1c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b24:	2301      	movs	r3, #1
 8005b26:	e0a3      	b.n	8005c70 <_printf_i+0x1f4>
 8005b28:	6825      	ldr	r5, [r4, #0]
 8005b2a:	6808      	ldr	r0, [r1, #0]
 8005b2c:	062e      	lsls	r6, r5, #24
 8005b2e:	f100 0304 	add.w	r3, r0, #4
 8005b32:	d50a      	bpl.n	8005b4a <_printf_i+0xce>
 8005b34:	6805      	ldr	r5, [r0, #0]
 8005b36:	600b      	str	r3, [r1, #0]
 8005b38:	2d00      	cmp	r5, #0
 8005b3a:	da03      	bge.n	8005b44 <_printf_i+0xc8>
 8005b3c:	232d      	movs	r3, #45	; 0x2d
 8005b3e:	426d      	negs	r5, r5
 8005b40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b44:	485e      	ldr	r0, [pc, #376]	; (8005cc0 <_printf_i+0x244>)
 8005b46:	230a      	movs	r3, #10
 8005b48:	e019      	b.n	8005b7e <_printf_i+0x102>
 8005b4a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005b4e:	6805      	ldr	r5, [r0, #0]
 8005b50:	600b      	str	r3, [r1, #0]
 8005b52:	bf18      	it	ne
 8005b54:	b22d      	sxthne	r5, r5
 8005b56:	e7ef      	b.n	8005b38 <_printf_i+0xbc>
 8005b58:	680b      	ldr	r3, [r1, #0]
 8005b5a:	6825      	ldr	r5, [r4, #0]
 8005b5c:	1d18      	adds	r0, r3, #4
 8005b5e:	6008      	str	r0, [r1, #0]
 8005b60:	0628      	lsls	r0, r5, #24
 8005b62:	d501      	bpl.n	8005b68 <_printf_i+0xec>
 8005b64:	681d      	ldr	r5, [r3, #0]
 8005b66:	e002      	b.n	8005b6e <_printf_i+0xf2>
 8005b68:	0669      	lsls	r1, r5, #25
 8005b6a:	d5fb      	bpl.n	8005b64 <_printf_i+0xe8>
 8005b6c:	881d      	ldrh	r5, [r3, #0]
 8005b6e:	4854      	ldr	r0, [pc, #336]	; (8005cc0 <_printf_i+0x244>)
 8005b70:	2f6f      	cmp	r7, #111	; 0x6f
 8005b72:	bf0c      	ite	eq
 8005b74:	2308      	moveq	r3, #8
 8005b76:	230a      	movne	r3, #10
 8005b78:	2100      	movs	r1, #0
 8005b7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b7e:	6866      	ldr	r6, [r4, #4]
 8005b80:	60a6      	str	r6, [r4, #8]
 8005b82:	2e00      	cmp	r6, #0
 8005b84:	bfa2      	ittt	ge
 8005b86:	6821      	ldrge	r1, [r4, #0]
 8005b88:	f021 0104 	bicge.w	r1, r1, #4
 8005b8c:	6021      	strge	r1, [r4, #0]
 8005b8e:	b90d      	cbnz	r5, 8005b94 <_printf_i+0x118>
 8005b90:	2e00      	cmp	r6, #0
 8005b92:	d04d      	beq.n	8005c30 <_printf_i+0x1b4>
 8005b94:	4616      	mov	r6, r2
 8005b96:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b9a:	fb03 5711 	mls	r7, r3, r1, r5
 8005b9e:	5dc7      	ldrb	r7, [r0, r7]
 8005ba0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ba4:	462f      	mov	r7, r5
 8005ba6:	42bb      	cmp	r3, r7
 8005ba8:	460d      	mov	r5, r1
 8005baa:	d9f4      	bls.n	8005b96 <_printf_i+0x11a>
 8005bac:	2b08      	cmp	r3, #8
 8005bae:	d10b      	bne.n	8005bc8 <_printf_i+0x14c>
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	07df      	lsls	r7, r3, #31
 8005bb4:	d508      	bpl.n	8005bc8 <_printf_i+0x14c>
 8005bb6:	6923      	ldr	r3, [r4, #16]
 8005bb8:	6861      	ldr	r1, [r4, #4]
 8005bba:	4299      	cmp	r1, r3
 8005bbc:	bfde      	ittt	le
 8005bbe:	2330      	movle	r3, #48	; 0x30
 8005bc0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005bc4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005bc8:	1b92      	subs	r2, r2, r6
 8005bca:	6122      	str	r2, [r4, #16]
 8005bcc:	f8cd a000 	str.w	sl, [sp]
 8005bd0:	464b      	mov	r3, r9
 8005bd2:	aa03      	add	r2, sp, #12
 8005bd4:	4621      	mov	r1, r4
 8005bd6:	4640      	mov	r0, r8
 8005bd8:	f7ff fee2 	bl	80059a0 <_printf_common>
 8005bdc:	3001      	adds	r0, #1
 8005bde:	d14c      	bne.n	8005c7a <_printf_i+0x1fe>
 8005be0:	f04f 30ff 	mov.w	r0, #4294967295
 8005be4:	b004      	add	sp, #16
 8005be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bea:	4835      	ldr	r0, [pc, #212]	; (8005cc0 <_printf_i+0x244>)
 8005bec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005bf0:	6823      	ldr	r3, [r4, #0]
 8005bf2:	680e      	ldr	r6, [r1, #0]
 8005bf4:	061f      	lsls	r7, r3, #24
 8005bf6:	f856 5b04 	ldr.w	r5, [r6], #4
 8005bfa:	600e      	str	r6, [r1, #0]
 8005bfc:	d514      	bpl.n	8005c28 <_printf_i+0x1ac>
 8005bfe:	07d9      	lsls	r1, r3, #31
 8005c00:	bf44      	itt	mi
 8005c02:	f043 0320 	orrmi.w	r3, r3, #32
 8005c06:	6023      	strmi	r3, [r4, #0]
 8005c08:	b91d      	cbnz	r5, 8005c12 <_printf_i+0x196>
 8005c0a:	6823      	ldr	r3, [r4, #0]
 8005c0c:	f023 0320 	bic.w	r3, r3, #32
 8005c10:	6023      	str	r3, [r4, #0]
 8005c12:	2310      	movs	r3, #16
 8005c14:	e7b0      	b.n	8005b78 <_printf_i+0xfc>
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	f043 0320 	orr.w	r3, r3, #32
 8005c1c:	6023      	str	r3, [r4, #0]
 8005c1e:	2378      	movs	r3, #120	; 0x78
 8005c20:	4828      	ldr	r0, [pc, #160]	; (8005cc4 <_printf_i+0x248>)
 8005c22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c26:	e7e3      	b.n	8005bf0 <_printf_i+0x174>
 8005c28:	065e      	lsls	r6, r3, #25
 8005c2a:	bf48      	it	mi
 8005c2c:	b2ad      	uxthmi	r5, r5
 8005c2e:	e7e6      	b.n	8005bfe <_printf_i+0x182>
 8005c30:	4616      	mov	r6, r2
 8005c32:	e7bb      	b.n	8005bac <_printf_i+0x130>
 8005c34:	680b      	ldr	r3, [r1, #0]
 8005c36:	6826      	ldr	r6, [r4, #0]
 8005c38:	6960      	ldr	r0, [r4, #20]
 8005c3a:	1d1d      	adds	r5, r3, #4
 8005c3c:	600d      	str	r5, [r1, #0]
 8005c3e:	0635      	lsls	r5, r6, #24
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	d501      	bpl.n	8005c48 <_printf_i+0x1cc>
 8005c44:	6018      	str	r0, [r3, #0]
 8005c46:	e002      	b.n	8005c4e <_printf_i+0x1d2>
 8005c48:	0671      	lsls	r1, r6, #25
 8005c4a:	d5fb      	bpl.n	8005c44 <_printf_i+0x1c8>
 8005c4c:	8018      	strh	r0, [r3, #0]
 8005c4e:	2300      	movs	r3, #0
 8005c50:	6123      	str	r3, [r4, #16]
 8005c52:	4616      	mov	r6, r2
 8005c54:	e7ba      	b.n	8005bcc <_printf_i+0x150>
 8005c56:	680b      	ldr	r3, [r1, #0]
 8005c58:	1d1a      	adds	r2, r3, #4
 8005c5a:	600a      	str	r2, [r1, #0]
 8005c5c:	681e      	ldr	r6, [r3, #0]
 8005c5e:	6862      	ldr	r2, [r4, #4]
 8005c60:	2100      	movs	r1, #0
 8005c62:	4630      	mov	r0, r6
 8005c64:	f7fa fab4 	bl	80001d0 <memchr>
 8005c68:	b108      	cbz	r0, 8005c6e <_printf_i+0x1f2>
 8005c6a:	1b80      	subs	r0, r0, r6
 8005c6c:	6060      	str	r0, [r4, #4]
 8005c6e:	6863      	ldr	r3, [r4, #4]
 8005c70:	6123      	str	r3, [r4, #16]
 8005c72:	2300      	movs	r3, #0
 8005c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c78:	e7a8      	b.n	8005bcc <_printf_i+0x150>
 8005c7a:	6923      	ldr	r3, [r4, #16]
 8005c7c:	4632      	mov	r2, r6
 8005c7e:	4649      	mov	r1, r9
 8005c80:	4640      	mov	r0, r8
 8005c82:	47d0      	blx	sl
 8005c84:	3001      	adds	r0, #1
 8005c86:	d0ab      	beq.n	8005be0 <_printf_i+0x164>
 8005c88:	6823      	ldr	r3, [r4, #0]
 8005c8a:	079b      	lsls	r3, r3, #30
 8005c8c:	d413      	bmi.n	8005cb6 <_printf_i+0x23a>
 8005c8e:	68e0      	ldr	r0, [r4, #12]
 8005c90:	9b03      	ldr	r3, [sp, #12]
 8005c92:	4298      	cmp	r0, r3
 8005c94:	bfb8      	it	lt
 8005c96:	4618      	movlt	r0, r3
 8005c98:	e7a4      	b.n	8005be4 <_printf_i+0x168>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	4632      	mov	r2, r6
 8005c9e:	4649      	mov	r1, r9
 8005ca0:	4640      	mov	r0, r8
 8005ca2:	47d0      	blx	sl
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	d09b      	beq.n	8005be0 <_printf_i+0x164>
 8005ca8:	3501      	adds	r5, #1
 8005caa:	68e3      	ldr	r3, [r4, #12]
 8005cac:	9903      	ldr	r1, [sp, #12]
 8005cae:	1a5b      	subs	r3, r3, r1
 8005cb0:	42ab      	cmp	r3, r5
 8005cb2:	dcf2      	bgt.n	8005c9a <_printf_i+0x21e>
 8005cb4:	e7eb      	b.n	8005c8e <_printf_i+0x212>
 8005cb6:	2500      	movs	r5, #0
 8005cb8:	f104 0619 	add.w	r6, r4, #25
 8005cbc:	e7f5      	b.n	8005caa <_printf_i+0x22e>
 8005cbe:	bf00      	nop
 8005cc0:	08006509 	.word	0x08006509
 8005cc4:	0800651a 	.word	0x0800651a

08005cc8 <_putc_r>:
 8005cc8:	b570      	push	{r4, r5, r6, lr}
 8005cca:	460d      	mov	r5, r1
 8005ccc:	4614      	mov	r4, r2
 8005cce:	4606      	mov	r6, r0
 8005cd0:	b118      	cbz	r0, 8005cda <_putc_r+0x12>
 8005cd2:	6983      	ldr	r3, [r0, #24]
 8005cd4:	b90b      	cbnz	r3, 8005cda <_putc_r+0x12>
 8005cd6:	f7ff fc0d 	bl	80054f4 <__sinit>
 8005cda:	4b1c      	ldr	r3, [pc, #112]	; (8005d4c <_putc_r+0x84>)
 8005cdc:	429c      	cmp	r4, r3
 8005cde:	d124      	bne.n	8005d2a <_putc_r+0x62>
 8005ce0:	6874      	ldr	r4, [r6, #4]
 8005ce2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ce4:	07d8      	lsls	r0, r3, #31
 8005ce6:	d405      	bmi.n	8005cf4 <_putc_r+0x2c>
 8005ce8:	89a3      	ldrh	r3, [r4, #12]
 8005cea:	0599      	lsls	r1, r3, #22
 8005cec:	d402      	bmi.n	8005cf4 <_putc_r+0x2c>
 8005cee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cf0:	f7ff fc9e 	bl	8005630 <__retarget_lock_acquire_recursive>
 8005cf4:	68a3      	ldr	r3, [r4, #8]
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	60a3      	str	r3, [r4, #8]
 8005cfc:	da05      	bge.n	8005d0a <_putc_r+0x42>
 8005cfe:	69a2      	ldr	r2, [r4, #24]
 8005d00:	4293      	cmp	r3, r2
 8005d02:	db1c      	blt.n	8005d3e <_putc_r+0x76>
 8005d04:	b2eb      	uxtb	r3, r5
 8005d06:	2b0a      	cmp	r3, #10
 8005d08:	d019      	beq.n	8005d3e <_putc_r+0x76>
 8005d0a:	6823      	ldr	r3, [r4, #0]
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	6022      	str	r2, [r4, #0]
 8005d10:	701d      	strb	r5, [r3, #0]
 8005d12:	b2ed      	uxtb	r5, r5
 8005d14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d16:	07da      	lsls	r2, r3, #31
 8005d18:	d405      	bmi.n	8005d26 <_putc_r+0x5e>
 8005d1a:	89a3      	ldrh	r3, [r4, #12]
 8005d1c:	059b      	lsls	r3, r3, #22
 8005d1e:	d402      	bmi.n	8005d26 <_putc_r+0x5e>
 8005d20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d22:	f7ff fc86 	bl	8005632 <__retarget_lock_release_recursive>
 8005d26:	4628      	mov	r0, r5
 8005d28:	bd70      	pop	{r4, r5, r6, pc}
 8005d2a:	4b09      	ldr	r3, [pc, #36]	; (8005d50 <_putc_r+0x88>)
 8005d2c:	429c      	cmp	r4, r3
 8005d2e:	d101      	bne.n	8005d34 <_putc_r+0x6c>
 8005d30:	68b4      	ldr	r4, [r6, #8]
 8005d32:	e7d6      	b.n	8005ce2 <_putc_r+0x1a>
 8005d34:	4b07      	ldr	r3, [pc, #28]	; (8005d54 <_putc_r+0x8c>)
 8005d36:	429c      	cmp	r4, r3
 8005d38:	bf08      	it	eq
 8005d3a:	68f4      	ldreq	r4, [r6, #12]
 8005d3c:	e7d1      	b.n	8005ce2 <_putc_r+0x1a>
 8005d3e:	4629      	mov	r1, r5
 8005d40:	4622      	mov	r2, r4
 8005d42:	4630      	mov	r0, r6
 8005d44:	f000 f85c 	bl	8005e00 <__swbuf_r>
 8005d48:	4605      	mov	r5, r0
 8005d4a:	e7e3      	b.n	8005d14 <_putc_r+0x4c>
 8005d4c:	080064b8 	.word	0x080064b8
 8005d50:	080064d8 	.word	0x080064d8
 8005d54:	08006498 	.word	0x08006498

08005d58 <_sbrk_r>:
 8005d58:	b538      	push	{r3, r4, r5, lr}
 8005d5a:	4d06      	ldr	r5, [pc, #24]	; (8005d74 <_sbrk_r+0x1c>)
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	4604      	mov	r4, r0
 8005d60:	4608      	mov	r0, r1
 8005d62:	602b      	str	r3, [r5, #0]
 8005d64:	f7fb fcec 	bl	8001740 <_sbrk>
 8005d68:	1c43      	adds	r3, r0, #1
 8005d6a:	d102      	bne.n	8005d72 <_sbrk_r+0x1a>
 8005d6c:	682b      	ldr	r3, [r5, #0]
 8005d6e:	b103      	cbz	r3, 8005d72 <_sbrk_r+0x1a>
 8005d70:	6023      	str	r3, [r4, #0]
 8005d72:	bd38      	pop	{r3, r4, r5, pc}
 8005d74:	20000c90 	.word	0x20000c90

08005d78 <__sread>:
 8005d78:	b510      	push	{r4, lr}
 8005d7a:	460c      	mov	r4, r1
 8005d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d80:	f000 fb02 	bl	8006388 <_read_r>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	bfab      	itete	ge
 8005d88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d8a:	89a3      	ldrhlt	r3, [r4, #12]
 8005d8c:	181b      	addge	r3, r3, r0
 8005d8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d92:	bfac      	ite	ge
 8005d94:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d96:	81a3      	strhlt	r3, [r4, #12]
 8005d98:	bd10      	pop	{r4, pc}

08005d9a <__swrite>:
 8005d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d9e:	461f      	mov	r7, r3
 8005da0:	898b      	ldrh	r3, [r1, #12]
 8005da2:	05db      	lsls	r3, r3, #23
 8005da4:	4605      	mov	r5, r0
 8005da6:	460c      	mov	r4, r1
 8005da8:	4616      	mov	r6, r2
 8005daa:	d505      	bpl.n	8005db8 <__swrite+0x1e>
 8005dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db0:	2302      	movs	r3, #2
 8005db2:	2200      	movs	r2, #0
 8005db4:	f000 f9c8 	bl	8006148 <_lseek_r>
 8005db8:	89a3      	ldrh	r3, [r4, #12]
 8005dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005dc2:	81a3      	strh	r3, [r4, #12]
 8005dc4:	4632      	mov	r2, r6
 8005dc6:	463b      	mov	r3, r7
 8005dc8:	4628      	mov	r0, r5
 8005dca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dce:	f000 b869 	b.w	8005ea4 <_write_r>

08005dd2 <__sseek>:
 8005dd2:	b510      	push	{r4, lr}
 8005dd4:	460c      	mov	r4, r1
 8005dd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dda:	f000 f9b5 	bl	8006148 <_lseek_r>
 8005dde:	1c43      	adds	r3, r0, #1
 8005de0:	89a3      	ldrh	r3, [r4, #12]
 8005de2:	bf15      	itete	ne
 8005de4:	6560      	strne	r0, [r4, #84]	; 0x54
 8005de6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005dea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005dee:	81a3      	strheq	r3, [r4, #12]
 8005df0:	bf18      	it	ne
 8005df2:	81a3      	strhne	r3, [r4, #12]
 8005df4:	bd10      	pop	{r4, pc}

08005df6 <__sclose>:
 8005df6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dfa:	f000 b8d3 	b.w	8005fa4 <_close_r>
	...

08005e00 <__swbuf_r>:
 8005e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e02:	460e      	mov	r6, r1
 8005e04:	4614      	mov	r4, r2
 8005e06:	4605      	mov	r5, r0
 8005e08:	b118      	cbz	r0, 8005e12 <__swbuf_r+0x12>
 8005e0a:	6983      	ldr	r3, [r0, #24]
 8005e0c:	b90b      	cbnz	r3, 8005e12 <__swbuf_r+0x12>
 8005e0e:	f7ff fb71 	bl	80054f4 <__sinit>
 8005e12:	4b21      	ldr	r3, [pc, #132]	; (8005e98 <__swbuf_r+0x98>)
 8005e14:	429c      	cmp	r4, r3
 8005e16:	d12b      	bne.n	8005e70 <__swbuf_r+0x70>
 8005e18:	686c      	ldr	r4, [r5, #4]
 8005e1a:	69a3      	ldr	r3, [r4, #24]
 8005e1c:	60a3      	str	r3, [r4, #8]
 8005e1e:	89a3      	ldrh	r3, [r4, #12]
 8005e20:	071a      	lsls	r2, r3, #28
 8005e22:	d52f      	bpl.n	8005e84 <__swbuf_r+0x84>
 8005e24:	6923      	ldr	r3, [r4, #16]
 8005e26:	b36b      	cbz	r3, 8005e84 <__swbuf_r+0x84>
 8005e28:	6923      	ldr	r3, [r4, #16]
 8005e2a:	6820      	ldr	r0, [r4, #0]
 8005e2c:	1ac0      	subs	r0, r0, r3
 8005e2e:	6963      	ldr	r3, [r4, #20]
 8005e30:	b2f6      	uxtb	r6, r6
 8005e32:	4283      	cmp	r3, r0
 8005e34:	4637      	mov	r7, r6
 8005e36:	dc04      	bgt.n	8005e42 <__swbuf_r+0x42>
 8005e38:	4621      	mov	r1, r4
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	f000 f948 	bl	80060d0 <_fflush_r>
 8005e40:	bb30      	cbnz	r0, 8005e90 <__swbuf_r+0x90>
 8005e42:	68a3      	ldr	r3, [r4, #8]
 8005e44:	3b01      	subs	r3, #1
 8005e46:	60a3      	str	r3, [r4, #8]
 8005e48:	6823      	ldr	r3, [r4, #0]
 8005e4a:	1c5a      	adds	r2, r3, #1
 8005e4c:	6022      	str	r2, [r4, #0]
 8005e4e:	701e      	strb	r6, [r3, #0]
 8005e50:	6963      	ldr	r3, [r4, #20]
 8005e52:	3001      	adds	r0, #1
 8005e54:	4283      	cmp	r3, r0
 8005e56:	d004      	beq.n	8005e62 <__swbuf_r+0x62>
 8005e58:	89a3      	ldrh	r3, [r4, #12]
 8005e5a:	07db      	lsls	r3, r3, #31
 8005e5c:	d506      	bpl.n	8005e6c <__swbuf_r+0x6c>
 8005e5e:	2e0a      	cmp	r6, #10
 8005e60:	d104      	bne.n	8005e6c <__swbuf_r+0x6c>
 8005e62:	4621      	mov	r1, r4
 8005e64:	4628      	mov	r0, r5
 8005e66:	f000 f933 	bl	80060d0 <_fflush_r>
 8005e6a:	b988      	cbnz	r0, 8005e90 <__swbuf_r+0x90>
 8005e6c:	4638      	mov	r0, r7
 8005e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e70:	4b0a      	ldr	r3, [pc, #40]	; (8005e9c <__swbuf_r+0x9c>)
 8005e72:	429c      	cmp	r4, r3
 8005e74:	d101      	bne.n	8005e7a <__swbuf_r+0x7a>
 8005e76:	68ac      	ldr	r4, [r5, #8]
 8005e78:	e7cf      	b.n	8005e1a <__swbuf_r+0x1a>
 8005e7a:	4b09      	ldr	r3, [pc, #36]	; (8005ea0 <__swbuf_r+0xa0>)
 8005e7c:	429c      	cmp	r4, r3
 8005e7e:	bf08      	it	eq
 8005e80:	68ec      	ldreq	r4, [r5, #12]
 8005e82:	e7ca      	b.n	8005e1a <__swbuf_r+0x1a>
 8005e84:	4621      	mov	r1, r4
 8005e86:	4628      	mov	r0, r5
 8005e88:	f000 f81e 	bl	8005ec8 <__swsetup_r>
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	d0cb      	beq.n	8005e28 <__swbuf_r+0x28>
 8005e90:	f04f 37ff 	mov.w	r7, #4294967295
 8005e94:	e7ea      	b.n	8005e6c <__swbuf_r+0x6c>
 8005e96:	bf00      	nop
 8005e98:	080064b8 	.word	0x080064b8
 8005e9c:	080064d8 	.word	0x080064d8
 8005ea0:	08006498 	.word	0x08006498

08005ea4 <_write_r>:
 8005ea4:	b538      	push	{r3, r4, r5, lr}
 8005ea6:	4d07      	ldr	r5, [pc, #28]	; (8005ec4 <_write_r+0x20>)
 8005ea8:	4604      	mov	r4, r0
 8005eaa:	4608      	mov	r0, r1
 8005eac:	4611      	mov	r1, r2
 8005eae:	2200      	movs	r2, #0
 8005eb0:	602a      	str	r2, [r5, #0]
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	f7fb fbf3 	bl	800169e <_write>
 8005eb8:	1c43      	adds	r3, r0, #1
 8005eba:	d102      	bne.n	8005ec2 <_write_r+0x1e>
 8005ebc:	682b      	ldr	r3, [r5, #0]
 8005ebe:	b103      	cbz	r3, 8005ec2 <_write_r+0x1e>
 8005ec0:	6023      	str	r3, [r4, #0]
 8005ec2:	bd38      	pop	{r3, r4, r5, pc}
 8005ec4:	20000c90 	.word	0x20000c90

08005ec8 <__swsetup_r>:
 8005ec8:	4b32      	ldr	r3, [pc, #200]	; (8005f94 <__swsetup_r+0xcc>)
 8005eca:	b570      	push	{r4, r5, r6, lr}
 8005ecc:	681d      	ldr	r5, [r3, #0]
 8005ece:	4606      	mov	r6, r0
 8005ed0:	460c      	mov	r4, r1
 8005ed2:	b125      	cbz	r5, 8005ede <__swsetup_r+0x16>
 8005ed4:	69ab      	ldr	r3, [r5, #24]
 8005ed6:	b913      	cbnz	r3, 8005ede <__swsetup_r+0x16>
 8005ed8:	4628      	mov	r0, r5
 8005eda:	f7ff fb0b 	bl	80054f4 <__sinit>
 8005ede:	4b2e      	ldr	r3, [pc, #184]	; (8005f98 <__swsetup_r+0xd0>)
 8005ee0:	429c      	cmp	r4, r3
 8005ee2:	d10f      	bne.n	8005f04 <__swsetup_r+0x3c>
 8005ee4:	686c      	ldr	r4, [r5, #4]
 8005ee6:	89a3      	ldrh	r3, [r4, #12]
 8005ee8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005eec:	0719      	lsls	r1, r3, #28
 8005eee:	d42c      	bmi.n	8005f4a <__swsetup_r+0x82>
 8005ef0:	06dd      	lsls	r5, r3, #27
 8005ef2:	d411      	bmi.n	8005f18 <__swsetup_r+0x50>
 8005ef4:	2309      	movs	r3, #9
 8005ef6:	6033      	str	r3, [r6, #0]
 8005ef8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005efc:	81a3      	strh	r3, [r4, #12]
 8005efe:	f04f 30ff 	mov.w	r0, #4294967295
 8005f02:	e03e      	b.n	8005f82 <__swsetup_r+0xba>
 8005f04:	4b25      	ldr	r3, [pc, #148]	; (8005f9c <__swsetup_r+0xd4>)
 8005f06:	429c      	cmp	r4, r3
 8005f08:	d101      	bne.n	8005f0e <__swsetup_r+0x46>
 8005f0a:	68ac      	ldr	r4, [r5, #8]
 8005f0c:	e7eb      	b.n	8005ee6 <__swsetup_r+0x1e>
 8005f0e:	4b24      	ldr	r3, [pc, #144]	; (8005fa0 <__swsetup_r+0xd8>)
 8005f10:	429c      	cmp	r4, r3
 8005f12:	bf08      	it	eq
 8005f14:	68ec      	ldreq	r4, [r5, #12]
 8005f16:	e7e6      	b.n	8005ee6 <__swsetup_r+0x1e>
 8005f18:	0758      	lsls	r0, r3, #29
 8005f1a:	d512      	bpl.n	8005f42 <__swsetup_r+0x7a>
 8005f1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f1e:	b141      	cbz	r1, 8005f32 <__swsetup_r+0x6a>
 8005f20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f24:	4299      	cmp	r1, r3
 8005f26:	d002      	beq.n	8005f2e <__swsetup_r+0x66>
 8005f28:	4630      	mov	r0, r6
 8005f2a:	f000 f9b7 	bl	800629c <_free_r>
 8005f2e:	2300      	movs	r3, #0
 8005f30:	6363      	str	r3, [r4, #52]	; 0x34
 8005f32:	89a3      	ldrh	r3, [r4, #12]
 8005f34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f38:	81a3      	strh	r3, [r4, #12]
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	6063      	str	r3, [r4, #4]
 8005f3e:	6923      	ldr	r3, [r4, #16]
 8005f40:	6023      	str	r3, [r4, #0]
 8005f42:	89a3      	ldrh	r3, [r4, #12]
 8005f44:	f043 0308 	orr.w	r3, r3, #8
 8005f48:	81a3      	strh	r3, [r4, #12]
 8005f4a:	6923      	ldr	r3, [r4, #16]
 8005f4c:	b94b      	cbnz	r3, 8005f62 <__swsetup_r+0x9a>
 8005f4e:	89a3      	ldrh	r3, [r4, #12]
 8005f50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f58:	d003      	beq.n	8005f62 <__swsetup_r+0x9a>
 8005f5a:	4621      	mov	r1, r4
 8005f5c:	4630      	mov	r0, r6
 8005f5e:	f000 f929 	bl	80061b4 <__smakebuf_r>
 8005f62:	89a0      	ldrh	r0, [r4, #12]
 8005f64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f68:	f010 0301 	ands.w	r3, r0, #1
 8005f6c:	d00a      	beq.n	8005f84 <__swsetup_r+0xbc>
 8005f6e:	2300      	movs	r3, #0
 8005f70:	60a3      	str	r3, [r4, #8]
 8005f72:	6963      	ldr	r3, [r4, #20]
 8005f74:	425b      	negs	r3, r3
 8005f76:	61a3      	str	r3, [r4, #24]
 8005f78:	6923      	ldr	r3, [r4, #16]
 8005f7a:	b943      	cbnz	r3, 8005f8e <__swsetup_r+0xc6>
 8005f7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f80:	d1ba      	bne.n	8005ef8 <__swsetup_r+0x30>
 8005f82:	bd70      	pop	{r4, r5, r6, pc}
 8005f84:	0781      	lsls	r1, r0, #30
 8005f86:	bf58      	it	pl
 8005f88:	6963      	ldrpl	r3, [r4, #20]
 8005f8a:	60a3      	str	r3, [r4, #8]
 8005f8c:	e7f4      	b.n	8005f78 <__swsetup_r+0xb0>
 8005f8e:	2000      	movs	r0, #0
 8005f90:	e7f7      	b.n	8005f82 <__swsetup_r+0xba>
 8005f92:	bf00      	nop
 8005f94:	200009e0 	.word	0x200009e0
 8005f98:	080064b8 	.word	0x080064b8
 8005f9c:	080064d8 	.word	0x080064d8
 8005fa0:	08006498 	.word	0x08006498

08005fa4 <_close_r>:
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	4d06      	ldr	r5, [pc, #24]	; (8005fc0 <_close_r+0x1c>)
 8005fa8:	2300      	movs	r3, #0
 8005faa:	4604      	mov	r4, r0
 8005fac:	4608      	mov	r0, r1
 8005fae:	602b      	str	r3, [r5, #0]
 8005fb0:	f7fb fb91 	bl	80016d6 <_close>
 8005fb4:	1c43      	adds	r3, r0, #1
 8005fb6:	d102      	bne.n	8005fbe <_close_r+0x1a>
 8005fb8:	682b      	ldr	r3, [r5, #0]
 8005fba:	b103      	cbz	r3, 8005fbe <_close_r+0x1a>
 8005fbc:	6023      	str	r3, [r4, #0]
 8005fbe:	bd38      	pop	{r3, r4, r5, pc}
 8005fc0:	20000c90 	.word	0x20000c90

08005fc4 <__sflush_r>:
 8005fc4:	898a      	ldrh	r2, [r1, #12]
 8005fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fca:	4605      	mov	r5, r0
 8005fcc:	0710      	lsls	r0, r2, #28
 8005fce:	460c      	mov	r4, r1
 8005fd0:	d458      	bmi.n	8006084 <__sflush_r+0xc0>
 8005fd2:	684b      	ldr	r3, [r1, #4]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	dc05      	bgt.n	8005fe4 <__sflush_r+0x20>
 8005fd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	dc02      	bgt.n	8005fe4 <__sflush_r+0x20>
 8005fde:	2000      	movs	r0, #0
 8005fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fe4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fe6:	2e00      	cmp	r6, #0
 8005fe8:	d0f9      	beq.n	8005fde <__sflush_r+0x1a>
 8005fea:	2300      	movs	r3, #0
 8005fec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005ff0:	682f      	ldr	r7, [r5, #0]
 8005ff2:	602b      	str	r3, [r5, #0]
 8005ff4:	d032      	beq.n	800605c <__sflush_r+0x98>
 8005ff6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005ff8:	89a3      	ldrh	r3, [r4, #12]
 8005ffa:	075a      	lsls	r2, r3, #29
 8005ffc:	d505      	bpl.n	800600a <__sflush_r+0x46>
 8005ffe:	6863      	ldr	r3, [r4, #4]
 8006000:	1ac0      	subs	r0, r0, r3
 8006002:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006004:	b10b      	cbz	r3, 800600a <__sflush_r+0x46>
 8006006:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006008:	1ac0      	subs	r0, r0, r3
 800600a:	2300      	movs	r3, #0
 800600c:	4602      	mov	r2, r0
 800600e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006010:	6a21      	ldr	r1, [r4, #32]
 8006012:	4628      	mov	r0, r5
 8006014:	47b0      	blx	r6
 8006016:	1c43      	adds	r3, r0, #1
 8006018:	89a3      	ldrh	r3, [r4, #12]
 800601a:	d106      	bne.n	800602a <__sflush_r+0x66>
 800601c:	6829      	ldr	r1, [r5, #0]
 800601e:	291d      	cmp	r1, #29
 8006020:	d82c      	bhi.n	800607c <__sflush_r+0xb8>
 8006022:	4a2a      	ldr	r2, [pc, #168]	; (80060cc <__sflush_r+0x108>)
 8006024:	40ca      	lsrs	r2, r1
 8006026:	07d6      	lsls	r6, r2, #31
 8006028:	d528      	bpl.n	800607c <__sflush_r+0xb8>
 800602a:	2200      	movs	r2, #0
 800602c:	6062      	str	r2, [r4, #4]
 800602e:	04d9      	lsls	r1, r3, #19
 8006030:	6922      	ldr	r2, [r4, #16]
 8006032:	6022      	str	r2, [r4, #0]
 8006034:	d504      	bpl.n	8006040 <__sflush_r+0x7c>
 8006036:	1c42      	adds	r2, r0, #1
 8006038:	d101      	bne.n	800603e <__sflush_r+0x7a>
 800603a:	682b      	ldr	r3, [r5, #0]
 800603c:	b903      	cbnz	r3, 8006040 <__sflush_r+0x7c>
 800603e:	6560      	str	r0, [r4, #84]	; 0x54
 8006040:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006042:	602f      	str	r7, [r5, #0]
 8006044:	2900      	cmp	r1, #0
 8006046:	d0ca      	beq.n	8005fde <__sflush_r+0x1a>
 8006048:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800604c:	4299      	cmp	r1, r3
 800604e:	d002      	beq.n	8006056 <__sflush_r+0x92>
 8006050:	4628      	mov	r0, r5
 8006052:	f000 f923 	bl	800629c <_free_r>
 8006056:	2000      	movs	r0, #0
 8006058:	6360      	str	r0, [r4, #52]	; 0x34
 800605a:	e7c1      	b.n	8005fe0 <__sflush_r+0x1c>
 800605c:	6a21      	ldr	r1, [r4, #32]
 800605e:	2301      	movs	r3, #1
 8006060:	4628      	mov	r0, r5
 8006062:	47b0      	blx	r6
 8006064:	1c41      	adds	r1, r0, #1
 8006066:	d1c7      	bne.n	8005ff8 <__sflush_r+0x34>
 8006068:	682b      	ldr	r3, [r5, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d0c4      	beq.n	8005ff8 <__sflush_r+0x34>
 800606e:	2b1d      	cmp	r3, #29
 8006070:	d001      	beq.n	8006076 <__sflush_r+0xb2>
 8006072:	2b16      	cmp	r3, #22
 8006074:	d101      	bne.n	800607a <__sflush_r+0xb6>
 8006076:	602f      	str	r7, [r5, #0]
 8006078:	e7b1      	b.n	8005fde <__sflush_r+0x1a>
 800607a:	89a3      	ldrh	r3, [r4, #12]
 800607c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006080:	81a3      	strh	r3, [r4, #12]
 8006082:	e7ad      	b.n	8005fe0 <__sflush_r+0x1c>
 8006084:	690f      	ldr	r7, [r1, #16]
 8006086:	2f00      	cmp	r7, #0
 8006088:	d0a9      	beq.n	8005fde <__sflush_r+0x1a>
 800608a:	0793      	lsls	r3, r2, #30
 800608c:	680e      	ldr	r6, [r1, #0]
 800608e:	bf08      	it	eq
 8006090:	694b      	ldreq	r3, [r1, #20]
 8006092:	600f      	str	r7, [r1, #0]
 8006094:	bf18      	it	ne
 8006096:	2300      	movne	r3, #0
 8006098:	eba6 0807 	sub.w	r8, r6, r7
 800609c:	608b      	str	r3, [r1, #8]
 800609e:	f1b8 0f00 	cmp.w	r8, #0
 80060a2:	dd9c      	ble.n	8005fde <__sflush_r+0x1a>
 80060a4:	6a21      	ldr	r1, [r4, #32]
 80060a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80060a8:	4643      	mov	r3, r8
 80060aa:	463a      	mov	r2, r7
 80060ac:	4628      	mov	r0, r5
 80060ae:	47b0      	blx	r6
 80060b0:	2800      	cmp	r0, #0
 80060b2:	dc06      	bgt.n	80060c2 <__sflush_r+0xfe>
 80060b4:	89a3      	ldrh	r3, [r4, #12]
 80060b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060ba:	81a3      	strh	r3, [r4, #12]
 80060bc:	f04f 30ff 	mov.w	r0, #4294967295
 80060c0:	e78e      	b.n	8005fe0 <__sflush_r+0x1c>
 80060c2:	4407      	add	r7, r0
 80060c4:	eba8 0800 	sub.w	r8, r8, r0
 80060c8:	e7e9      	b.n	800609e <__sflush_r+0xda>
 80060ca:	bf00      	nop
 80060cc:	20400001 	.word	0x20400001

080060d0 <_fflush_r>:
 80060d0:	b538      	push	{r3, r4, r5, lr}
 80060d2:	690b      	ldr	r3, [r1, #16]
 80060d4:	4605      	mov	r5, r0
 80060d6:	460c      	mov	r4, r1
 80060d8:	b913      	cbnz	r3, 80060e0 <_fflush_r+0x10>
 80060da:	2500      	movs	r5, #0
 80060dc:	4628      	mov	r0, r5
 80060de:	bd38      	pop	{r3, r4, r5, pc}
 80060e0:	b118      	cbz	r0, 80060ea <_fflush_r+0x1a>
 80060e2:	6983      	ldr	r3, [r0, #24]
 80060e4:	b90b      	cbnz	r3, 80060ea <_fflush_r+0x1a>
 80060e6:	f7ff fa05 	bl	80054f4 <__sinit>
 80060ea:	4b14      	ldr	r3, [pc, #80]	; (800613c <_fflush_r+0x6c>)
 80060ec:	429c      	cmp	r4, r3
 80060ee:	d11b      	bne.n	8006128 <_fflush_r+0x58>
 80060f0:	686c      	ldr	r4, [r5, #4]
 80060f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d0ef      	beq.n	80060da <_fflush_r+0xa>
 80060fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80060fc:	07d0      	lsls	r0, r2, #31
 80060fe:	d404      	bmi.n	800610a <_fflush_r+0x3a>
 8006100:	0599      	lsls	r1, r3, #22
 8006102:	d402      	bmi.n	800610a <_fflush_r+0x3a>
 8006104:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006106:	f7ff fa93 	bl	8005630 <__retarget_lock_acquire_recursive>
 800610a:	4628      	mov	r0, r5
 800610c:	4621      	mov	r1, r4
 800610e:	f7ff ff59 	bl	8005fc4 <__sflush_r>
 8006112:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006114:	07da      	lsls	r2, r3, #31
 8006116:	4605      	mov	r5, r0
 8006118:	d4e0      	bmi.n	80060dc <_fflush_r+0xc>
 800611a:	89a3      	ldrh	r3, [r4, #12]
 800611c:	059b      	lsls	r3, r3, #22
 800611e:	d4dd      	bmi.n	80060dc <_fflush_r+0xc>
 8006120:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006122:	f7ff fa86 	bl	8005632 <__retarget_lock_release_recursive>
 8006126:	e7d9      	b.n	80060dc <_fflush_r+0xc>
 8006128:	4b05      	ldr	r3, [pc, #20]	; (8006140 <_fflush_r+0x70>)
 800612a:	429c      	cmp	r4, r3
 800612c:	d101      	bne.n	8006132 <_fflush_r+0x62>
 800612e:	68ac      	ldr	r4, [r5, #8]
 8006130:	e7df      	b.n	80060f2 <_fflush_r+0x22>
 8006132:	4b04      	ldr	r3, [pc, #16]	; (8006144 <_fflush_r+0x74>)
 8006134:	429c      	cmp	r4, r3
 8006136:	bf08      	it	eq
 8006138:	68ec      	ldreq	r4, [r5, #12]
 800613a:	e7da      	b.n	80060f2 <_fflush_r+0x22>
 800613c:	080064b8 	.word	0x080064b8
 8006140:	080064d8 	.word	0x080064d8
 8006144:	08006498 	.word	0x08006498

08006148 <_lseek_r>:
 8006148:	b538      	push	{r3, r4, r5, lr}
 800614a:	4d07      	ldr	r5, [pc, #28]	; (8006168 <_lseek_r+0x20>)
 800614c:	4604      	mov	r4, r0
 800614e:	4608      	mov	r0, r1
 8006150:	4611      	mov	r1, r2
 8006152:	2200      	movs	r2, #0
 8006154:	602a      	str	r2, [r5, #0]
 8006156:	461a      	mov	r2, r3
 8006158:	f7fb fae4 	bl	8001724 <_lseek>
 800615c:	1c43      	adds	r3, r0, #1
 800615e:	d102      	bne.n	8006166 <_lseek_r+0x1e>
 8006160:	682b      	ldr	r3, [r5, #0]
 8006162:	b103      	cbz	r3, 8006166 <_lseek_r+0x1e>
 8006164:	6023      	str	r3, [r4, #0]
 8006166:	bd38      	pop	{r3, r4, r5, pc}
 8006168:	20000c90 	.word	0x20000c90

0800616c <__swhatbuf_r>:
 800616c:	b570      	push	{r4, r5, r6, lr}
 800616e:	460e      	mov	r6, r1
 8006170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006174:	2900      	cmp	r1, #0
 8006176:	b096      	sub	sp, #88	; 0x58
 8006178:	4614      	mov	r4, r2
 800617a:	461d      	mov	r5, r3
 800617c:	da07      	bge.n	800618e <__swhatbuf_r+0x22>
 800617e:	2300      	movs	r3, #0
 8006180:	602b      	str	r3, [r5, #0]
 8006182:	89b3      	ldrh	r3, [r6, #12]
 8006184:	061a      	lsls	r2, r3, #24
 8006186:	d410      	bmi.n	80061aa <__swhatbuf_r+0x3e>
 8006188:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800618c:	e00e      	b.n	80061ac <__swhatbuf_r+0x40>
 800618e:	466a      	mov	r2, sp
 8006190:	f000 f90c 	bl	80063ac <_fstat_r>
 8006194:	2800      	cmp	r0, #0
 8006196:	dbf2      	blt.n	800617e <__swhatbuf_r+0x12>
 8006198:	9a01      	ldr	r2, [sp, #4]
 800619a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800619e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80061a2:	425a      	negs	r2, r3
 80061a4:	415a      	adcs	r2, r3
 80061a6:	602a      	str	r2, [r5, #0]
 80061a8:	e7ee      	b.n	8006188 <__swhatbuf_r+0x1c>
 80061aa:	2340      	movs	r3, #64	; 0x40
 80061ac:	2000      	movs	r0, #0
 80061ae:	6023      	str	r3, [r4, #0]
 80061b0:	b016      	add	sp, #88	; 0x58
 80061b2:	bd70      	pop	{r4, r5, r6, pc}

080061b4 <__smakebuf_r>:
 80061b4:	898b      	ldrh	r3, [r1, #12]
 80061b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80061b8:	079d      	lsls	r5, r3, #30
 80061ba:	4606      	mov	r6, r0
 80061bc:	460c      	mov	r4, r1
 80061be:	d507      	bpl.n	80061d0 <__smakebuf_r+0x1c>
 80061c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80061c4:	6023      	str	r3, [r4, #0]
 80061c6:	6123      	str	r3, [r4, #16]
 80061c8:	2301      	movs	r3, #1
 80061ca:	6163      	str	r3, [r4, #20]
 80061cc:	b002      	add	sp, #8
 80061ce:	bd70      	pop	{r4, r5, r6, pc}
 80061d0:	ab01      	add	r3, sp, #4
 80061d2:	466a      	mov	r2, sp
 80061d4:	f7ff ffca 	bl	800616c <__swhatbuf_r>
 80061d8:	9900      	ldr	r1, [sp, #0]
 80061da:	4605      	mov	r5, r0
 80061dc:	4630      	mov	r0, r6
 80061de:	f7ff fa29 	bl	8005634 <_malloc_r>
 80061e2:	b948      	cbnz	r0, 80061f8 <__smakebuf_r+0x44>
 80061e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061e8:	059a      	lsls	r2, r3, #22
 80061ea:	d4ef      	bmi.n	80061cc <__smakebuf_r+0x18>
 80061ec:	f023 0303 	bic.w	r3, r3, #3
 80061f0:	f043 0302 	orr.w	r3, r3, #2
 80061f4:	81a3      	strh	r3, [r4, #12]
 80061f6:	e7e3      	b.n	80061c0 <__smakebuf_r+0xc>
 80061f8:	4b0d      	ldr	r3, [pc, #52]	; (8006230 <__smakebuf_r+0x7c>)
 80061fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80061fc:	89a3      	ldrh	r3, [r4, #12]
 80061fe:	6020      	str	r0, [r4, #0]
 8006200:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006204:	81a3      	strh	r3, [r4, #12]
 8006206:	9b00      	ldr	r3, [sp, #0]
 8006208:	6163      	str	r3, [r4, #20]
 800620a:	9b01      	ldr	r3, [sp, #4]
 800620c:	6120      	str	r0, [r4, #16]
 800620e:	b15b      	cbz	r3, 8006228 <__smakebuf_r+0x74>
 8006210:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006214:	4630      	mov	r0, r6
 8006216:	f000 f8db 	bl	80063d0 <_isatty_r>
 800621a:	b128      	cbz	r0, 8006228 <__smakebuf_r+0x74>
 800621c:	89a3      	ldrh	r3, [r4, #12]
 800621e:	f023 0303 	bic.w	r3, r3, #3
 8006222:	f043 0301 	orr.w	r3, r3, #1
 8006226:	81a3      	strh	r3, [r4, #12]
 8006228:	89a0      	ldrh	r0, [r4, #12]
 800622a:	4305      	orrs	r5, r0
 800622c:	81a5      	strh	r5, [r4, #12]
 800622e:	e7cd      	b.n	80061cc <__smakebuf_r+0x18>
 8006230:	0800548d 	.word	0x0800548d

08006234 <memcpy>:
 8006234:	440a      	add	r2, r1
 8006236:	4291      	cmp	r1, r2
 8006238:	f100 33ff 	add.w	r3, r0, #4294967295
 800623c:	d100      	bne.n	8006240 <memcpy+0xc>
 800623e:	4770      	bx	lr
 8006240:	b510      	push	{r4, lr}
 8006242:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006246:	f803 4f01 	strb.w	r4, [r3, #1]!
 800624a:	4291      	cmp	r1, r2
 800624c:	d1f9      	bne.n	8006242 <memcpy+0xe>
 800624e:	bd10      	pop	{r4, pc}

08006250 <memmove>:
 8006250:	4288      	cmp	r0, r1
 8006252:	b510      	push	{r4, lr}
 8006254:	eb01 0402 	add.w	r4, r1, r2
 8006258:	d902      	bls.n	8006260 <memmove+0x10>
 800625a:	4284      	cmp	r4, r0
 800625c:	4623      	mov	r3, r4
 800625e:	d807      	bhi.n	8006270 <memmove+0x20>
 8006260:	1e43      	subs	r3, r0, #1
 8006262:	42a1      	cmp	r1, r4
 8006264:	d008      	beq.n	8006278 <memmove+0x28>
 8006266:	f811 2b01 	ldrb.w	r2, [r1], #1
 800626a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800626e:	e7f8      	b.n	8006262 <memmove+0x12>
 8006270:	4402      	add	r2, r0
 8006272:	4601      	mov	r1, r0
 8006274:	428a      	cmp	r2, r1
 8006276:	d100      	bne.n	800627a <memmove+0x2a>
 8006278:	bd10      	pop	{r4, pc}
 800627a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800627e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006282:	e7f7      	b.n	8006274 <memmove+0x24>

08006284 <__malloc_lock>:
 8006284:	4801      	ldr	r0, [pc, #4]	; (800628c <__malloc_lock+0x8>)
 8006286:	f7ff b9d3 	b.w	8005630 <__retarget_lock_acquire_recursive>
 800628a:	bf00      	nop
 800628c:	20000c88 	.word	0x20000c88

08006290 <__malloc_unlock>:
 8006290:	4801      	ldr	r0, [pc, #4]	; (8006298 <__malloc_unlock+0x8>)
 8006292:	f7ff b9ce 	b.w	8005632 <__retarget_lock_release_recursive>
 8006296:	bf00      	nop
 8006298:	20000c88 	.word	0x20000c88

0800629c <_free_r>:
 800629c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800629e:	2900      	cmp	r1, #0
 80062a0:	d048      	beq.n	8006334 <_free_r+0x98>
 80062a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062a6:	9001      	str	r0, [sp, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f1a1 0404 	sub.w	r4, r1, #4
 80062ae:	bfb8      	it	lt
 80062b0:	18e4      	addlt	r4, r4, r3
 80062b2:	f7ff ffe7 	bl	8006284 <__malloc_lock>
 80062b6:	4a20      	ldr	r2, [pc, #128]	; (8006338 <_free_r+0x9c>)
 80062b8:	9801      	ldr	r0, [sp, #4]
 80062ba:	6813      	ldr	r3, [r2, #0]
 80062bc:	4615      	mov	r5, r2
 80062be:	b933      	cbnz	r3, 80062ce <_free_r+0x32>
 80062c0:	6063      	str	r3, [r4, #4]
 80062c2:	6014      	str	r4, [r2, #0]
 80062c4:	b003      	add	sp, #12
 80062c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062ca:	f7ff bfe1 	b.w	8006290 <__malloc_unlock>
 80062ce:	42a3      	cmp	r3, r4
 80062d0:	d90b      	bls.n	80062ea <_free_r+0x4e>
 80062d2:	6821      	ldr	r1, [r4, #0]
 80062d4:	1862      	adds	r2, r4, r1
 80062d6:	4293      	cmp	r3, r2
 80062d8:	bf04      	itt	eq
 80062da:	681a      	ldreq	r2, [r3, #0]
 80062dc:	685b      	ldreq	r3, [r3, #4]
 80062de:	6063      	str	r3, [r4, #4]
 80062e0:	bf04      	itt	eq
 80062e2:	1852      	addeq	r2, r2, r1
 80062e4:	6022      	streq	r2, [r4, #0]
 80062e6:	602c      	str	r4, [r5, #0]
 80062e8:	e7ec      	b.n	80062c4 <_free_r+0x28>
 80062ea:	461a      	mov	r2, r3
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	b10b      	cbz	r3, 80062f4 <_free_r+0x58>
 80062f0:	42a3      	cmp	r3, r4
 80062f2:	d9fa      	bls.n	80062ea <_free_r+0x4e>
 80062f4:	6811      	ldr	r1, [r2, #0]
 80062f6:	1855      	adds	r5, r2, r1
 80062f8:	42a5      	cmp	r5, r4
 80062fa:	d10b      	bne.n	8006314 <_free_r+0x78>
 80062fc:	6824      	ldr	r4, [r4, #0]
 80062fe:	4421      	add	r1, r4
 8006300:	1854      	adds	r4, r2, r1
 8006302:	42a3      	cmp	r3, r4
 8006304:	6011      	str	r1, [r2, #0]
 8006306:	d1dd      	bne.n	80062c4 <_free_r+0x28>
 8006308:	681c      	ldr	r4, [r3, #0]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	6053      	str	r3, [r2, #4]
 800630e:	4421      	add	r1, r4
 8006310:	6011      	str	r1, [r2, #0]
 8006312:	e7d7      	b.n	80062c4 <_free_r+0x28>
 8006314:	d902      	bls.n	800631c <_free_r+0x80>
 8006316:	230c      	movs	r3, #12
 8006318:	6003      	str	r3, [r0, #0]
 800631a:	e7d3      	b.n	80062c4 <_free_r+0x28>
 800631c:	6825      	ldr	r5, [r4, #0]
 800631e:	1961      	adds	r1, r4, r5
 8006320:	428b      	cmp	r3, r1
 8006322:	bf04      	itt	eq
 8006324:	6819      	ldreq	r1, [r3, #0]
 8006326:	685b      	ldreq	r3, [r3, #4]
 8006328:	6063      	str	r3, [r4, #4]
 800632a:	bf04      	itt	eq
 800632c:	1949      	addeq	r1, r1, r5
 800632e:	6021      	streq	r1, [r4, #0]
 8006330:	6054      	str	r4, [r2, #4]
 8006332:	e7c7      	b.n	80062c4 <_free_r+0x28>
 8006334:	b003      	add	sp, #12
 8006336:	bd30      	pop	{r4, r5, pc}
 8006338:	20000a6c 	.word	0x20000a6c

0800633c <_realloc_r>:
 800633c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633e:	4607      	mov	r7, r0
 8006340:	4614      	mov	r4, r2
 8006342:	460e      	mov	r6, r1
 8006344:	b921      	cbnz	r1, 8006350 <_realloc_r+0x14>
 8006346:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800634a:	4611      	mov	r1, r2
 800634c:	f7ff b972 	b.w	8005634 <_malloc_r>
 8006350:	b922      	cbnz	r2, 800635c <_realloc_r+0x20>
 8006352:	f7ff ffa3 	bl	800629c <_free_r>
 8006356:	4625      	mov	r5, r4
 8006358:	4628      	mov	r0, r5
 800635a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800635c:	f000 f848 	bl	80063f0 <_malloc_usable_size_r>
 8006360:	42a0      	cmp	r0, r4
 8006362:	d20f      	bcs.n	8006384 <_realloc_r+0x48>
 8006364:	4621      	mov	r1, r4
 8006366:	4638      	mov	r0, r7
 8006368:	f7ff f964 	bl	8005634 <_malloc_r>
 800636c:	4605      	mov	r5, r0
 800636e:	2800      	cmp	r0, #0
 8006370:	d0f2      	beq.n	8006358 <_realloc_r+0x1c>
 8006372:	4631      	mov	r1, r6
 8006374:	4622      	mov	r2, r4
 8006376:	f7ff ff5d 	bl	8006234 <memcpy>
 800637a:	4631      	mov	r1, r6
 800637c:	4638      	mov	r0, r7
 800637e:	f7ff ff8d 	bl	800629c <_free_r>
 8006382:	e7e9      	b.n	8006358 <_realloc_r+0x1c>
 8006384:	4635      	mov	r5, r6
 8006386:	e7e7      	b.n	8006358 <_realloc_r+0x1c>

08006388 <_read_r>:
 8006388:	b538      	push	{r3, r4, r5, lr}
 800638a:	4d07      	ldr	r5, [pc, #28]	; (80063a8 <_read_r+0x20>)
 800638c:	4604      	mov	r4, r0
 800638e:	4608      	mov	r0, r1
 8006390:	4611      	mov	r1, r2
 8006392:	2200      	movs	r2, #0
 8006394:	602a      	str	r2, [r5, #0]
 8006396:	461a      	mov	r2, r3
 8006398:	f7fb f964 	bl	8001664 <_read>
 800639c:	1c43      	adds	r3, r0, #1
 800639e:	d102      	bne.n	80063a6 <_read_r+0x1e>
 80063a0:	682b      	ldr	r3, [r5, #0]
 80063a2:	b103      	cbz	r3, 80063a6 <_read_r+0x1e>
 80063a4:	6023      	str	r3, [r4, #0]
 80063a6:	bd38      	pop	{r3, r4, r5, pc}
 80063a8:	20000c90 	.word	0x20000c90

080063ac <_fstat_r>:
 80063ac:	b538      	push	{r3, r4, r5, lr}
 80063ae:	4d07      	ldr	r5, [pc, #28]	; (80063cc <_fstat_r+0x20>)
 80063b0:	2300      	movs	r3, #0
 80063b2:	4604      	mov	r4, r0
 80063b4:	4608      	mov	r0, r1
 80063b6:	4611      	mov	r1, r2
 80063b8:	602b      	str	r3, [r5, #0]
 80063ba:	f7fb f998 	bl	80016ee <_fstat>
 80063be:	1c43      	adds	r3, r0, #1
 80063c0:	d102      	bne.n	80063c8 <_fstat_r+0x1c>
 80063c2:	682b      	ldr	r3, [r5, #0]
 80063c4:	b103      	cbz	r3, 80063c8 <_fstat_r+0x1c>
 80063c6:	6023      	str	r3, [r4, #0]
 80063c8:	bd38      	pop	{r3, r4, r5, pc}
 80063ca:	bf00      	nop
 80063cc:	20000c90 	.word	0x20000c90

080063d0 <_isatty_r>:
 80063d0:	b538      	push	{r3, r4, r5, lr}
 80063d2:	4d06      	ldr	r5, [pc, #24]	; (80063ec <_isatty_r+0x1c>)
 80063d4:	2300      	movs	r3, #0
 80063d6:	4604      	mov	r4, r0
 80063d8:	4608      	mov	r0, r1
 80063da:	602b      	str	r3, [r5, #0]
 80063dc:	f7fb f997 	bl	800170e <_isatty>
 80063e0:	1c43      	adds	r3, r0, #1
 80063e2:	d102      	bne.n	80063ea <_isatty_r+0x1a>
 80063e4:	682b      	ldr	r3, [r5, #0]
 80063e6:	b103      	cbz	r3, 80063ea <_isatty_r+0x1a>
 80063e8:	6023      	str	r3, [r4, #0]
 80063ea:	bd38      	pop	{r3, r4, r5, pc}
 80063ec:	20000c90 	.word	0x20000c90

080063f0 <_malloc_usable_size_r>:
 80063f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063f4:	1f18      	subs	r0, r3, #4
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	bfbc      	itt	lt
 80063fa:	580b      	ldrlt	r3, [r1, r0]
 80063fc:	18c0      	addlt	r0, r0, r3
 80063fe:	4770      	bx	lr

08006400 <_init>:
 8006400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006402:	bf00      	nop
 8006404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006406:	bc08      	pop	{r3}
 8006408:	469e      	mov	lr, r3
 800640a:	4770      	bx	lr

0800640c <_fini>:
 800640c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800640e:	bf00      	nop
 8006410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006412:	bc08      	pop	{r3}
 8006414:	469e      	mov	lr, r3
 8006416:	4770      	bx	lr
