============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 21 2020  01:08:10 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock_name)        launch                                         0 R 
in_reg_reg[15][0]/CP                                       0             0 R 
in_reg_reg[15][0]/QN      HS65_LS_DFPRQNX9       1  7.6   41  +150     150 R 
g11637/A                                                        +0     150   
g11637/Z                  HS65_LS_IVX18          6 22.7   37   +45     195 F 
g6308/A                                                         +0     195   
g6308/Z                   HS65_LS_BFX18         22 82.6  107  +118     312 F 
S0[22].U0/e5[0] 
  g18436/B0                                                     +0     312   
  g18436/CO               HS65_LS_HA1X4          1  6.6   50  +122     434 F 
  g18398/A0                                                     +0     434   
  g18398/CO               HS65_LS_FA1X4          1  6.6   66  +161     595 F 
  g18342/A0                                                     +0     595   
  g18342/CO               HS65_LS_FA1X4          1  6.6   66  +168     763 F 
  g18303/A0                                                     +0     763   
  g18303/CO               HS65_LS_FA1X4          1  6.6   66  +168     931 F 
  g18254/A0                                                     +0     931   
  g18254/CO               HS65_LS_FA1X4          1  6.6   63  +168    1099 F 
  g18209/A0                                                     +0    1099   
  g18209/CO               HS65_LS_FA1X4          1  6.6   66  +167    1266 F 
  g18171/A0                                                     +0    1266   
  g18171/CO               HS65_LS_FA1X4          1  6.6   64  +168    1434 F 
  g18139/A0                                                     +0    1435   
  g18139/CO               HS65_LS_FA1X4          1  6.6   66  +167    1602 F 
  g18112/A0                                                     +0    1602   
  g18112/S0               HS65_LS_FA1X4          1  4.2   50  +224    1826 R 
  g18084/A0                                                     +0    1826   
  g18084/S0               HS65_LS_HA1X4          9 40.8  274  +275    2102 R 
  csa_tree_U_S63_add_90_9_groupi/in_0[9] 
    g827/CI                                                     +0    2102   
    g827/S0               HS65_LS_FA1X4          1  6.6   68  +316    2418 R 
    g813/A0                                                     +0    2418   
    g813/S0               HS65_LS_FA1X4          1  6.4   64  +233    2651 R 
    g302/B0                                                     +0    2651   
    g302/S0               HS65_LS_FA1X4          1  5.4   57  +231    2882 R 
  csa_tree_U_S63_add_90_9_groupi/out_0[9] 
  csa_tree_U_S65_add_90_9_groupi/in_0[9] 
    g1018/CI                                                    +0    2882   
    g1018/S0              HS65_LS_FA1X4          1  6.6   67  +229    3111 R 
    g1002/A0                                                    +0    3111   
    g1002/S0              HS65_LS_FA1X4          1  6.4   61  +210    3321 F 
    g282/B0                                                     +0    3321   
    g282/CO               HS65_LS_FA1X4          1  6.6   64  +167    3488 F 
    g281/A0                                                     +0    3488   
    g281/CO               HS65_LS_FA1X4          1  6.6   64  +167    3655 F 
    g280/A0                                                     +0    3655   
    g280/CO               HS65_LS_FA1X4          1  6.6   64  +167    3822 F 
    g279/A0                                                     +0    3822   
    g279/CO               HS65_LS_FA1X4          1  6.6   64  +167    3990 F 
    g278/A0                                                     +0    3990   
    g278/CO               HS65_LS_FA1X4          1  6.6   64  +167    4157 F 
    g277/A0                                                     +0    4157   
    g277/CO               HS65_LS_FA1X4          1  6.6   64  +167    4324 F 
    g276/A0                                                     +0    4324   
    g276/CO               HS65_LS_FA1X4          1  6.3   62  +166    4490 F 
    g275/A                                                      +0    4490   
    g275/Z                HS65_LSS_XOR3X2        1  3.6   92  +155    4644 F 
  csa_tree_U_S65_add_90_9_groupi/out_0[16] 
S0[22].U0/f7[10] 
reg_f7_reg[22][9]/D  <<<  HS65_LS_DFPHQX9                       +0    4645   
reg_f7_reg[22][9]/CP      setup                            0  +185    4830 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)        capture                                    13672 R 
                          adjustments                         -100   13572   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    8742ps 
Start-point  : in_reg_reg[15][0]/CP
End-point    : reg_f7_reg[22][9]/D
