
import sys
from pathlib import Path

parent_dir = Path(__file__).resolve().parents[3]
sys.path.append(str(parent_dir))

from simulator.base_class import ForwardingIF, LatchIF, Stage, Instruction, ICacheEntry, MemRequest, FetchRequest, DecodeType
from simulator.src.mem.Memory import Mem
from dataclasses import dataclass, field
from typing import Any, Dict, List, Optional
from collections import deque
from datetime import datetime
from bitstring import Bits 


class ICacheStage(Stage):
    def __init__(
        self,
        name: str,
        behind_latch: Optional[LatchIF],
        ahead_latch: Optional[LatchIF],
        mem_req_if,
        mem_resp_if,
        cache_config: Dict[str, int],
        forward_ifs_write: Optional[Dict[str, ForwardingIF]] = None,
    ):
        super().__init__(
            name=name,
            behind_latch=behind_latch,
            ahead_latch=ahead_latch,
            forward_ifs_write=forward_ifs_write or {},
        )

        # Cache geometry
        self.cache_size = cache_config.get("cache_size", 32 * 1024)
        self.block_size = cache_config.get("block_size", 64)
        self.assoc = cache_config.get("associativity", 4)
        self.num_sets = self.cache_size // (self.block_size * self.assoc)

        self.cache = {i: [] for i in range(self.num_sets)}

        self.mem_req_if = mem_req_if
        self.mem_resp_if = mem_resp_if

        self.pending_fetch: Optional[Instruction] = None
        self.stalled = False
        self.cycle = 0

    # ---------------- Cache helpers ----------------
    def _fill_cache_line(self, set_idx: int, tag: int, data_bits):
        ways = self.cache[set_idx]
        if len(ways) < self.assoc:
            ways.append(ICacheEntry(tag, data_bits, valid=True))
        else:
            victim = min(ways, key=lambda w: w.last_used)
            victim.tag = tag
            victim.data = data_bits
            victim.valid = True

    def _send_ihit(self, val: bool):
        if "ICache_scheduler_Ihit" in self.forward_ifs_write:
            self.forward_ifs_write["ICache_scheduler_Ihit"].push(val)
        if "ihit" in self.forward_ifs_write:
            self.forward_ifs_write["ihit"].set_wait(not val)

    def _addr_decode(self, pc_int: int):
        block = pc_int // self.block_size
        set_idx = block % self.num_sets
        tag = block // self.num_sets
        return set_idx, tag, block

    def _lookup(self, pc_int: int):
        set_idx, tag, _ = self._addr_decode(pc_int)
        for line in self.cache[set_idx]:
            if line.valid and line.tag == tag:
                line.last_used = self.cycle
                return line
        return None

    def _fill_from_response(self, pc_int: int, data_bits):
        set_idx, tag, _ = self._addr_decode(pc_int)
        self._fill_cache_line(set_idx, tag, data_bits)
        print(f"[ICache] FILL complete: pc=0x{pc_int:X}")

    # ---------------- Main compute ----------------
    def compute(self, input_data=None):
        print(f"[ICache] Received request: {self.behind_latch.snoop()}")

        # STEP 1: Handle incoming memory response (dict FillResponse)
        if self.mem_resp_if.valid:
            if self.mem_resp_if.snoop() is not None:

                resp = self.mem_resp_if.pop()
                print(f"[ICache] Received Response from Memory: {resp}")
                
                pc_int_resp = resp.pc.int if isinstance(resp.pc, Bits) else int(resp.pc)
                data_bits = Bits(resp.packet)

                if data_bits is None:
                    print("[ICache] WARNING: MemResp has no data_bits!")

                self._fill_from_response(pc_int_resp, data_bits)

                print("[ICache] HIT through Memory")
                self._send_ihit(True)
                
                self.stalled = False
                self.pending_fetch = None
                if self.ahead_latch.ready_for_push():
                    self.ahead_latch.push(resp)

                self.cycle += 1
                return
            else:
                print("[ICache] Pass through None Type")
                # send as a pass through for now lol...
                self._send_ihit(None)
                self.stalled = False
                self.pending_fetch = None
                self.cycle += 1
                return
        
        # STEP 2: Stall check
        if self.stalled:
            print("[ICache] Still stalled, skipping new fetch")
            self.cycle += 1
            return

        # STEP 3: No new fetch request
        if not self.behind_latch.valid:
            self.cycle += 1
            return

        # Instruction comes from previous stage
        inst: Instruction = self.behind_latch.snoop()
        pc_int = inst.pc.int if isinstance(inst.pc, Bits) else int(inst.pc)

        # STEP 4: Lookup
        hit_line = self._lookup(pc_int)
        if hit_line:
            self.behind_latch.pop()
            print(f"[ICache] HIT through Cache, warp={inst.warp_id} group={inst.warp_group_id} pc=0x{pc_int:X}")
            self._send_ihit(True)

            inst.packet = hit_line.data

            if self.ahead_latch.ready_for_push():
                self.ahead_latch.push(inst)

            self.cycle += 1
            return

        else:
            # STEP 5: MISS
            print(f"[ICache] MISS warp={inst.warp_id} group={inst.warp_group_id} pc=0x{pc_int:X}")
            self._send_ihit(False)
            self.stalled = True
            self.pending_fetch = inst

            self.behind_latch.pop()

            set_idx, tag, block = self._addr_decode(pc_int)
            block_base = block * self.block_size

            # Send MemReq as dict (addr is BLOCK INDEX here)
            # why did I do this? im fucking dumb

            if self.mem_req_if.ready_for_push:
                print("[ICache] Memrequest ACCEPTED by Memory.")
                self.mem_req_if.push({
                    "addr": block_base,
                    "size": self.block_size,
                    "uuid": block,
                    "pc": pc_int,
                    "warp": inst.warp_id,
                    "warpGroup": inst.warp_group_id,
                    "inst": inst
                })
            else:
                print("[ICache] Memrequest STALLED due to busy Memory")

        self.cycle += 1
        return
