<design_size title="Design Size Report">
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Performance/Pipeline" col5="Optimizations"/>
            <rows>
                <row id="0" col0="layer_top" col1="layer_top.cpp:13" col2="5978" col3="38938" col4="17625" col5="15787">
                    <row id="9" col0="layer1" col1="layer1_layer1.cpp:18" col2="1615" col3="12915" col4="" col5="">
                        <row id="13" col0="load_bias" col1="layer1_utils.cpp:83" col2="16" col3="14" col4="" col5=""/>
                        <row id="16" col0="load_input_tile_slice" col1="layer1_utils.cpp:15" col2="195" col3="52" col4="" col5=""/>
                        <row id="15" col0="load_weight_slice" col1="layer1_utils.cpp:62" col2="33" col3="23" col4="" col5=""/>
                        <row id="11" col0="conv" col1="layer1_layer1.cpp:127" col2="691" col3="12672" col4="" col5=""/>
                        <row id="10" col0="store_output_tile_slice" col1="layer1_utils.cpp:99" col2="443" col3="78" col4="" col5=""/>
                    </row>
                    <row id="1" col0="layer2" col1="layer2_layer2.cpp:19" col2="1615" col3="12923" col4="6254" col5="5805">
                        <row id="14" col0="load_bias" col1="layer2_utils.cpp:84" col2="16" col3="14" col4="" col5=""/>
                        <row id="19" col0="load_input_tile_slice" col1="layer2_utils.cpp:16" col2="195" col3="60" col4="" col5=""/>
                        <row id="3" col0="load_weight_slice" col1="layer2_utils.cpp:63" col2="33" col3="23" col4="" col5=""/>
                        <row id="17" col0="conv" col1="layer2_layer2.cpp:128" col2="691" col3="12672" col4="3556" col5="3566"/>
                        <row id="12" col0="store_output_tile_slice" col1="layer2_utils.cpp:100" col2="443" col3="78" col4="" col5=""/>
                    </row>
                    <row id="8" col0="layer3" col1="layer3_layer3.cpp:10" col2="2483" col3="13061" col4="5475" col5="5030">
                        <row id="18" col0="load_bias" col1="layer3_utils.cpp:84" col2="16" col3="14" col4="" col5=""/>
                        <row id="2" col0="load_input_tile_slice" col1="layer3_utils.cpp:16" col2="195" col3="52" col4="" col5=""/>
                        <row id="4" col0="load_weight_slice" col1="layer3_utils.cpp:63" col2="33" col3="23" col4="" col5=""/>
                        <row id="5" col0="conv" col1="layer3_layer3.cpp:123" col2="691" col3="12672" col4="3372" col5="3376"/>
                        <row id="6" col0="store_output_tile_slice" col1="layer3_utils.cpp:100" col2="289" col3="63" col4="" col5=""/>
                        <row id="7" col0="resnet_add_residual_fm" col1="layer3_utils.cpp:132" col2="1021" col3="160" col4="" col5=""/>
                    </row>
                    <row id="11" col0="conv" col1="layer1_layer1.cpp:127" col2="" col3="" col4="3372" col5="3376"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Description of Compilation Phases">
        <table>
            <keys size="2">Compilation Phase, Description</keys>
            <column name="Compile/Link">All functions are compiled and linked into a single design</column>
            <column name="Unroll/Inline">After user unroll and inline pragmas are applied</column>
            <column name="Performance/Pipeline">After performance and pipeline pragmas are applied</column>
            <column name="Optimizations">After high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

