#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  9 21:13:30 2019
# Process ID: 31282
# Current directory: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch
# Command line: xsim -mode tcl -source {xsim.dir/work.SimpleSumeSwitch_tb#work.glbl/xsim_script.tcl}
# Log file: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/xsim.log
# Journal file: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/xsim.jou
#-----------------------------------------------------------
source xsim.dir/work.SimpleSumeSwitch_tb#work.glbl/xsim_script.tcl
# xsim {work.SimpleSumeSwitch_tb#work.glbl} -autoloadwcfg -runall
Vivado Simulator 2018.2
Time resolution is 1 ps
run -all
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l3.table_l3_t_Wrap_inst.table_l3_t_IntTop_inst.table_l3_t_Lookup_inst.table_l3_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l3/table_l3_t_Wrap_inst/table_l3_t_IntTop_inst/table_l3_t_Lookup_inst/table_l3_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_326  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l3.table_l3_t_Wrap_inst.table_l3_t_IntTop_inst.table_l3_t_Lookup_inst.table_l3_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l3/table_l3_t_Wrap_inst/table_l3_t_IntTop_inst/table_l3_t_Lookup_inst/table_l3_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_326  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l3.table_l3_t_Wrap_inst.table_l3_t_IntTop_inst.table_l3_t_Lookup_inst.table_l3_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l3/table_l3_t_Wrap_inst/table_l3_t_IntTop_inst/table_l3_t_Lookup_inst/table_l3_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_326  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l3.table_l3_t_Wrap_inst.table_l3_t_IntTop_inst.table_l3_t_Lookup_inst.table_l3_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l3/table_l3_t_Wrap_inst/table_l3_t_IntTop_inst/table_l3_t_Lookup_inst/table_l3_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_326  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l3.table_l3_t_Wrap_inst.table_l3_t_IntTop_inst.table_l3_t_Lookup_inst.table_l3_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l3/table_l3_t_Wrap_inst/table_l3_t_IntTop_inst/table_l3_t_Lookup_inst/table_l3_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_326  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l2.table_l2_t_Wrap_inst.table_l2_t_IntTop_inst.table_l2_t_Lookup_inst.table_l2_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l2/table_l2_t_Wrap_inst/table_l2_t_IntTop_inst/table_l2_t_Lookup_inst/table_l2_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_460  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l2.table_l2_t_Wrap_inst.table_l2_t_IntTop_inst.table_l2_t_Lookup_inst.table_l2_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l2/table_l2_t_Wrap_inst/table_l2_t_IntTop_inst/table_l2_t_Lookup_inst/table_l2_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_460  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l2.table_l2_t_Wrap_inst.table_l2_t_IntTop_inst.table_l2_t_Lookup_inst.table_l2_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l2/table_l2_t_Wrap_inst/table_l2_t_IntTop_inst/table_l2_t_Lookup_inst/table_l2_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_460  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l2.table_l2_t_Wrap_inst.table_l2_t_IntTop_inst.table_l2_t_Lookup_inst.table_l2_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l2/table_l2_t_Wrap_inst/table_l2_t_IntTop_inst/table_l2_t_Lookup_inst/table_l2_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_460  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_l2.table_l2_t_Wrap_inst.table_l2_t_IntTop_inst.table_l2_t_Lookup_inst.table_l2_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_l2/table_l2_t_Wrap_inst/table_l2_t_IntTop_inst/table_l2_t_Lookup_inst/table_l2_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_460  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_pifo.table_pifo_t_Wrap_inst.table_pifo_t_IntTop_inst.table_pifo_t_Lookup_inst.table_pifo_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_pifo/table_pifo_t_Wrap_inst/table_pifo_t_IntTop_inst/table_pifo_t_Lookup_inst/table_pifo_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_790  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_pifo.table_pifo_t_Wrap_inst.table_pifo_t_IntTop_inst.table_pifo_t_Lookup_inst.table_pifo_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_pifo/table_pifo_t_Wrap_inst/table_pifo_t_IntTop_inst/table_pifo_t_Lookup_inst/table_pifo_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_790  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_pifo.table_pifo_t_Wrap_inst.table_pifo_t_IntTop_inst.table_pifo_t_Lookup_inst.table_pifo_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_pifo/table_pifo_t_Wrap_inst/table_pifo_t_IntTop_inst/table_pifo_t_Lookup_inst/table_pifo_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_790  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_pifo.table_pifo_t_Wrap_inst.table_pifo_t_IntTop_inst.table_pifo_t_Lookup_inst.table_pifo_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_pifo/table_pifo_t_Wrap_inst/table_pifo_t_IntTop_inst/table_pifo_t_Lookup_inst/table_pifo_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_790  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.table_pifo.table_pifo_t_Wrap_inst.table_pifo_t_IntTop_inst.table_pifo_t_Lookup_inst.table_pifo_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/table_pifo/table_pifo_t_Wrap_inst/table_pifo_t_IntTop_inst/table_pifo_t_Lookup_inst/table_pifo_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_790  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.lookup_table.lookup_table_t_Wrap_inst.lookup_table_t_IntTop_inst.lookup_table_t_Lookup_inst.lookup_table_t_RamR1RW1_KeyValue_inst_0.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/lookup_table/lookup_table_t_Wrap_inst/lookup_table_t_IntTop_inst/lookup_table_t_Lookup_inst/lookup_table_t_RamR1RW1_KeyValue_inst_0/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_926  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.lookup_table.lookup_table_t_Wrap_inst.lookup_table_t_IntTop_inst.lookup_table_t_Lookup_inst.lookup_table_t_RamR1RW1_KeyValue_inst_1.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/lookup_table/lookup_table_t_Wrap_inst/lookup_table_t_IntTop_inst/lookup_table_t_Lookup_inst/lookup_table_t_RamR1RW1_KeyValue_inst_1/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_926  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.lookup_table.lookup_table_t_Wrap_inst.lookup_table_t_IntTop_inst.lookup_table_t_Lookup_inst.lookup_table_t_RamR1RW1_KeyValue_inst_2.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/lookup_table/lookup_table_t_Wrap_inst/lookup_table_t_IntTop_inst/lookup_table_t_Lookup_inst/lookup_table_t_RamR1RW1_KeyValue_inst_2/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_926  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.lookup_table.lookup_table_t_Wrap_inst.lookup_table_t_IntTop_inst.lookup_table_t_Lookup_inst.lookup_table_t_RamR1RW1_KeyValue_inst_3.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/lookup_table/lookup_table_t_Wrap_inst/lookup_table_t_IntTop_inst/lookup_table_t_Lookup_inst/lookup_table_t_RamR1RW1_KeyValue_inst_3/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_926  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.lookup_table.lookup_table_t_Wrap_inst.lookup_table_t_IntTop_inst.lookup_table_t_Lookup_inst.lookup_table_t_RamR1RW1_KeyValue_inst_4.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/lookup_table/lookup_table_t_Wrap_inst/lookup_table_t_IntTop_inst/lookup_table_t_Lookup_inst/lookup_table_t_RamR1RW1_KeyValue_inst_4/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial270_926  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_BRIDGER_for_table_l3_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_BRIDGER_for_table_l3_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3306  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_BRIDGER_for_table_l2_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_BRIDGER_for_table_l2_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3396  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_BRIDGER_for_table_pifo_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_BRIDGER_for_table_pifo_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3396  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_BRIDGER_for_lookup_table_tuple_in_request.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_BRIDGER_for_lookup_table_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3306  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_BRIDGER_for_jk_reg_rw_0_tuple_in_jk_reg_rw_input.myfifo.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_BRIDGER_for_jk_reg_rw_0_tuple_in_jk_reg_rw_input/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3654  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopParser.fk1b53yrrnkxc77k5w_1188.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopParser/fk1b53yrrnkxc77k5w_1188/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3743  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopParser.bq2dq9ym88w7ma945p561ahy6ocen6_117.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopParser/bq2dq9ym88w7ma945p561ahy6ocen6_117/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3773  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopParser.kislkoumgxk7751uo3sa3pyrnc810q_2100.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopParser/kislkoumgxk7751uo3sa3pyrnc810q_2100/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3837  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopParser.etrjbpg8mz8e982ofoucoie7117xc2b_2634.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopParser/etrjbpg8mz8e982ofoucoie7117xc2b_2634/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3921  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.mgeuefezd9y3xopgg7vbb00_1342.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/mgeuefezd9y3xopgg7vbb00_1342/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3743  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.a9quxkeqtf4dxwhwklcxwfks991ttkbk_1064.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/a9quxkeqtf4dxwhwklcxwfks991ttkbk_1064/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3773  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.nj1zd6iomqz6iwtmpjdmuppwj3cbdd_838.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/nj1zd6iomqz6iwtmpjdmuppwj3cbdd_838/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4102  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.f5z6mq0m0aqse8heutx_1041.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/f5z6mq0m0aqse8heutx_1041/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4186  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.zerbsomxmxwrupds7rsfvhjbnq9q5_1919.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/zerbsomxmxwrupds7rsfvhjbnq9q5_1919/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4270  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.yinf0bkcdyygevg9cwra40lg7_450.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/yinf0bkcdyygevg9cwra40lg7_450/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3837  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.jhu8ahhonlov8g31eyayr3w53xfykfdz_522.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/jhu8ahhonlov8g31eyayr3w53xfykfdz_522/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3921  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.qm14ierbntu0mj43nr6w5fw_1875.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/qm14ierbntu0mj43nr6w5fw_1875/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4522  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.rcufgbgqkiyykh1hejyxa1n6qlh_2119.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/rcufgbgqkiyykh1hejyxa1n6qlh_2119/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3743  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.x45dbx87urkr1gmfi2_146.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/x45dbx87urkr1gmfi2_146/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3773  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.w6096r2wadi93rh60ndiwi64732u3w_1451.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/w6096r2wadi93rh60ndiwi64732u3w_1451/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4711  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.smae5bz9p1icefh3m117hg1tysnh4qs7_625.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/smae5bz9p1icefh3m117hg1tysnh4qs7_625/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4270  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.q8wmpbbwnfv062bmrvm9_1040.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/q8wmpbbwnfv062bmrvm9_1040/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4879  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.jhrdw61g687w9e0tepbxzttd979b5o1_703.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/jhrdw61g687w9e0tepbxzttd979b5o1_703/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4102  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.by979qayudugw9xutz_769.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/by979qayudugw9xutz_769/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3837  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.aqrbwagwguptdbznpffs2nwq5_2241.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/aqrbwagwguptdbznpffs2nwq5_2241/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4186  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.tj0m1691vmmqc73r2_1890.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/tj0m1691vmmqc73r2_1890/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_5215  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.nbyz52bl2m4gyh4p_507.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/nbyz52bl2m4gyh4p_507/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_5215  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.h9z6u3ub3fgi5ktv4iw_1010.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/h9z6u3ub3fgi5ktv4iw_1010/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3921  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.h5fnaxnxlocfe3yc4pus4_2348.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/h5fnaxnxlocfe3yc4pus4_2348/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4522  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.b2gyc92cjsdwbfneg74qsmeyrmh4_517.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/b2gyc92cjsdwbfneg74qsmeyrmh4_517/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3743  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.e0xcf8mj2tslwpbyhymkzznv8vfy_436.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/e0xcf8mj2tslwpbyhymkzznv8vfy_436/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3773  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.pa90nxvjx886lloyph1sam0sp7tk_1413.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/pa90nxvjx886lloyph1sam0sp7tk_1413/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4711  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.wxn4yjxt556fdbjj_2615.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/wxn4yjxt556fdbjj_2615/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4270  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.fkg83qxv0dlq6nwsbbowno5iiw6vds_522.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/fkg83qxv0dlq6nwsbbowno5iiw6vds_522/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4879  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.x3hi5wv101i6zoln5vn_2514.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/x3hi5wv101i6zoln5vn_2514/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4102  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.ykjb7sw28qahhoc2mu_714.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ykjb7sw28qahhoc2mu_714/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3837  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.bah2gzi3y8tdraoxerf6omsm686_2088.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/bah2gzi3y8tdraoxerf6omsm686_2088/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6082  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.tn1bv1w2yfmb670vlr36dlefkstf1cna_1520.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/tn1bv1w2yfmb670vlr36dlefkstf1cna_1520/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6082  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.ndw1c9c0bxmnvbrjmff2mhq72z_1231.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ndw1c9c0bxmnvbrjmff2mhq72z_1231/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4186  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.wq3wf8crr3gtyjk6659_2488.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/wq3wf8crr3gtyjk6659_2488/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6334  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.e6d6l0csiobi63u2v73vq_273.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/e6d6l0csiobi63u2v73vq_273/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6418  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.ot1qj2zego1gewcoi1v9da_1180.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/ot1qj2zego1gewcoi1v9da_1180/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3921  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser.jard4z512fs5puv3m740_1335.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_TopDeparser/jard4z512fs5puv3m740_1335/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4522  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.itltm4oteu7ix2x5g1ugpsr7e_1592.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/itltm4oteu7ix2x5g1ugpsr7e_1592/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3743  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.uypenoazwynd20xhbs6gad9evmb7b_1371.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/uypenoazwynd20xhbs6gad9evmb7b_1371/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3773  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.htf523votexpyixhm2d3rsaf_2293.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/htf523votexpyixhm2d3rsaf_2293/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4711  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.rg4rlrj862dnx2bwrs1abv_1761.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/rg4rlrj862dnx2bwrs1abv_1761/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4270  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.oaer1it1dt8kp0pz2krm_2462.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/oaer1it1dt8kp0pz2krm_2462/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4879  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.lxpz3rxs293kzk7a_2150.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/lxpz3rxs293kzk7a_2150/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_7033  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.br0bpgokgm53wsefc2h_548.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/br0bpgokgm53wsefc2h_548/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4102  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.bla9dur2qoya4aq32aurf30c_125.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/bla9dur2qoya4aq32aurf30c_125/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3837  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.mxl09n1rvi974vtkcn45_2466.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/mxl09n1rvi974vtkcn45_2466/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6082  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.ktn8q3467rtrhaxw94ziuhron4zua_2346.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/ktn8q3467rtrhaxw94ziuhron4zua_2346/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_6082  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.bqjmptl9alj23zhpoi_2425.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/bqjmptl9alj23zhpoi_2425/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_7453  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.q4ynnrbt0wqk8ljj6pozmhi307lzod_1073.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/q4ynnrbt0wqk8ljj6pozmhi307lzod_1073/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4186  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.enjwqncyczwoj3yz72gc_44.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/enjwqncyczwoj3yz72gc_44/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_7621  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.yc7e5c6akylyqtwbis1ja_450.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/yc7e5c6akylyqtwbis1ja_450/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3921  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_S_SYNCER_for_TopDeparser.m3sm0xnpct2i7zjvfyfw7z1855lle_2147.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_S_SYNCER_for_TopDeparser/m3sm0xnpct2i7zjvfyfw7z1855lle_2147/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4522  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopDeparser.fezvqc89us76e84r_277.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopDeparser/fezvqc89us76e84r_277/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3743  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopDeparser.st6dfvzax5lsq4ob_1645.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopDeparser/st6dfvzax5lsq4ob_1645/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3773  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopDeparser.da7a8rkxwc14ku0ivwn5duqnmmk_2577.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopDeparser/da7a8rkxwc14ku0ivwn5duqnmmk_2577/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4102  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopDeparser.eepudv1cmqvpd3g917_1885.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopDeparser/eepudv1cmqvpd3g917_1885/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4186  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopDeparser.s8l8pf2mnrytunun029fps6g2tlg_1850.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopDeparser/s8l8pf2mnrytunun029fps6g2tlg_1850/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4270  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopDeparser.mbfa0ic7gkn43stln8qbzqpy3ye_1189.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopDeparser/mbfa0ic7gkn43stln8qbzqpy3ye_1189/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3837  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopDeparser.no4g57rup46ohw3irx3sxlk0_425.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopDeparser/no4g57rup46ohw3irx3sxlk0_425/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3921  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for_TopDeparser.w2snr1p16maubiexlt27rw_1701.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for_TopDeparser/w2snr1p16maubiexlt27rw_1701/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4522  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for__OUT_.q45x4ybr0vqfulsh386g0_410.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for__OUT_/q45x4ybr0vqfulsh386g0_410/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_8473  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for__OUT_.b7zgv2o4x88ee9xg6m68gnh1aox6bo_710.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for__OUT_/b7zgv2o4x88ee9xg6m68gnh1aox6bo_710/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3773  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for__OUT_.cienfihf4jncu2zl_2528.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for__OUT_/cienfihf4jncu2zl_2528/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_4270  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. SimpleSumeSwitch_tb.SimpleSumeSwitch_i.S_SYNCER_for__OUT_.d2md577gif637sj8_482.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /SimpleSumeSwitch_tb/SimpleSumeSwitch_i/S_SYNCER_for__OUT_/d2md577gif637sj8_482/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_3837  File: /home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/table_l3_t.HDL/xpm_memory.sv
[SW] CAM_Init() - start
[SW] CAM_Init() - done
[SW] CAM_EnableDevice() - start
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
[SW] CAM_EnableDevice() - done
SV_write_control()- done
[SW] CAM_WriteEntry() - start
CAM UPDATE           0: KEY(hex) = A000001 VALUE(hex) = 101
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           1: KEY(hex) = A000002 VALUE(hex) = 104
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           2: KEY(hex) = A000003 VALUE(hex) = 110
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           3: KEY(hex) = 64000001 VALUE(hex) = 102
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           4: KEY(hex) = 64000002 VALUE(hex) = 108
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
SV_read_control()- done
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
CAM UPDATE           5: KEY(hex) = 64000003 VALUE(hex) = 120
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_Init() - start
[SW] CAM_Init() - done
[SW] CAM_EnableDevice() - start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
[SW] CAM_EnableDevice() - done
[SW] CAM_WriteEntry() - start
SV_write_control()- done
CAM UPDATE           0: KEY(hex) = 11234567801 VALUE(hex) = 101
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           1: KEY(hex) = 11122334401 VALUE(hex) = 104
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           2: KEY(hex) = 14433221101 VALUE(hex) = 110
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           3: KEY(hex) = 21234567802 VALUE(hex) = 102
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           4: KEY(hex) = 21122334402 VALUE(hex) = 108
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           5: KEY(hex) = 24433221102 VALUE(hex) = 120
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_Init() - start
[SW] CAM_Init() - done
[SW] CAM_EnableDevice() - start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
[SW] CAM_EnableDevice() - done
[SW] CAM_WriteEntry() - start
SV_write_control()- done
CAM UPDATE           0: KEY(hex) = 21234567802 VALUE(hex) = 8000A
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           1: KEY(hex) = 21122334402 VALUE(hex) = 80064
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_Init() - start
[SW] CAM_Init() - done
[SW] CAM_EnableDevice() - start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
[SW] CAM_EnableDevice() - done
[SW] CAM_WriteEntry() - start
SV_write_control()- done
CAM UPDATE           0: KEY(hex) = 0 VALUE(hex) = 100000001
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           1: KEY(hex) = 1 VALUE(hex) = 100000010
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           2: KEY(hex) = 2 VALUE(hex) = 100000100
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
[SW] CAM_WriteEntry() - start
SV_read_control()- done
CAM UPDATE           3: KEY(hex) = 3 VALUE(hex) = 100001000
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_write_control()- start
SV_write_control()- done
SV_read_control()- start
SV_read_control()- done
SV_read_control()- start
[SW] CAM_WriteEntry() - done
SV_read_control()- done
[13219710]  INFO: finished packet stimulus file
[13884444]  INFO: packet 1 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[13884444]  INFO: packet 1  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101e19e950d9a659c02004739f90a1212011122334401014433221101)
[13887776]  INFO: packet 1  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13891108]  INFO: packet 1  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13894440]  INFO: packet 1  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13901104]  INFO: packet 2 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000001100000 >
[13901104]  INFO: packet 2  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202add35c089a659c02014739f90a1212017856341201014433221101)
[13904436]  INFO: packet 2  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[13907768]  INFO: packet 2  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[13911100]  INFO: packet 2  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[13917764]  INFO: packet 3 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004400000 >
[13917764]  INFO: packet 3  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303001000000000000002030000001212014433221101011122334401)
[13921096]  INFO: packet 3  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[13924428]  INFO: packet 3  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[13927760]  INFO: packet 3  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[13934424]  INFO: packet 4 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[13934424]  INFO: packet 4  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101000000009a659c0204070000001212011122334401014433221101)
[13937756]  INFO: packet 4  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13941088]  INFO: packet 4  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13944420]  INFO: packet 4  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13951084]  INFO: packet 5 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[13951084]  INFO: packet 5  data OK (tlast, tkeep, tdata) = (0, ffffffff, 030303030334cb38059a659c0203070000001212011122334401014433221101)
[13954416]  INFO: packet 5  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[13957748]  INFO: packet 5  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[13961080]  INFO: packet 5  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[13967744]  INFO: packet 6 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010040000 >
[13967744]  INFO: packet 6  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0200000a8766004000000100720000450008014433221101014433221101)
[13971076]  INFO: packet 6  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010300)
[13974408]  INFO: packet 6  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13977740]  INFO: packet 6  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13981072]  INFO: packet 7 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004010000 >
[13981072]  INFO: packet 7  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0100000a8966004000000100720000450008014433221101014433221101)
[13984404]  INFO: packet 7  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010200)
[13987736]  INFO: packet 7  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13991068]  INFO: packet 7  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[13994400]  INFO: packet 8 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[13994400]  INFO: packet 8  data OK (tlast, tkeep, tdata) = (0, ffffffff, 010101010117753cb23d7c6d4f00daf8ce621212011122334401014433221101)
[13997732]  INFO: packet 8  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14001064]  INFO: packet 8  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14004396]  INFO: packet 8  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14011060]  INFO: packet 9 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000001100000 >
[14011060]  INFO: packet 9  data OK (tlast, tkeep, tdata) = (0, ffffffff, 02020202029d7c61133d7c6d4f01daf8ce621212017856341201014433221101)
[14014392]  INFO: packet 9  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14017724]  INFO: packet 9  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14021056]  INFO: packet 9  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14027720]  INFO: packet 10 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004400000 >
[14027720]  INFO: packet 10  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303000100000000000002020000001212014433221101011122334401)
[14031052]  INFO: packet 10  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14034384]  INFO: packet 10  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14037716]  INFO: packet 10  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14044380]  INFO: packet 11 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14044380]  INFO: packet 11  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101000000003d7c6d4f040a0000001212011122334401014433221101)
[14047712]  INFO: packet 11  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14051044]  INFO: packet 11  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14054376]  INFO: packet 11  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14061040]  INFO: packet 12 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14061040]  INFO: packet 12  data OK (tlast, tkeep, tdata) = (0, ffffffff, 03030303037af8da9e3d7c6d4f030a0000001212011122334401014433221101)
[14064372]  INFO: packet 12  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14067704]  INFO: packet 12  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14071036]  INFO: packet 12  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14077700]  INFO: packet 13 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010040000 >
[14077700]  INFO: packet 13  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0200000a8766004000000100720000450008014433221101014433221101)
[14081032]  INFO: packet 13  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010300)
[14084364]  INFO: packet 13  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14087696]  INFO: packet 13  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14091028]  INFO: packet 14 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004010000 >
[14091028]  INFO: packet 14  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0100000a8966004000000100720000450008014433221101014433221101)
[14094360]  INFO: packet 14  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010200)
[14097692]  INFO: packet 14  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14101024]  INFO: packet 14  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14104356]  INFO: packet 15 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14104356]  INFO: packet 15  data OK (tlast, tkeep, tdata) = (0, ffffffff, 01010101019837a502fd5ebe00009bd8e6011212011122334401014433221101)
[14107688]  INFO: packet 15  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14111020]  INFO: packet 15  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14114352]  INFO: packet 15  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14121016]  INFO: packet 16 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000001100000 >
[14121016]  INFO: packet 16  data OK (tlast, tkeep, tdata) = (0, ffffffff, 02020202029e792801fd5ebe00019bd8e6011212017856341201014433221101)
[14124348]  INFO: packet 16  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14127680]  INFO: packet 16  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14131012]  INFO: packet 16  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14137676]  INFO: packet 17 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004400000 >
[14137676]  INFO: packet 17  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303001000000000000002030000001212014433221101011122334401)
[14141008]  INFO: packet 17  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14144340]  INFO: packet 17  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14147672]  INFO: packet 17  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14154336]  INFO: packet 18 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14154336]  INFO: packet 18  data OK (tlast, tkeep, tdata) = (0, ffffffff, 010101010100000000fd5ebe00040b0000001212011122334401014433221101)
[14157668]  INFO: packet 18  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14161000]  INFO: packet 18  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14164332]  INFO: packet 18  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14170996]  INFO: packet 19 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14170996]  INFO: packet 19  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303fabd7c01fd5ebe00030b0000001212011122334401014433221101)
[14174328]  INFO: packet 19  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14177660]  INFO: packet 19  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14180992]  INFO: packet 19  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14187656]  INFO: packet 20 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010040000 >
[14187656]  INFO: packet 20  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0200000a8766004000000100720000450008014433221101014433221101)
[14190988]  INFO: packet 20  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010300)
[14194320]  INFO: packet 20  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14197652]  INFO: packet 20  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14200984]  INFO: packet 21 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004010000 >
[14200984]  INFO: packet 21  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0100000a8966004000000100720000450008014433221101014433221101)
[14204316]  INFO: packet 21  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010200)
[14207648]  INFO: packet 21  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14210980]  INFO: packet 21  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14214312]  INFO: packet 22 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14214312]  INFO: packet 22  data OK (tlast, tkeep, tdata) = (0, ffffffff, 010101010152494241189e771b003aabca251212011122334401014433221101)
[14217644]  INFO: packet 22  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14220976]  INFO: packet 22  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14224308]  INFO: packet 22  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14230972]  INFO: packet 23 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000001100000 >
[14230972]  INFO: packet 23  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202220d530a189e771b013aabca251212017856341201014433221101)
[14234304]  INFO: packet 23  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14237636]  INFO: packet 23  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14240968]  INFO: packet 23  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14247632]  INFO: packet 24 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004400000 >
[14247632]  INFO: packet 24  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303000100000000000002020000001212014433221101011122334401)
[14250964]  INFO: packet 24  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14254296]  INFO: packet 24  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14257628]  INFO: packet 24  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14264292]  INFO: packet 25 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14264292]  INFO: packet 25  data OK (tlast, tkeep, tdata) = (0, ffffffff, 010101010100000000189e771b040a0000001212011122334401014433221101)
[14267624]  INFO: packet 25  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14270956]  INFO: packet 25  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14274288]  INFO: packet 25  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14280952]  INFO: packet 26 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14280952]  INFO: packet 26  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303303cef36189e771b030a0000001212011122334401014433221101)
[14284284]  INFO: packet 26  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14287616]  INFO: packet 26  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14290948]  INFO: packet 26  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14297612]  INFO: packet 27 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010040000 >
[14297612]  INFO: packet 27  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0200000a8766004000000100720000450008014433221101014433221101)
[14300944]  INFO: packet 27  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010300)
[14304276]  INFO: packet 27  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14307608]  INFO: packet 27  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14310940]  INFO: packet 28 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004010000 >
[14310940]  INFO: packet 28  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0100000a8966004000000100720000450008014433221101014433221101)
[14314272]  INFO: packet 28  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010200)
[14317604]  INFO: packet 28  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14320936]  INFO: packet 28  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14324268]  INFO: packet 29 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14324268]  INFO: packet 29  data OK (tlast, tkeep, tdata) = (0, ffffffff, 01010101012f43d72aa3b22c0a008c90aa201212011122334401014433221101)
[14327600]  INFO: packet 29  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14330932]  INFO: packet 29  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14334264]  INFO: packet 29  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14340928]  INFO: packet 30 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000001100000 >
[14340928]  INFO: packet 30  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202e9dd7d16a3b22c0a018c90aa201212017856341201014433221101)
[14344260]  INFO: packet 30  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14347592]  INFO: packet 30  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14350924]  INFO: packet 30  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0202020202020202020202020202020202020202020202020202020202020202)
[14357588]  INFO: packet 31 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004400000 >
[14357588]  INFO: packet 31  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303010000000000000002000000001212014433221101011122334401)
[14360920]  INFO: packet 31  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14364252]  INFO: packet 31  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14367584]  INFO: packet 31  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14374248]  INFO: packet 32 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14374248]  INFO: packet 32  data OK (tlast, tkeep, tdata) = (0, ffffffff, 010101010100000000a3b22c0a040c0000001212011122334401014433221101)
[14377580]  INFO: packet 32  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14380912]  INFO: packet 32  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14384244]  INFO: packet 32  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14390908]  INFO: packet 33 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010010000 >
[14390908]  INFO: packet 33  data OK (tlast, tkeep, tdata) = (0, ffffffff, 030303030346655914a3b22c0a030c0000001212011122334401014433221101)
[14394240]  INFO: packet 33  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14397572]  INFO: packet 33  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14400904]  INFO: packet 33  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0303030303030303030303030303030303030303030303030303030303030303)
[14407568]  INFO: packet 34 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000010040000 >
[14407568]  INFO: packet 34  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0200000a8766004000000100720000450008014433221101014433221101)
[14410900]  INFO: packet 34  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010300)
[14414232]  INFO: packet 34  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14417564]  INFO: packet 34  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14420896]  INFO: packet 35 tuple OK < tuple_out_digest_data, tuple_out_sume_metadata > = < 0000000000000000000000000000000000000000000000000000000000000000 8000000000000000000000000000000004010000 >
[14420896]  INFO: packet 35  data OK (tlast, tkeep, tdata) = (0, ffffffff, 000a0100000a8966004000000100720000450008014433221101014433221101)
[14424228]  INFO: packet 35  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010200)
[14427560]  INFO: packet 35  data OK (tlast, tkeep, tdata) = (0, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[14430892]  INFO: packet 35  data OK (tlast, tkeep, tdata) = (1, ffffffff, 0101010101010101010101010101010101010101010101010101010101010101)
[17766224]  INFO: stopping simulation after 1000 idle cycles
[17766224]  INFO: all expected data successfully received
[17766224]  INFO: TEST PASSED
$finish called at time : 17766224 ps : File "/home/jkchoi/Documents/git/p4-netfpga/contrib-projects/sume-sdnet-switch/projects/switch_calc_pifo/nf_sume_sdnet_ip/SimpleSumeSwitch/Testbench/SimpleSumeSwitch_tb.sv" Line 207
run: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:05 . Memory (MB): peak = 1397.250 ; gain = 128.000 ; free physical = 27501 ; free virtual = 32192
exit
INFO: [Common 17-206] Exiting xsim at Mon Dec  9 21:13:44 2019...
