{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760052280026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760052280026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 17:24:39 2025 " "Processing started: Thu Oct 09 17:24:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760052280026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1760052280026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAFSM -c VGAFSM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAFSM -c VGAFSM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1760052280026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1760052280281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1760052280281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_game_fsm_bc.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_game_fsm_bc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game_fsm_bc " "Found entity 1: memory_game_fsm_bc" {  } { { "memory_game_fsm_bc.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memory_game_fsm_bc.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_core " "Found entity 1: board_core" {  } { { "board_core.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/board_core.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pair_check_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file pair_check_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pair_check_rom " "Found entity 1: pair_check_rom" {  } { { "pair_check_rom.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/pair_check_rom.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_pair_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_pair_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_pair_top " "Found entity 1: board_pair_top" {  } { { "board_pair_top.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/board_pair_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_game_top_bc.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_game_top_bc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_game_top_bc " "Found entity 1: memory_game_top_bc" {  } { { "memory_game_top_bc.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen_game " "Found entity 1: videoGen_game" {  } { { "videoGen.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/videoGen.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 2 2 " "Found 2 design units, including 2 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286222 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "rectgen.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/rectgen.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "top_fpga.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/top_fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file btn_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 btn_debouncer " "Found entity 1: btn_debouncer" {  } { { "btn_debouncer.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/btn_debouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R cardGrid_game.sv(21) " "Verilog HDL Declaration information at cardGrid_game.sv(21): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/cardGrid_game.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cardgrid_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file cardgrid_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cardGrid_game " "Found entity 1: cardGrid_game" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/cardGrid_game.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_fpga_top " "Found entity 1: memoria_fpga_top" {  } { { "memoria_fpga_top.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_leds.sv 1 1 " "Found 1 design units, including 1 entities, in source file turn_leds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turn_leds " "Found entity 1: turn_leds" {  } { { "turn_leds.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/turn_leds.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard_pairs.sv 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard_pairs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard_pairs " "Found entity 1: scoreboard_pairs" {  } { { "scoreboard_pairs.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/scoreboard_pairs.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_active_low " "Found entity 1: hex7seg_active_low" {  } { { "hex7seg_decoder.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/hex7seg_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory_game_top_bc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_memory_game_top_bc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory_game_top_bc " "Found entity 1: tb_memory_game_top_bc" {  } { { "tb_memory_game_top_bc.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/tb_memory_game_top_bc.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760052286223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoria_fpga_top " "Elaborating entity \"memoria_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1760052286254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "memoria_fpga_top.sv" "u_pll" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:u_vgac " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:u_vgac\"" {  } { { "memoria_fpga_top.sv" "u_vgac" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debouncer btn_debouncer:u_db_start " "Elaborating entity \"btn_debouncer\" for hierarchy \"btn_debouncer:u_db_start\"" {  } { { "memoria_fpga_top.sv" "u_db_start" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_game_top_bc memory_game_top_bc:u_game " "Elaborating entity \"memory_game_top_bc\" for hierarchy \"memory_game_top_bc:u_game\"" {  } { { "memoria_fpga_top.sv" "u_game" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_core memory_game_top_bc:u_game\|board_core:u_board " "Elaborating entity \"board_core\" for hierarchy \"memory_game_top_bc:u_game\|board_core:u_board\"" {  } { { "memory_game_top_bc.sv" "u_board" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pair_check_rom memory_game_top_bc:u_game\|pair_check_rom:u_pair " "Elaborating entity \"pair_check_rom\" for hierarchy \"memory_game_top_bc:u_game\|pair_check_rom:u_pair\"" {  } { { "memory_game_top_bc.sv" "u_pair" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_game_fsm_bc memory_game_top_bc:u_game\|memory_game_fsm_bc:u_fsm " "Elaborating entity \"memory_game_fsm_bc\" for hierarchy \"memory_game_top_bc:u_game\|memory_game_fsm_bc:u_fsm\"" {  } { { "memory_game_top_bc.sv" "u_fsm" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_match memory_game_fsm_bc.sv(107) " "Verilog HDL or VHDL warning at memory_game_fsm_bc.sv(107): object \"last_match\" assigned a value but never read" {  } { { "memory_game_fsm_bc.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memory_game_fsm_bc.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1760052286262 "|memoria_fpga_top|memory_game_top_bc:u_game|memory_game_fsm_bc:u_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory_game_fsm_bc.sv(129) " "Verilog HDL Case Statement information at memory_game_fsm_bc.sv(129): all case item expressions in this case statement are onehot" {  } { { "memory_game_fsm_bc.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memory_game_fsm_bc.sv" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1760052286262 "|memoria_fpga_top|memory_game_top_bc:u_game|memory_game_fsm_bc:u_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreboard_pairs memory_game_top_bc:u_game\|scoreboard_pairs:u_score " "Elaborating entity \"scoreboard_pairs\" for hierarchy \"memory_game_top_bc:u_game\|scoreboard_pairs:u_score\"" {  } { { "memory_game_top_bc.sv" "u_score" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn_leds turn_leds:u_leds " "Elaborating entity \"turn_leds\" for hierarchy \"turn_leds:u_leds\"" {  } { { "memoria_fpga_top.sv" "u_leds" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_active_low hex7seg_active_low:u_hex_p1 " "Elaborating entity \"hex7seg_active_low\" for hierarchy \"hex7seg_active_low:u_hex_p1\"" {  } { { "memoria_fpga_top.sv" "u_hex_p1" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen_game videoGen_game:u_vgen " "Elaborating entity \"videoGen_game\" for hierarchy \"videoGen_game:u_vgen\"" {  } { { "memoria_fpga_top.sv" "u_vgen" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286266 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "videoGen.sv(120) " "Verilog HDL Case Statement information at videoGen.sv(120): all case item expressions in this case statement are onehot" {  } { { "videoGen.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/videoGen.sv" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1760052286266 "|memoria_fpga_top|videoGen_game:u_vgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cardGrid_game videoGen_game:u_vgen\|cardGrid_game:u_grid " "Elaborating entity \"cardGrid_game\" for hierarchy \"videoGen_game:u_vgen\|cardGrid_game:u_grid\"" {  } { { "videoGen.sv" "u_grid" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/videoGen.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760052286266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cardGrid_game.sv(65) " "Verilog HDL assignment warning at cardGrid_game.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/cardGrid_game.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760052286266 "|memoria_fpga_top|videoGen_game:u_vgen|cardGrid_game:u_grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cardGrid_game.sv(94) " "Verilog HDL assignment warning at cardGrid_game.sv(94): truncated value with size 32 to match size of target (4)" {  } { { "cardGrid_game.sv" "" { Text "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/cardGrid_game.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1760052286266 "|memoria_fpga_top|videoGen_game:u_vgen|cardGrid_game:u_grid"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/output_files/VGAFSM.map.smsg " "Generated suppressed messages file C:/Users/ffuch/Documents/LAB3NUEVO/Lab3VGA+FSM/output_files/VGAFSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1760052286343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760052286356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 09 17:24:46 2025 " "Processing ended: Thu Oct 09 17:24:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760052286356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760052286356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760052286356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1760052286356 ""}
