Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 14 09:31:41 2022
| Host         : 603-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Light_timing_summary_routed.rpt -pb top_Light_timing_summary_routed.pb -rpx top_Light_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Light
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.526        0.000                      0                  112        0.208        0.000                      0                  112        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.526        0.000                      0                  112        0.208        0.000                      0                  112        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 BtnCon2/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon2/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 2.378ns (43.228%)  route 3.123ns (56.772%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon2/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.050     6.661    BtnCon2/r_counter_reg[29]
    SLICE_X8Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  BtnCon2/r_button[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.446    BtnCon2/r_button[0]_i_7__0_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     7.570 f  BtnCon2/r_button[0]_i_5__0/O
                         net (fo=35, routed)          1.411     8.981    BtnCon2/r_button[0]_i_5__0_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     9.105 r  BtnCon2/r_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.105    BtnCon2/r_counter[0]_i_6__0_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.637 r  BtnCon2/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.637    BtnCon2/r_counter_reg[0]_i_1__0_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  BtnCon2/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    BtnCon2/r_counter_reg[4]_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  BtnCon2/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.865    BtnCon2/r_counter_reg[8]_i_1__0_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  BtnCon2/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    BtnCon2/r_counter_reg[12]_i_1__0_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  BtnCon2/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.093    BtnCon2/r_counter_reg[16]_i_1__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.207 r  BtnCon2/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    BtnCon2/r_counter_reg[20]_i_1__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.321 r  BtnCon2/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    BtnCon2/r_counter_reg[24]_i_1__0_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.655 r  BtnCon2/r_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.655    BtnCon2/r_counter_reg[28]_i_1__0_n_6
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515    14.856    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[29]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.062    15.181    BtnCon2/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 BtnCon2/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon2/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 2.357ns (43.010%)  route 3.123ns (56.990%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon2/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.050     6.661    BtnCon2/r_counter_reg[29]
    SLICE_X8Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  BtnCon2/r_button[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.446    BtnCon2/r_button[0]_i_7__0_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     7.570 f  BtnCon2/r_button[0]_i_5__0/O
                         net (fo=35, routed)          1.411     8.981    BtnCon2/r_button[0]_i_5__0_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     9.105 r  BtnCon2/r_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.105    BtnCon2/r_counter[0]_i_6__0_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.637 r  BtnCon2/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.637    BtnCon2/r_counter_reg[0]_i_1__0_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  BtnCon2/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    BtnCon2/r_counter_reg[4]_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  BtnCon2/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.865    BtnCon2/r_counter_reg[8]_i_1__0_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  BtnCon2/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    BtnCon2/r_counter_reg[12]_i_1__0_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  BtnCon2/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.093    BtnCon2/r_counter_reg[16]_i_1__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.207 r  BtnCon2/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    BtnCon2/r_counter_reg[20]_i_1__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.321 r  BtnCon2/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    BtnCon2/r_counter_reg[24]_i_1__0_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.634 r  BtnCon2/r_counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.634    BtnCon2/r_counter_reg[28]_i_1__0_n_4
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515    14.856    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[31]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.062    15.181    BtnCon2/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 BtnCon3/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon3/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 2.378ns (43.971%)  route 3.030ns (56.029%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon3/CLK
    SLICE_X4Y9           FDCE                                         r  BtnCon3/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon3/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.973     6.584    BtnCon3/r_counter_reg[18]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  BtnCon3/r_button[0]_i_8__1/O
                         net (fo=1, routed)           0.670     7.378    BtnCon3/r_button[0]_i_8__1_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.502 f  BtnCon3/r_button[0]_i_5__1/O
                         net (fo=35, routed)          1.387     8.888    BtnCon3/r_button[0]_i_5__1_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I3_O)        0.124     9.012 r  BtnCon3/r_counter[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.012    BtnCon3/r_counter[0]_i_6__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.544 r  BtnCon3/r_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.544    BtnCon3/r_counter_reg[0]_i_1__1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  BtnCon3/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.658    BtnCon3/r_counter_reg[4]_i_1__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  BtnCon3/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.772    BtnCon3/r_counter_reg[8]_i_1__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  BtnCon3/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.886    BtnCon3/r_counter_reg[12]_i_1__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  BtnCon3/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.000    BtnCon3/r_counter_reg[16]_i_1__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.114 r  BtnCon3/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.114    BtnCon3/r_counter_reg[20]_i_1__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.228 r  BtnCon3/r_counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.228    BtnCon3/r_counter_reg[24]_i_1__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.562 r  BtnCon3/r_counter_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    10.562    BtnCon3/r_counter_reg[28]_i_1__1_n_6
    SLICE_X4Y12          FDCE                                         r  BtnCon3/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    BtnCon3/CLK
    SLICE_X4Y12          FDCE                                         r  BtnCon3/r_counter_reg[29]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    BtnCon3/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 BtnCon3/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon3/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.357ns (43.752%)  route 3.030ns (56.248%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon3/CLK
    SLICE_X4Y9           FDCE                                         r  BtnCon3/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon3/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.973     6.584    BtnCon3/r_counter_reg[18]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  BtnCon3/r_button[0]_i_8__1/O
                         net (fo=1, routed)           0.670     7.378    BtnCon3/r_button[0]_i_8__1_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.502 f  BtnCon3/r_button[0]_i_5__1/O
                         net (fo=35, routed)          1.387     8.888    BtnCon3/r_button[0]_i_5__1_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I3_O)        0.124     9.012 r  BtnCon3/r_counter[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.012    BtnCon3/r_counter[0]_i_6__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.544 r  BtnCon3/r_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.544    BtnCon3/r_counter_reg[0]_i_1__1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  BtnCon3/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.658    BtnCon3/r_counter_reg[4]_i_1__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  BtnCon3/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.772    BtnCon3/r_counter_reg[8]_i_1__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  BtnCon3/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.886    BtnCon3/r_counter_reg[12]_i_1__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  BtnCon3/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.000    BtnCon3/r_counter_reg[16]_i_1__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.114 r  BtnCon3/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.114    BtnCon3/r_counter_reg[20]_i_1__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.228 r  BtnCon3/r_counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.228    BtnCon3/r_counter_reg[24]_i_1__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.541 r  BtnCon3/r_counter_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    10.541    BtnCon3/r_counter_reg[28]_i_1__1_n_4
    SLICE_X4Y12          FDCE                                         r  BtnCon3/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    BtnCon3/CLK
    SLICE_X4Y12          FDCE                                         r  BtnCon3/r_counter_reg[31]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    BtnCon3/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 BtnCon2/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon2/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.264ns (42.027%)  route 3.123ns (57.973%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon2/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.050     6.661    BtnCon2/r_counter_reg[29]
    SLICE_X8Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  BtnCon2/r_button[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.446    BtnCon2/r_button[0]_i_7__0_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     7.570 f  BtnCon2/r_button[0]_i_5__0/O
                         net (fo=35, routed)          1.411     8.981    BtnCon2/r_button[0]_i_5__0_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     9.105 r  BtnCon2/r_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.105    BtnCon2/r_counter[0]_i_6__0_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.637 r  BtnCon2/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.637    BtnCon2/r_counter_reg[0]_i_1__0_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  BtnCon2/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    BtnCon2/r_counter_reg[4]_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  BtnCon2/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.865    BtnCon2/r_counter_reg[8]_i_1__0_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  BtnCon2/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    BtnCon2/r_counter_reg[12]_i_1__0_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  BtnCon2/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.093    BtnCon2/r_counter_reg[16]_i_1__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.207 r  BtnCon2/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    BtnCon2/r_counter_reg[20]_i_1__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.541 r  BtnCon2/r_counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.541    BtnCon2/r_counter_reg[24]_i_1__0_n_6
    SLICE_X7Y9           FDCE                                         r  BtnCon2/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515    14.856    BtnCon2/CLK
    SLICE_X7Y9           FDCE                                         r  BtnCon2/r_counter_reg[25]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.062    15.156    BtnCon2/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 BtnCon2/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon2/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 2.283ns (42.230%)  route 3.123ns (57.770%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon2/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.050     6.661    BtnCon2/r_counter_reg[29]
    SLICE_X8Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  BtnCon2/r_button[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.446    BtnCon2/r_button[0]_i_7__0_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     7.570 f  BtnCon2/r_button[0]_i_5__0/O
                         net (fo=35, routed)          1.411     8.981    BtnCon2/r_button[0]_i_5__0_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     9.105 r  BtnCon2/r_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.105    BtnCon2/r_counter[0]_i_6__0_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.637 r  BtnCon2/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.637    BtnCon2/r_counter_reg[0]_i_1__0_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  BtnCon2/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    BtnCon2/r_counter_reg[4]_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  BtnCon2/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.865    BtnCon2/r_counter_reg[8]_i_1__0_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  BtnCon2/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    BtnCon2/r_counter_reg[12]_i_1__0_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  BtnCon2/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.093    BtnCon2/r_counter_reg[16]_i_1__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.207 r  BtnCon2/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    BtnCon2/r_counter_reg[20]_i_1__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.321 r  BtnCon2/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    BtnCon2/r_counter_reg[24]_i_1__0_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.560 r  BtnCon2/r_counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.560    BtnCon2/r_counter_reg[28]_i_1__0_n_5
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515    14.856    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[30]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.062    15.181    BtnCon2/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 BtnCon2/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon2/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 2.243ns (41.800%)  route 3.123ns (58.200%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon2/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.050     6.661    BtnCon2/r_counter_reg[29]
    SLICE_X8Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  BtnCon2/r_button[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.446    BtnCon2/r_button[0]_i_7__0_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     7.570 f  BtnCon2/r_button[0]_i_5__0/O
                         net (fo=35, routed)          1.411     8.981    BtnCon2/r_button[0]_i_5__0_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     9.105 r  BtnCon2/r_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.105    BtnCon2/r_counter[0]_i_6__0_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.637 r  BtnCon2/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.637    BtnCon2/r_counter_reg[0]_i_1__0_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  BtnCon2/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    BtnCon2/r_counter_reg[4]_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  BtnCon2/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.865    BtnCon2/r_counter_reg[8]_i_1__0_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  BtnCon2/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    BtnCon2/r_counter_reg[12]_i_1__0_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  BtnCon2/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.093    BtnCon2/r_counter_reg[16]_i_1__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.207 r  BtnCon2/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    BtnCon2/r_counter_reg[20]_i_1__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.520 r  BtnCon2/r_counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.520    BtnCon2/r_counter_reg[24]_i_1__0_n_4
    SLICE_X7Y9           FDCE                                         r  BtnCon2/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515    14.856    BtnCon2/CLK
    SLICE_X7Y9           FDCE                                         r  BtnCon2/r_counter_reg[27]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X7Y9           FDCE (Setup_fdce_C_D)        0.062    15.156    BtnCon2/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 BtnCon2/r_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon2/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 2.267ns (42.059%)  route 3.123ns (57.941%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon2/r_counter_reg[29]/Q
                         net (fo=2, routed)           1.050     6.661    BtnCon2/r_counter_reg[29]
    SLICE_X8Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.785 f  BtnCon2/r_button[0]_i_7__0/O
                         net (fo=1, routed)           0.661     7.446    BtnCon2/r_button[0]_i_7__0_n_0
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.124     7.570 f  BtnCon2/r_button[0]_i_5__0/O
                         net (fo=35, routed)          1.411     8.981    BtnCon2/r_button[0]_i_5__0_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.124     9.105 r  BtnCon2/r_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.105    BtnCon2/r_counter[0]_i_6__0_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.637 r  BtnCon2/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.637    BtnCon2/r_counter_reg[0]_i_1__0_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.751 r  BtnCon2/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.751    BtnCon2/r_counter_reg[4]_i_1__0_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.865 r  BtnCon2/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.865    BtnCon2/r_counter_reg[8]_i_1__0_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.979 r  BtnCon2/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.979    BtnCon2/r_counter_reg[12]_i_1__0_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  BtnCon2/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.093    BtnCon2/r_counter_reg[16]_i_1__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.207 r  BtnCon2/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.207    BtnCon2/r_counter_reg[20]_i_1__0_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.321 r  BtnCon2/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    BtnCon2/r_counter_reg[24]_i_1__0_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.544 r  BtnCon2/r_counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.544    BtnCon2/r_counter_reg[28]_i_1__0_n_7
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515    14.856    BtnCon2/CLK
    SLICE_X7Y10          FDCE                                         r  BtnCon2/r_counter_reg[28]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.062    15.181    BtnCon2/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 BtnCon3/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon3/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 2.283ns (42.969%)  route 3.030ns (57.031%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon3/CLK
    SLICE_X4Y9           FDCE                                         r  BtnCon3/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon3/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.973     6.584    BtnCon3/r_counter_reg[18]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  BtnCon3/r_button[0]_i_8__1/O
                         net (fo=1, routed)           0.670     7.378    BtnCon3/r_button[0]_i_8__1_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.502 f  BtnCon3/r_button[0]_i_5__1/O
                         net (fo=35, routed)          1.387     8.888    BtnCon3/r_button[0]_i_5__1_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I3_O)        0.124     9.012 r  BtnCon3/r_counter[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.012    BtnCon3/r_counter[0]_i_6__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.544 r  BtnCon3/r_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.544    BtnCon3/r_counter_reg[0]_i_1__1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  BtnCon3/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.658    BtnCon3/r_counter_reg[4]_i_1__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  BtnCon3/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.772    BtnCon3/r_counter_reg[8]_i_1__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  BtnCon3/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.886    BtnCon3/r_counter_reg[12]_i_1__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  BtnCon3/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.000    BtnCon3/r_counter_reg[16]_i_1__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.114 r  BtnCon3/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.114    BtnCon3/r_counter_reg[20]_i_1__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.228 r  BtnCon3/r_counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.228    BtnCon3/r_counter_reg[24]_i_1__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.467 r  BtnCon3/r_counter_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    10.467    BtnCon3/r_counter_reg[28]_i_1__1_n_5
    SLICE_X4Y12          FDCE                                         r  BtnCon3/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    BtnCon3/CLK
    SLICE_X4Y12          FDCE                                         r  BtnCon3/r_counter_reg[30]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    BtnCon3/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 BtnCon3/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon3/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.267ns (42.797%)  route 3.030ns (57.203%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.633     5.154    BtnCon3/CLK
    SLICE_X4Y9           FDCE                                         r  BtnCon3/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.456     5.610 f  BtnCon3/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.973     6.584    BtnCon3/r_counter_reg[18]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.124     6.708 f  BtnCon3/r_button[0]_i_8__1/O
                         net (fo=1, routed)           0.670     7.378    BtnCon3/r_button[0]_i_8__1_n_0
    SLICE_X6Y11          LUT4 (Prop_lut4_I1_O)        0.124     7.502 f  BtnCon3/r_button[0]_i_5__1/O
                         net (fo=35, routed)          1.387     8.888    BtnCon3/r_button[0]_i_5__1_n_0
    SLICE_X4Y5           LUT5 (Prop_lut5_I3_O)        0.124     9.012 r  BtnCon3/r_counter[0]_i_6__1/O
                         net (fo=1, routed)           0.000     9.012    BtnCon3/r_counter[0]_i_6__1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.544 r  BtnCon3/r_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.544    BtnCon3/r_counter_reg[0]_i_1__1_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  BtnCon3/r_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.658    BtnCon3/r_counter_reg[4]_i_1__1_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  BtnCon3/r_counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.772    BtnCon3/r_counter_reg[8]_i_1__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  BtnCon3/r_counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.886    BtnCon3/r_counter_reg[12]_i_1__1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  BtnCon3/r_counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.000    BtnCon3/r_counter_reg[16]_i_1__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.114 r  BtnCon3/r_counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.114    BtnCon3/r_counter_reg[20]_i_1__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.228 r  BtnCon3/r_counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    10.228    BtnCon3/r_counter_reg[24]_i_1__1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.451 r  BtnCon3/r_counter_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    10.451    BtnCon3/r_counter_reg[28]_i_1__1_n_7
    SLICE_X4Y12          FDCE                                         r  BtnCon3/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.854    BtnCon3/CLK
    SLICE_X4Y12          FDCE                                         r  BtnCon3/r_counter_reg[28]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    BtnCon3/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  4.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 BtnCon2/r_button_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/curState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.212ns (59.689%)  route 0.143ns (40.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.449    BtnCon2/CLK
    SLICE_X8Y5           FDCE                                         r  BtnCon2/r_button_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  BtnCon2/r_button_reg[0]/Q
                         net (fo=2, routed)           0.143     1.756    FSM/w_btn[1]
    SLICE_X8Y6           LUT5 (Prop_lut5_I4_O)        0.048     1.804 r  FSM/curState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    FSM/curState[1]_i_1_n_0
    SLICE_X8Y6           FDCE                                         r  FSM/curState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     1.963    FSM/curState_reg[0]_0
    SLICE_X8Y6           FDCE                                         r  FSM/curState_reg[1]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y6           FDCE (Hold_fdce_C_D)         0.131     1.596    FSM/curState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BtnCon2/r_button_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/curState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.449    BtnCon2/CLK
    SLICE_X8Y5           FDCE                                         r  BtnCon2/r_button_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  BtnCon2/r_button_reg[0]/Q
                         net (fo=2, routed)           0.143     1.756    FSM/w_btn[1]
    SLICE_X8Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  FSM/curState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    FSM/curState[0]_i_1_n_0
    SLICE_X8Y6           FDCE                                         r  FSM/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     1.963    FSM/curState_reg[0]_0
    SLICE_X8Y6           FDCE                                         r  FSM/curState_reg[0]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y6           FDCE (Hold_fdce_C_D)         0.120     1.585    FSM/curState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.693%)  route 0.154ns (45.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.448    Div/r_clk_reg_0
    SLICE_X11Y8          FDCE                                         r  Div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  Div/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.154     1.743    Div/r_counter[4]
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.788 r  Div/r_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    Div/r_counter_0[6]
    SLICE_X11Y8          FDCE                                         r  Div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     1.962    Div/r_clk_reg_0
    SLICE_X11Y8          FDCE                                         r  Div/r_counter_reg[6]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     1.540    Div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 BtnCon3/r_prevState_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon3/r_button_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.475%)  route 0.190ns (50.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.477    BtnCon3/CLK
    SLICE_X3Y7           FDCE                                         r  BtnCon3/r_prevState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  BtnCon3/r_prevState_reg/Q
                         net (fo=35, routed)          0.190     1.808    BtnCon3/r_prevState_reg_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  BtnCon3/r_button[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.853    BtnCon3/r_button
    SLICE_X3Y7           FDCE                                         r  BtnCon3/r_button_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    BtnCon3/CLK
    SLICE_X3Y7           FDCE                                         r  BtnCon3/r_button_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDCE (Hold_fdce_C_D)         0.091     1.568    BtnCon3/r_button_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 BtnCon2/r_prevState_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon2/r_prevState_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.449    BtnCon2/CLK
    SLICE_X8Y4           FDCE                                         r  BtnCon2/r_prevState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  BtnCon2/r_prevState_reg/Q
                         net (fo=35, routed)          0.200     1.813    BtnCon2/r_prevState_reg_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  BtnCon2/r_prevState_i_1__0/O
                         net (fo=1, routed)           0.000     1.858    BtnCon2/r_prevState_i_1__0_n_0
    SLICE_X8Y4           FDCE                                         r  BtnCon2/r_prevState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     1.963    BtnCon2/CLK
    SLICE_X8Y4           FDCE                                         r  BtnCon2/r_prevState_reg/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.120     1.569    BtnCon2/r_prevState_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 BtnCon1/r_prevState_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon1/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.601%)  route 0.156ns (38.399%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.595     1.478    BtnCon1/CLK
    SLICE_X0Y4           FDCE                                         r  BtnCon1/r_prevState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  BtnCon1/r_prevState_reg/Q
                         net (fo=35, routed)          0.156     1.776    BtnCon1/r_prevState_reg_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  BtnCon1/r_counter[4]_i_4/O
                         net (fo=1, routed)           0.000     1.821    BtnCon1/r_counter[4]_i_4_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.886 r  BtnCon1/r_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.886    BtnCon1/r_counter_reg[4]_i_1_n_6
    SLICE_X1Y4           FDCE                                         r  BtnCon1/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.866     1.993    BtnCon1/CLK
    SLICE_X1Y4           FDCE                                         r  BtnCon1/r_counter_reg[5]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.105     1.596    BtnCon1/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 BtnCon1/r_prevState_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon1/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.256ns (62.218%)  route 0.155ns (37.782%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.595     1.478    BtnCon1/CLK
    SLICE_X0Y4           FDCE                                         r  BtnCon1/r_prevState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  BtnCon1/r_prevState_reg/Q
                         net (fo=35, routed)          0.155     1.775    BtnCon1/r_prevState_reg_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  BtnCon1/r_counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.820    BtnCon1/r_counter[4]_i_5_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  BtnCon1/r_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    BtnCon1/r_counter_reg[4]_i_1_n_7
    SLICE_X1Y4           FDCE                                         r  BtnCon1/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.866     1.993    BtnCon1/CLK
    SLICE_X1Y4           FDCE                                         r  BtnCon1/r_counter_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.105     1.596    BtnCon1/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Div/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.860%)  route 0.189ns (43.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.448    Div/r_clk_reg_0
    SLICE_X10Y8          FDCE                                         r  Div/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.148     1.596 r  Div/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.189     1.785    Div/r_counter[1]
    SLICE_X10Y8          LUT4 (Prop_lut4_I2_O)        0.101     1.886 r  Div/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.886    Div/r_counter_0[3]
    SLICE_X10Y8          FDCE                                         r  Div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     1.962    Div/r_clk_reg_0
    SLICE_X10Y8          FDCE                                         r  Div/r_counter_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.131     1.579    Div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 BtnCon3/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon3/r_prevState_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.231ns (52.342%)  route 0.210ns (47.658%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.592     1.475    BtnCon3/CLK
    SLICE_X4Y7           FDCE                                         r  BtnCon3/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  BtnCon3/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.136     1.752    BtnCon3/r_counter_reg[8]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  BtnCon3/r_button[0]_i_3__1/O
                         net (fo=3, routed)           0.074     1.871    BtnCon3/r_button[0]_i_3__1_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.045     1.916 r  BtnCon3/r_prevState_i_1__1/O
                         net (fo=1, routed)           0.000     1.916    BtnCon3/r_prevState_i_1__1_n_0
    SLICE_X3Y7           FDCE                                         r  BtnCon3/r_prevState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.865     1.992    BtnCon3/CLK
    SLICE_X3Y7           FDCE                                         r  BtnCon3/r_prevState_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y7           FDCE (Hold_fdce_C_D)         0.092     1.606    BtnCon3/r_prevState_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 BtnCon1/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BtnCon1/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.251ns (59.955%)  route 0.168ns (40.045%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.595     1.478    BtnCon1/CLK
    SLICE_X1Y3           FDCE                                         r  BtnCon1/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  BtnCon1/r_counter_reg[1]/Q
                         net (fo=3, routed)           0.168     1.787    BtnCon1/r_counter_reg[1]
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  BtnCon1/r_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.832    BtnCon1/r_counter[0]_i_5_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.897 r  BtnCon1/r_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.897    BtnCon1/r_counter_reg[0]_i_1_n_6
    SLICE_X1Y3           FDCE                                         r  BtnCon1/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.866     1.993    BtnCon1/CLK
    SLICE_X1Y3           FDCE                                         r  BtnCon1/r_counter_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.105     1.583    BtnCon1/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     BtnCon1/r_button_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     BtnCon1/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     BtnCon1/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     BtnCon1/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     BtnCon1/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     BtnCon1/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     BtnCon1/r_counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     BtnCon1/r_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     BtnCon1/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     BtnCon1/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     BtnCon1/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     BtnCon1/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     BtnCon1/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     BtnCon1/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     BtnCon1/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     BtnCon1/r_counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    BtnCon1/r_counter_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    BtnCon1/r_counter_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    BtnCon1/r_counter_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     BtnCon1/r_button_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     BtnCon1/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     BtnCon1/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     BtnCon1/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     BtnCon1/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     BtnCon1/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     BtnCon1/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     BtnCon1/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     BtnCon1/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     BtnCon1/r_counter_reg[9]/C



