{
  "DESIGN_NAME": "normal_multiplier",
  "VERILOG_FILES": "dir::../rtl/normal_multiplier.v",
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "CLOCK_PERIOD": 20.0,
  "FP_CORE_UTIL": 60,
  "PNR_SDC_FILE": "dir::./constraints.sdc",
  "SIGNOFF_SDC_FILE": "dir::./constraints.sdc",
  "FP_PDN_MULTILAYER": false
}
