Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 18 17:16:21 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file part3_timing_summary_routed.rpt -pb part3_timing_summary_routed.pb -rpx part3_timing_summary_routed.rpx -warn_on_violation
| Design       : part3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.021        0.000                      0                   52        0.234        0.000                      0                   52        0.556        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.750}        3.500           285.714         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.021        0.000                      0                   52        0.234        0.000                      0                   52        0.556        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 r_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.777ns (51.834%)  route 1.651ns (48.166%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 8.411 - 3.500 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.886     5.303    clk_IBUF_BUFG
    SLICE_X3Y165         FDCE                                         r  r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDCE (Prop_fdce_C_Q)         0.456     5.759 r  r_addr_reg[0]/Q
                         net (fo=15, routed)          0.862     6.621    r_addr_reg[0]
    SLICE_X3Y167         LUT6 (Prop_lut6_I2_O)        0.124     6.745 f  full_reg_i_8/O
                         net (fo=10, routed)          0.502     7.248    full_reg_i_8_n_0
    SLICE_X4Y168         LUT3 (Prop_lut3_I2_O)        0.124     7.372 r  full_reg_i_14/O
                         net (fo=1, routed)           0.000     7.372    full_reg_i_14_n_0
    SLICE_X4Y168         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.904 r  full_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.904    full_reg_reg_i_4_n_0
    SLICE_X4Y169         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.132 r  full_reg_reg_i_2/CO[2]
                         net (fo=1, routed)           0.287     8.418    full_nxt11_in
    SLICE_X7Y169         LUT6 (Prop_lut6_I1_O)        0.313     8.731 r  full_reg_i_1/O
                         net (fo=1, routed)           0.000     8.731    full_reg_i_1_n_0
    SLICE_X7Y169         FDCE                                         r  full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.752     8.411    clk_IBUF_BUFG
    SLICE_X7Y169         FDCE                                         r  full_reg_reg/C
                         clock pessimism              0.346     8.757    
                         clock uncertainty           -0.035     8.722    
    SLICE_X7Y169         FDCE (Setup_fdce_C_D)        0.031     8.753    full_reg_reg
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 r_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 1.588ns (47.640%)  route 1.745ns (52.360%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 8.417 - 3.500 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.884     5.301    clk_IBUF_BUFG
    SLICE_X1Y167         FDCE                                         r  r_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.456     5.757 r  r_addr_reg[3]/Q
                         net (fo=10, routed)          1.024     6.781    r_addr_reg[3]
    SLICE_X0Y164         LUT5 (Prop_lut5_I3_O)        0.124     6.905 f  empty_reg_i_9/O
                         net (fo=1, routed)           0.435     7.340    empty_reg_i_9_n_0
    SLICE_X2Y165         LUT6 (Prop_lut6_I5_O)        0.124     7.464 r  empty_reg_i_5/O
                         net (fo=1, routed)           0.000     7.464    empty_reg_i_5_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.038 r  empty_reg_reg_i_2/CO[2]
                         net (fo=1, routed)           0.287     8.324    empty_nxt10_in
    SLICE_X1Y165         LUT6 (Prop_lut6_I1_O)        0.310     8.634 r  empty_reg_i_1/O
                         net (fo=1, routed)           0.000     8.634    empty_reg_i_1_n_0
    SLICE_X1Y165         FDPE                                         r  empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.758     8.417    clk_IBUF_BUFG
    SLICE_X1Y165         FDPE                                         r  empty_reg_reg/C
                         clock pessimism              0.362     8.779    
                         clock uncertainty           -0.035     8.744    
    SLICE_X1Y165         FDPE (Setup_fdpe_C_D)        0.031     8.775    empty_reg_reg
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            mem_fifo_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.905ns (33.972%)  route 1.759ns (66.028%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 8.386 - 3.500 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.880     5.297    clk_IBUF_BUFG
    SLICE_X7Y169         FDCE                                         r  full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDCE (Prop_fdce_C_Q)         0.456     5.753 f  full_reg_reg/Q
                         net (fo=5, routed)           0.781     6.534    full_OBUF
    SLICE_X7Y160         LUT1 (Prop_lut1_I0_O)        0.117     6.651 r  mem_fifo_reg_i_2/O
                         net (fo=3, routed)           0.537     7.188    WE0
    SLICE_X7Y153         LUT2 (Prop_lut2_I1_O)        0.332     7.520 r  mem_fifo_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.441     7.961    mem_fifo_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.728     8.386    clk_IBUF_BUFG
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/CLKARDCLK
                         clock pessimism              0.346     8.733    
                         clock uncertainty           -0.035     8.697    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.254    mem_fifo_reg
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            mem_fifo_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.573ns (24.764%)  route 1.741ns (75.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 8.386 - 3.500 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.880     5.297    clk_IBUF_BUFG
    SLICE_X7Y169         FDCE                                         r  full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDCE (Prop_fdce_C_Q)         0.456     5.753 f  full_reg_reg/Q
                         net (fo=5, routed)           0.781     6.534    full_OBUF
    SLICE_X7Y160         LUT1 (Prop_lut1_I0_O)        0.117     6.651 r  mem_fifo_reg_i_2/O
                         net (fo=3, routed)           0.960     7.611    WE0
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.728     8.386    clk_IBUF_BUFG
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/CLKARDCLK
                         clock pessimism              0.346     8.733    
                         clock uncertainty           -0.035     8.697    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740     7.957    mem_fifo_reg
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            mem_fifo_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.573ns (24.764%)  route 1.741ns (75.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 8.386 - 3.500 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.880     5.297    clk_IBUF_BUFG
    SLICE_X7Y169         FDCE                                         r  full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDCE (Prop_fdce_C_Q)         0.456     5.753 f  full_reg_reg/Q
                         net (fo=5, routed)           0.781     6.534    full_OBUF
    SLICE_X7Y160         LUT1 (Prop_lut1_I0_O)        0.117     6.651 r  mem_fifo_reg_i_2/O
                         net (fo=3, routed)           0.960     7.611    WE0
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.728     8.386    clk_IBUF_BUFG
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/CLKARDCLK
                         clock pessimism              0.346     8.733    
                         clock uncertainty           -0.035     8.697    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740     7.957    mem_fifo_reg
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            w_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.839ns (29.454%)  route 2.010ns (70.546%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 8.413 - 3.500 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.884     5.301    clk_IBUF_BUFG
    SLICE_X7Y166         FDCE                                         r  w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDCE (Prop_fdce_C_Q)         0.419     5.720 f  w_addr_reg[1]/Q
                         net (fo=11, routed)          1.354     7.074    w_addr_reg[1]
    SLICE_X2Y168         LUT4 (Prop_lut4_I2_O)        0.296     7.370 r  w_addr[7]_i_3/O
                         net (fo=2, routed)           0.656     8.026    w_addr[7]_i_3_n_0
    SLICE_X3Y168         LUT4 (Prop_lut4_I1_O)        0.124     8.150 r  w_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.150    p_0_in[6]
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.754     8.413    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[6]/C
                         clock pessimism              0.346     8.759    
                         clock uncertainty           -0.035     8.724    
    SLICE_X3Y168         FDCE (Setup_fdce_C_D)        0.029     8.753    w_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            w_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.867ns (30.140%)  route 2.010ns (69.860%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 8.413 - 3.500 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.884     5.301    clk_IBUF_BUFG
    SLICE_X7Y166         FDCE                                         r  w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDCE (Prop_fdce_C_Q)         0.419     5.720 f  w_addr_reg[1]/Q
                         net (fo=11, routed)          1.354     7.074    w_addr_reg[1]
    SLICE_X2Y168         LUT4 (Prop_lut4_I2_O)        0.296     7.370 r  w_addr[7]_i_3/O
                         net (fo=2, routed)           0.656     8.026    w_addr[7]_i_3_n_0
    SLICE_X3Y168         LUT5 (Prop_lut5_I3_O)        0.152     8.178 r  w_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     8.178    p_0_in[7]
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.754     8.413    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[7]/C
                         clock pessimism              0.346     8.759    
                         clock uncertainty           -0.035     8.724    
    SLICE_X3Y168         FDCE (Setup_fdce_C_D)        0.075     8.799    w_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 r_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            mem_fifo_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.456ns (20.869%)  route 1.729ns (79.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 8.387 - 3.500 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.885     5.302    clk_IBUF_BUFG
    SLICE_X3Y166         FDCE                                         r  r_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDCE (Prop_fdce_C_Q)         0.456     5.758 r  r_addr_reg[2]/Q
                         net (fo=13, routed)          1.729     7.487    r_addr_reg[2]
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     8.387    clk_IBUF_BUFG
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/CLKBWRCLK
                         clock pessimism              0.346     8.734    
                         clock uncertainty           -0.035     8.698    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     8.132    mem_fifo_reg
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 r_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            mem_fifo_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.419ns (20.979%)  route 1.578ns (79.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 8.387 - 3.500 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.884     5.301    clk_IBUF_BUFG
    SLICE_X1Y167         FDCE                                         r  r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.419     5.720 r  r_addr_reg[4]/Q
                         net (fo=7, routed)           1.578     7.298    r_addr_reg[4]
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     8.387    clk_IBUF_BUFG
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/CLKBWRCLK
                         clock pessimism              0.346     8.734    
                         clock uncertainty           -0.035     8.698    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.738     7.960    mem_fifo_reg
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 r_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            mem_fifo_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.518ns (24.790%)  route 1.572ns (75.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 8.387 - 3.500 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.884     5.301    clk_IBUF_BUFG
    SLICE_X2Y167         FDCE                                         r  r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDCE (Prop_fdce_C_Q)         0.518     5.819 r  r_addr_reg[5]/Q
                         net (fo=6, routed)           1.572     7.391    r_addr_reg[5]
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    C9                                                0.000     3.500 r  clk (IN)
                         net (fo=0)                   0.000     3.500    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.869     4.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     6.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.658 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.729     8.387    clk_IBUF_BUFG
    RAMB18_X0Y60         RAMB18E1                                     r  mem_fifo_reg/CLKBWRCLK
                         clock pessimism              0.346     8.734    
                         clock uncertainty           -0.035     8.698    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.132    mem_fifo_reg
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 r_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            r_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.570%)  route 0.182ns (49.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.674     1.740    clk_IBUF_BUFG
    SLICE_X3Y167         FDCE                                         r  r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDCE (Prop_fdce_C_Q)         0.141     1.881 r  r_addr_reg[1]/Q
                         net (fo=14, routed)          0.182     2.062    r_addr_reg[1]
    SLICE_X2Y167         LUT6 (Prop_lut6_I1_O)        0.045     2.107 r  r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.107    r_addr[5]_i_1_n_0
    SLICE_X2Y167         FDCE                                         r  r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.949     2.270    clk_IBUF_BUFG
    SLICE_X2Y167         FDCE                                         r  r_addr_reg[5]/C
                         clock pessimism             -0.517     1.753    
    SLICE_X2Y167         FDCE (Hold_fdce_C_D)         0.121     1.874    r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 w_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            w_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.014%)  route 0.165ns (46.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.674     1.740    clk_IBUF_BUFG
    SLICE_X7Y166         FDCE                                         r  w_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDCE (Prop_fdce_C_Q)         0.141     1.881 r  w_addr_reg[0]/Q
                         net (fo=12, routed)          0.165     2.045    w_addr_reg[0]
    SLICE_X7Y167         LUT6 (Prop_lut6_I3_O)        0.045     2.090 r  w_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.090    w_addr[5]_i_1_n_0
    SLICE_X7Y167         FDCE                                         r  w_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.269    clk_IBUF_BUFG
    SLICE_X7Y167         FDCE                                         r  w_addr_reg[5]/C
                         clock pessimism             -0.516     1.753    
    SLICE_X7Y167         FDCE (Hold_fdce_C_D)         0.092     1.845    w_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            w_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.188ns (44.786%)  route 0.232ns (55.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.674     1.740    clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.141     1.881 r  w_addr_reg[2]/Q
                         net (fo=10, routed)          0.232     2.112    w_addr_reg[2]
    SLICE_X2Y168         LUT5 (Prop_lut5_I4_O)        0.047     2.159 r  w_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.159    w_addr[4]_i_1_n_0
    SLICE_X2Y168         FDCE                                         r  w_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.269    clk_IBUF_BUFG
    SLICE_X2Y168         FDCE                                         r  w_addr_reg[4]/C
                         clock pessimism             -0.516     1.753    
    SLICE_X2Y168         FDCE (Hold_fdce_C_D)         0.133     1.886    w_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 w_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            w_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.183ns (47.055%)  route 0.206ns (52.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.673     1.739    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.141     1.880 r  w_addr_reg[6]/Q
                         net (fo=7, routed)           0.206     2.085    w_addr_reg[6]
    SLICE_X3Y168         LUT5 (Prop_lut5_I4_O)        0.042     2.127 r  w_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     2.127    p_0_in[7]
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.269    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[7]/C
                         clock pessimism             -0.530     1.739    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.107     1.846    w_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 w_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            w_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.460%)  route 0.206ns (52.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.673     1.739    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.141     1.880 r  w_addr_reg[6]/Q
                         net (fo=7, routed)           0.206     2.085    w_addr_reg[6]
    SLICE_X3Y168         LUT4 (Prop_lut4_I0_O)        0.045     2.130 r  w_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.130    p_0_in[6]
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.269    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  w_addr_reg[6]/C
                         clock pessimism             -0.530     1.739    
    SLICE_X3Y168         FDCE (Hold_fdce_C_D)         0.091     1.830    w_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.676     1.742    clk_IBUF_BUFG
    SLICE_X1Y165         FDPE                                         r  empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y165         FDPE (Prop_fdpe_C_Q)         0.141     1.883 r  empty_reg_reg/Q
                         net (fo=4, routed)           0.232     2.115    empty_OBUF
    SLICE_X1Y165         LUT6 (Prop_lut6_I0_O)        0.045     2.160 r  empty_reg_i_1/O
                         net (fo=1, routed)           0.000     2.160    empty_reg_i_1_n_0
    SLICE_X1Y165         FDPE                                         r  empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.951     2.272    clk_IBUF_BUFG
    SLICE_X1Y165         FDPE                                         r  empty_reg_reg/C
                         clock pessimism             -0.530     1.742    
    SLICE_X1Y165         FDPE (Hold_fdpe_C_D)         0.092     1.834    empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.236%)  route 0.234ns (55.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.671     1.737    clk_IBUF_BUFG
    SLICE_X7Y169         FDCE                                         r  full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDCE (Prop_fdce_C_Q)         0.141     1.878 r  full_reg_reg/Q
                         net (fo=5, routed)           0.234     2.112    full_OBUF
    SLICE_X7Y169         LUT6 (Prop_lut6_I5_O)        0.045     2.157 r  full_reg_i_1/O
                         net (fo=1, routed)           0.000     2.157    full_reg_i_1_n_0
    SLICE_X7Y169         FDCE                                         r  full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.946     2.267    clk_IBUF_BUFG
    SLICE_X7Y169         FDCE                                         r  full_reg_reg/C
                         clock pessimism             -0.530     1.737    
    SLICE_X7Y169         FDCE (Hold_fdce_C_D)         0.092     1.829    full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 r_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            r_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.184ns (41.859%)  route 0.256ns (58.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.673     1.739    clk_IBUF_BUFG
    SLICE_X5Y167         FDCE                                         r  r_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDCE (Prop_fdce_C_Q)         0.141     1.880 r  r_addr_reg[6]/Q
                         net (fo=15, routed)          0.256     2.135    r_addr_reg[6]
    SLICE_X5Y167         LUT3 (Prop_lut3_I2_O)        0.043     2.178 r  r_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.178    empty_nxt2[7]
    SLICE_X5Y167         FDCE                                         r  r_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.948     2.269    clk_IBUF_BUFG
    SLICE_X5Y167         FDCE                                         r  r_addr_reg[7]/C
                         clock pessimism             -0.530     1.739    
    SLICE_X5Y167         FDCE (Hold_fdce_C_D)         0.107     1.846    r_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 r_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            r_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.634%)  route 0.240ns (56.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.676     1.742    clk_IBUF_BUFG
    SLICE_X3Y165         FDCE                                         r  r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  r_addr_reg[0]/Q
                         net (fo=15, routed)          0.240     2.123    r_addr_reg[0]
    SLICE_X3Y165         LUT1 (Prop_lut1_I0_O)        0.045     2.168 r  r_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.168    full_nxt2[0]
    SLICE_X3Y165         FDCE                                         r  r_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.951     2.272    clk_IBUF_BUFG
    SLICE_X3Y165         FDCE                                         r  r_addr_reg[0]/C
                         clock pessimism             -0.530     1.742    
    SLICE_X3Y165         FDCE (Hold_fdce_C_D)         0.091     1.833    r_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            w_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.184ns (40.810%)  route 0.267ns (59.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.674     1.740    clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.141     1.881 r  w_addr_reg[2]/Q
                         net (fo=10, routed)          0.267     2.147    w_addr_reg[2]
    SLICE_X0Y167         LUT4 (Prop_lut4_I1_O)        0.043     2.190 r  w_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.190    w_addr[3]_i_1_n_0
    SLICE_X0Y167         FDCE                                         r  w_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.949     2.270    clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  w_addr_reg[3]/C
                         clock pessimism             -0.530     1.740    
    SLICE_X0Y167         FDCE (Hold_fdce_C_D)         0.107     1.847    w_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.750 }
Period(ns):         3.500
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         3.500       0.556      RAMB18_X0Y60    mem_fifo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         3.500       0.924      RAMB18_X0Y60    mem_fifo_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         3.500       1.345      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         3.500       2.500      SLICE_X1Y165    empty_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         3.500       2.500      SLICE_X7Y169    full_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         3.500       2.500      SLICE_X3Y165    r_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.500       2.500      SLICE_X3Y167    r_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.500       2.500      SLICE_X3Y166    r_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.500       2.500      SLICE_X1Y167    r_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.500       2.500      SLICE_X1Y167    r_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X3Y167    r_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X3Y166    r_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X1Y167    r_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X1Y167    r_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X2Y167    r_addr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X7Y166    w_addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X7Y166    w_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X0Y167    w_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X0Y167    w_addr_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         1.750       1.250      SLICE_X1Y165    empty_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X5Y167    r_addr_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X5Y167    r_addr_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X2Y168    w_addr_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X7Y167    w_addr_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X3Y168    w_addr_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X3Y168    w_addr_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         1.750       1.250      SLICE_X1Y165    empty_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X7Y169    full_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X7Y169    full_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.750       1.250      SLICE_X3Y165    r_addr_reg[0]/C



