// Seed: 590508556
module module_0 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wire id_7,
    input wand id_8,
    output supply0 id_9
);
  uwire id_11 = id_4;
  assign id_7 = id_5;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3
);
  wire id_5;
  assign id_3 = id_2;
  wire id_6;
  module_0(
      id_2, id_2, id_2, id_3, id_2, id_2, id_1, id_3, id_2, id_3
  );
endmodule
