v 20130925 2
P 4800 15400 4500 15400 1 0 0
{
T 4595 15445 5 8 1 1 0 0 1
pinnumber=62
T 4650 15350 5 8 0 1 270 2 1
pinseq=1
T 4445 15395 9 8 1 1 0 6 1
pinlabel=AREF
T 4300 15400 5 8 0 1 270 5 1
pintype=io
}
P 2800 16200 2800 15900 1 0 0
{
T 2850 16050 5 8 1 1 0 0 1
pinnumber=64
T 2850 16050 5 8 0 1 0 2 1
pinseq=2
T 2800 15850 9 8 1 1 0 5 1
pinlabel=AVCC
T 2800 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 1700 16200 1700 15900 1 0 0
{
T 1750 16050 5 8 1 1 0 0 1
pinnumber=52
T 1750 16050 5 8 0 1 0 2 1
pinseq=3
T 1700 15850 9 8 1 1 0 5 1
pinlabel=VCC
T 1700 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 2100 16200 2100 15900 1 0 0
{
T 2150 16050 5 8 1 1 0 0 1
pinnumber=21
T 2150 16050 5 8 0 1 0 2 1
pinseq=4
T 2100 15850 9 8 1 1 0 5 1
pinlabel=VCC
T 2100 15700 5 8 0 1 0 5 1
pintype=pwr
}
P 4800 14600 4500 14600 1 0 0
{
T 4600 14650 5 8 1 1 0 0 1
pinnumber=25
T 4600 14550 5 8 0 1 0 2 1
pinseq=34
T 4450 14600 9 8 1 1 0 6 1
pinlabel=(ICP1) PD0
T 4450 14600 5 8 0 1 0 8 1
pintype=io
}
P 4800 14300 4500 14300 1 0 0
{
T 4600 14350 5 8 1 1 0 0 1
pinnumber=26
T 4600 14250 5 8 0 1 0 2 1
pinseq=35
T 4450 14300 9 8 1 1 0 6 1
pinlabel=(INT0) PD1
T 4450 14300 5 8 0 1 0 8 1
pintype=io
}
P 4800 14000 4500 14000 1 0 0
{
T 4600 14050 5 8 1 1 0 0 1
pinnumber=27
T 4600 13950 5 8 0 1 0 2 1
pinseq=36
T 4450 14000 9 8 1 1 0 6 1
pinlabel=PD2
T 4450 14000 5 8 0 1 0 8 1
pintype=io
}
P 4800 13700 4500 13700 1 0 0
{
T 4600 13750 5 8 1 1 0 0 1
pinnumber=28
T 4600 13650 5 8 0 1 0 2 1
pinseq=37
T 4450 13700 9 8 1 1 0 6 1
pinlabel=PD3
T 4450 13700 5 8 0 1 0 8 1
pintype=io
}
P 4800 13400 4500 13400 1 0 0
{
T 4600 13450 5 8 1 1 0 0 1
pinnumber=29
T 4600 13350 5 8 0 1 0 2 1
pinseq=38
T 4450 13400 9 8 1 1 0 6 1
pinlabel=PD4
T 4450 13400 5 8 0 1 0 8 1
pintype=io
}
P 4800 13100 4500 13100 1 0 0
{
T 4600 13150 5 8 1 1 0 0 1
pinnumber=30
T 4600 13050 5 8 0 1 0 2 1
pinseq=39
T 4450 13100 9 8 1 1 0 6 1
pinlabel=PD5
T 4450 13100 5 8 0 1 0 8 1
pintype=io
}
P 4800 12800 4500 12800 1 0 0
{
T 4600 12850 5 8 1 1 0 0 1
pinnumber=31
T 4600 12750 5 8 0 1 0 2 1
pinseq=40
T 4450 12800 9 8 1 1 0 6 1
pinlabel=PD6
T 4450 12800 5 8 0 1 0 8 1
pintype=io
}
P 4800 12500 4500 12500 1 0 0
{
T 4600 12550 5 8 1 1 0 0 1
pinnumber=32
T 4600 12450 5 8 0 1 0 2 1
pinseq=41
T 4450 12500 9 8 1 1 0 6 1
pinlabel=PD7
T 4450 12500 5 8 0 1 0 8 1
pintype=io
}
P 4800 11900 4500 11900 1 0 0
{
T 4600 11950 5 8 1 1 0 0 1
pinnumber=2
T 4600 11850 5 8 0 1 0 2 1
pinseq=42
T 4450 11900 9 8 1 1 0 6 1
pinlabel=(RXD/PCINT0) PE0
T 4450 11900 5 8 0 1 0 8 1
pintype=io
}
P 4800 11600 4500 11600 1 0 0
{
T 4600 11650 5 8 1 1 0 0 1
pinnumber=3
T 4600 11550 5 8 0 1 0 2 1
pinseq=43
T 4450 11600 9 8 1 1 0 6 1
pinlabel=(TXD/PCINT1) PE1
T 4450 11600 5 8 0 1 0 8 1
pintype=io
}
P 4800 11300 4500 11300 1 0 0
{
T 4600 11350 5 8 1 1 0 0 1
pinnumber=4
T 4600 11250 5 8 0 1 0 2 1
pinseq=44
T 4450 11300 9 8 1 1 0 6 1
pinlabel=(XCK/AIN0/PCINT2) PE2
T 4450 11300 5 8 0 1 0 8 1
pintype=io
}
P 4800 11000 4500 11000 1 0 0
{
T 4600 11050 5 8 1 1 0 0 1
pinnumber=5
T 4600 10950 5 8 0 1 0 2 1
pinseq=45
T 4450 11000 9 8 1 1 0 6 1
pinlabel=(AIN1/PCINT3) PE3
T 4450 11000 5 8 0 1 0 8 1
pintype=io
}
P 4800 10700 4500 10700 1 0 0
{
T 4600 10750 5 8 1 1 0 0 1
pinnumber=6
T 4600 10650 5 8 0 1 0 2 1
pinseq=46
T 4450 10700 9 8 1 1 0 6 1
pinlabel=(USCK/SCL/PCINT4) PE4
T 4450 10700 5 8 0 1 0 8 1
pintype=io
}
P 4800 10400 4500 10400 1 0 0
{
T 4600 10450 5 8 1 1 0 0 1
pinnumber=7
T 4600 10350 5 8 0 1 0 2 1
pinseq=47
T 4450 10400 9 8 1 1 0 6 1
pinlabel=(DI/SDA/PCINT5) PE5
T 4450 10400 5 8 0 1 0 8 1
pintype=io
}
P 4800 10100 4500 10100 1 0 0
{
T 4600 10150 5 8 1 1 0 0 1
pinnumber=8
T 4600 10050 5 8 0 1 0 2 1
pinseq=48
T 4450 10100 9 8 1 1 0 6 1
pinlabel=(DO/PCINT6) PE6
T 4450 10100 5 8 0 1 0 8 1
pintype=io
}
P 4800 9800 4500 9800 1 0 0
{
T 4600 9850 5 8 1 1 0 0 1
pinnumber=9
T 4600 9750 5 8 0 1 0 2 1
pinseq=49
T 4450 9800 9 8 1 1 0 6 1
pinlabel=(CLKO/PCINT7) PE7
T 4450 9800 5 8 0 1 0 8 1
pintype=io
}
P 4800 9200 4500 9200 1 0 0
{
T 4600 9250 5 8 1 1 0 0 1
pinnumber=61
T 4600 9150 5 8 0 1 0 2 1
pinseq=50
T 4450 9200 9 8 1 1 0 6 1
pinlabel=(ADC0) PF0
T 4450 9200 5 8 0 1 0 8 1
pintype=io
}
P 4800 8900 4500 8900 1 0 0
{
T 4600 8950 5 8 1 1 0 0 1
pinnumber=60
T 4600 8850 5 8 0 1 0 2 1
pinseq=51
T 4450 8900 9 8 1 1 0 6 1
pinlabel=(ADC1) PF1
T 4450 8900 5 8 0 1 0 8 1
pintype=io
}
P 4800 8600 4500 8600 1 0 0
{
T 4600 8650 5 8 1 1 0 0 1
pinnumber=59
T 4600 8550 5 8 0 1 0 2 1
pinseq=52
T 4450 8600 9 8 1 1 0 6 1
pinlabel=(ADC2) PF2
T 4450 8600 5 8 0 1 0 8 1
pintype=io
}
P 4800 8300 4500 8300 1 0 0
{
T 4600 8350 5 8 1 1 0 0 1
pinnumber=58
T 4600 8250 5 8 0 1 0 2 1
pinseq=53
T 4450 8300 9 8 1 1 0 6 1
pinlabel=(ADC3) PF3
T 4450 8300 5 8 0 1 0 8 1
pintype=io
}
P 4800 8000 4500 8000 1 0 0
{
T 4600 8050 5 8 1 1 0 0 1
pinnumber=57
T 4600 7950 5 8 0 1 0 2 1
pinseq=54
T 4450 8000 9 8 1 1 0 6 1
pinlabel=(ADC4/TCK) PF4
T 4450 8000 5 8 0 1 0 8 1
pintype=io
}
P 4800 7700 4500 7700 1 0 0
{
T 4600 7750 5 8 1 1 0 0 1
pinnumber=56
T 4600 7650 5 8 0 1 0 2 1
pinseq=55
T 4450 7700 9 8 1 1 0 6 1
pinlabel=(ADC5/TMS) PF5
T 4450 7700 5 8 0 1 0 8 1
pintype=io
}
P 4800 7400 4500 7400 1 0 0
{
T 4600 7450 5 8 1 1 0 0 1
pinnumber=55
T 4600 7350 5 8 0 1 0 2 1
pinseq=56
T 4450 7400 9 8 1 1 0 6 1
pinlabel=(ADC6/TDO) PF6
T 4450 7400 5 8 0 1 0 8 1
pintype=io
}
P 4800 7100 4500 7100 1 0 0
{
T 4600 7150 5 8 1 1 0 0 1
pinnumber=54
T 4600 7050 5 8 0 1 0 2 1
pinseq=57
T 4450 7100 9 8 1 1 0 6 1
pinlabel=(ADC7/TDI) PF7
T 4450 7100 5 8 0 1 0 8 1
pintype=io
}
P 4800 6500 4500 6500 1 0 0
{
T 4600 6550 5 8 1 1 0 0 1
pinnumber=33
T 4600 6450 5 8 0 1 0 2 1
pinseq=58
T 4450 6500 9 8 1 1 0 6 1
pinlabel=PG0
T 4450 6500 5 8 0 1 0 8 1
pintype=io
}
P 4800 6200 4500 6200 1 0 0
{
T 4600 6250 5 8 1 1 0 0 1
pinnumber=34
T 4600 6150 5 8 0 1 0 2 1
pinseq=59
T 4450 6200 9 8 1 1 0 6 1
pinlabel=PG1
T 4450 6200 5 8 0 1 0 8 1
pintype=io
}
P 4800 5900 4500 5900 1 0 0
{
T 4600 5950 5 8 1 1 0 0 1
pinnumber=43
T 4600 5850 5 8 0 1 0 2 1
pinseq=60
T 4450 5900 9 8 1 1 0 6 1
pinlabel=PG2
T 4450 5900 5 8 0 1 0 8 1
pintype=io
}
P 4800 5600 4500 5600 1 0 0
{
T 4600 5650 5 8 1 1 0 0 1
pinnumber=18
T 4600 5550 5 8 0 1 0 2 1
pinseq=61
T 4450 5600 9 8 1 1 0 6 1
pinlabel=(T1) PG3
T 4450 5600 5 8 0 1 0 8 1
pintype=io
}
P 4800 5300 4500 5300 1 0 0
{
T 4600 5350 5 8 1 1 0 0 1
pinnumber=19
T 4600 5250 5 8 0 1 0 2 1
pinseq=62
T 4450 5300 9 8 1 1 0 6 1
pinlabel=(T0) PG4
T 4450 5300 5 8 0 1 0 8 1
pintype=io
}
P 4800 5000 4500 5000 1 0 0
{
T 4600 5050 5 8 1 1 0 0 1
pinnumber=20
T 4600 4950 5 8 0 1 0 2 1
pinseq=63
T 4450 5000 9 8 1 1 0 6 1
pinlabel=(\_RESET\_) PG5
T 4450 5000 5 8 0 1 0 8 1
pintype=io
}
P 100 15400 400 15400 1 0 0
{
T 300 15450 5 8 1 1 0 6 1
pinnumber=1
T 300 15350 5 8 0 1 0 8 1
pinseq=64
T 450 15400 9 8 1 1 0 0 1
pinlabel=DNC
T 450 15400 5 8 0 1 0 2 1
pintype=io
}
P 100 14900 400 14900 1 0 0
{
T 300 14950 5 8 1 1 0 6 1
pinnumber=51
T 300 14850 5 8 0 1 0 8 1
pinseq=10
T 450 14900 9 8 1 1 0 0 1
pinlabel=PA0
T 450 14900 5 8 0 1 0 2 1
pintype=io
}
P 100 14600 400 14600 1 0 0
{
T 300 14650 5 8 1 1 0 6 1
pinnumber=50
T 300 14550 5 8 0 1 0 8 1
pinseq=11
T 450 14600 9 8 1 1 0 0 1
pinlabel=PA1
T 450 14600 5 8 0 1 0 2 1
pintype=io
}
P 100 14300 400 14300 1 0 0
{
T 300 14350 5 8 1 1 0 6 1
pinnumber=49
T 300 14250 5 8 0 1 0 8 1
pinseq=12
T 450 14300 9 8 1 1 0 0 1
pinlabel=PA2
T 450 14300 5 8 0 1 0 2 1
pintype=io
}
P 100 14000 400 14000 1 0 0
{
T 300 14050 5 8 1 1 0 6 1
pinnumber=48
T 300 13950 5 8 0 1 0 8 1
pinseq=13
T 450 14000 9 8 1 1 0 0 1
pinlabel=PA3
T 450 14000 5 8 0 1 0 2 1
pintype=io
}
P 100 13700 400 13700 1 0 0
{
T 300 13750 5 8 1 1 0 6 1
pinnumber=47
T 300 13650 5 8 0 1 0 8 1
pinseq=14
T 450 13700 9 8 1 1 0 0 1
pinlabel=PA4
T 450 13700 5 8 0 1 0 2 1
pintype=io
}
P 100 13400 400 13400 1 0 0
{
T 300 13450 5 8 1 1 0 6 1
pinnumber=46
T 300 13350 5 8 0 1 0 8 1
pinseq=15
T 450 13400 9 8 1 1 0 0 1
pinlabel=PA5
T 450 13400 5 8 0 1 0 2 1
pintype=io
}
P 100 13100 400 13100 1 0 0
{
T 300 13150 5 8 1 1 0 6 1
pinnumber=45
T 300 13050 5 8 0 1 0 8 1
pinseq=16
T 450 13100 9 8 1 1 0 0 1
pinlabel=PA6
T 450 13100 5 8 0 1 0 2 1
pintype=io
}
P 100 12800 400 12800 1 0 0
{
T 300 12850 5 8 1 1 0 6 1
pinnumber=44
T 300 12750 5 8 0 1 0 8 1
pinseq=17
T 450 12800 9 8 1 1 0 0 1
pinlabel=PA7
T 450 12800 5 8 0 1 0 2 1
pintype=io
}
P 100 12200 400 12200 1 0 0
{
T 300 12250 5 8 1 1 0 6 1
pinnumber=10
T 300 12150 5 8 0 1 0 8 1
pinseq=18
T 450 12200 9 8 1 1 0 0 1
pinlabel=PB0 (\_SS\_/PCINT8)
T 450 12200 5 8 0 1 0 2 1
pintype=io
}
P 100 11900 400 11900 1 0 0
{
T 300 11950 5 8 1 1 0 6 1
pinnumber=11
T 300 11850 5 8 0 1 0 8 1
pinseq=19
T 450 11900 9 8 1 1 0 0 1
pinlabel=PB1 (SCK/PCINT9)
T 450 11900 5 8 0 1 0 2 1
pintype=io
}
P 100 11600 400 11600 1 0 0
{
T 300 11650 5 8 1 1 0 6 1
pinnumber=12
T 300 11550 5 8 0 1 0 8 1
pinseq=20
T 450 11600 9 8 1 1 0 0 1
pinlabel=PB2 (MOSI/PCINT10)
T 450 11600 5 8 0 1 0 2 1
pintype=io
}
P 100 11300 400 11300 1 0 0
{
T 300 11350 5 8 1 1 0 6 1
pinnumber=13
T 300 11250 5 8 0 1 0 8 1
pinseq=21
T 450 11300 9 8 1 1 0 0 1
pinlabel=PB3 (MISO/PCINT11)
T 450 11300 5 8 0 1 0 2 1
pintype=io
}
P 100 11000 400 11000 1 0 0
{
T 300 11050 5 8 1 1 0 6 1
pinnumber=14
T 300 10950 5 8 0 1 0 8 1
pinseq=22
T 450 11000 9 8 1 1 0 0 1
pinlabel=PB4 (OC0A/PCINT12)
T 450 11000 5 8 0 1 0 2 1
pintype=io
}
P 100 10700 400 10700 1 0 0
{
T 300 10750 5 8 1 1 0 6 1
pinnumber=15
T 300 10650 5 8 0 1 0 8 1
pinseq=23
T 450 10700 9 8 1 1 0 0 1
pinlabel=PB5 (OC1A/PCINT13)
T 450 10700 5 8 0 1 0 2 1
pintype=io
}
P 100 10400 400 10400 1 0 0
{
T 300 10450 5 8 1 1 0 6 1
pinnumber=16
T 300 10350 5 8 0 1 0 8 1
pinseq=24
T 450 10400 9 8 1 1 0 0 1
pinlabel=PB6 (OC1B/PCINT14)
T 450 10400 5 8 0 1 0 2 1
pintype=io
}
P 100 10100 400 10100 1 0 0
{
T 300 10150 5 8 1 1 0 6 1
pinnumber=17
T 300 10050 5 8 0 1 0 8 1
pinseq=25
T 450 10100 9 8 1 1 0 0 1
pinlabel=PB7 (OC2A/PCINT15)
T 450 10100 5 8 0 1 0 2 1
pintype=io
}
P 100 9500 400 9500 1 0 0
{
T 300 9550 5 8 1 1 0 6 1
pinnumber=35
T 300 9450 5 8 0 1 0 8 1
pinseq=26
T 450 9500 9 8 1 1 0 0 1
pinlabel=PC0
T 450 9500 5 8 0 1 0 2 1
pintype=io
}
P 100 9200 400 9200 1 0 0
{
T 300 9250 5 8 1 1 0 6 1
pinnumber=36
T 300 9150 5 8 0 1 0 8 1
pinseq=27
T 450 9200 9 8 1 1 0 0 1
pinlabel=PC1
T 450 9200 5 8 0 1 0 2 1
pintype=io
}
P 100 8900 400 8900 1 0 0
{
T 300 8950 5 8 1 1 0 6 1
pinnumber=37
T 300 8850 5 8 0 1 0 8 1
pinseq=28
T 450 8900 9 8 1 1 0 0 1
pinlabel=PC2
T 450 8900 5 8 0 1 0 2 1
pintype=io
}
P 100 8600 400 8600 1 0 0
{
T 300 8650 5 8 1 1 0 6 1
pinnumber=38
T 300 8550 5 8 0 1 0 8 1
pinseq=29
T 450 8600 9 8 1 1 0 0 1
pinlabel=PC3
T 450 8600 5 8 0 1 0 2 1
pintype=io
}
P 100 8300 400 8300 1 0 0
{
T 300 8350 5 8 1 1 0 6 1
pinnumber=39
T 300 8250 5 8 0 1 0 8 1
pinseq=30
T 450 8300 9 8 1 1 0 0 1
pinlabel=PC4
T 450 8300 5 8 0 1 0 2 1
pintype=io
}
P 100 8000 400 8000 1 0 0
{
T 300 8050 5 8 1 1 0 6 1
pinnumber=40
T 300 7950 5 8 0 1 0 8 1
pinseq=31
T 450 8000 9 8 1 1 0 0 1
pinlabel=PC5
T 450 8000 5 8 0 1 0 2 1
pintype=io
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=41
T 300 7650 5 8 0 1 0 8 1
pinseq=32
T 450 7700 9 8 1 1 0 0 1
pinlabel=PC6
T 450 7700 5 8 0 1 0 2 1
pintype=io
}
P 100 7400 400 7400 1 0 0
{
T 300 7450 5 8 1 1 0 6 1
pinnumber=42
T 300 7350 5 8 0 1 0 8 1
pinseq=33
T 450 7400 9 8 1 1 0 0 1
pinlabel=PC7
T 450 7400 5 8 0 1 0 2 1
pintype=io
}
P 100 6800 400 6800 1 0 0
{
T 300 6850 5 8 1 1 0 6 1
pinnumber=24
T 300 6750 5 8 0 1 0 8 1
pinseq=8
T 450 6800 9 8 1 1 0 0 1
pinlabel=XTAL1 (TOSC1)
T 450 6800 5 8 0 1 0 2 1
pintype=io
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=23
T 300 6450 5 8 0 1 0 8 1
pinseq=9
T 450 6500 9 8 1 1 0 0 1
pinlabel=XTAL2 (TOSC2)
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 1800 4000 1800 4300 1 0 0
{
T 1850 4100 5 8 1 1 0 0 1
pinnumber=22
T 1850 4100 5 8 0 1 0 2 1
pinseq=5
T 1800 4350 9 8 1 1 0 3 1
pinlabel=GND
T 1800 4500 5 8 0 1 0 3 1
pintype=pwr
}
P 2300 4000 2300 4300 1 0 0
{
T 2350 4100 5 8 1 1 0 0 1
pinnumber=53
T 2350 4100 5 8 0 1 0 2 1
pinseq=6
T 2300 4350 9 8 1 1 0 3 1
pinlabel=GND
T 2300 4500 5 8 0 1 0 3 1
pintype=pwr
}
P 2800 4000 2800 4300 1 0 0
{
T 2850 4100 5 8 1 1 0 0 1
pinnumber=63
T 2850 4100 5 8 0 1 0 2 1
pinseq=7
T 2800 4350 9 8 1 1 0 3 1
pinlabel=GND
T 2800 4500 5 8 0 1 0 3 1
pintype=pwr
}
B 400 4300 4100 11600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4500 15900 8 10 1 1 0 6 1
refdes=U?
T 400 16300 5 10 0 0 0 0 1
device=ATmega165P-16AU
T 400 16500 5 10 0 0 0 0 1
footprint=TQFP64
T 400 16700 5 10 0 0 0 0 1
author=John Sloan <jsloan(AT)digium.com>
T 400 16900 5 10 0 0 0 0 1
documentation=http://www.atmel.com/dyn/resources/prod_documents/doc8019.pdf
T 400 17100 5 10 0 0 0 0 1
description=8-bit RISC micro controller (Atmel)
T 400 17300 5 10 0 0 0 0 1
numslots=0
