---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
======
* M.Sc. in Computer Engineering, University of Florida, 2023 (Expected)
* B.Sc. in Electrical and Electronic Engineering, Bangladesh University of Engineering and Technology, 2017

Work experience
======
* August 2021- Present: Graduate Research Assistant- University of Florida
  * Developing a Watermarking technique for hardware trojan detection.
  * Platform level maliciousness score estimation & measurement from IP level maliciousness score.
 
* November 2018- August 2021: IP design and verification engineer- BJIT Inc.
  * RTL design \& developing behavioral model using Verilog.
  * Random verification environment and verification Scenario creation using System Verilog and UVM to verify an IP.

* November 2017- June 2018: RTL design and verification engineer- Neural Semiconductor limited
  * Worked with Synopsis Design Constraint, Timing exceptions and Physical Design Essentials.
  * Random layered verification environment creation using System Verilog.

Skills
======
* Skill 1
* Skill 2
  * Sub-skill 2.1
  * Sub-skill 2.2
  * Sub-skill 2.3
* Skill 3

Publications
======
  <ul>{% for post in site.publications %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Talks
======
  <ul>{% for post in site.talks %}
    {% include archive-single-talk-cv.html %}
  {% endfor %}</ul>
  
Teaching
======
  <ul>{% for post in site.teaching %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Service and leadership
======
* Currently signed in to 43 different slack teams
