----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.015 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.015 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.285      ; 0.270      ;
; -0.015 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.285      ; 0.270      ;
; -0.015 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.285      ; 0.270      ;
; -0.015 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.285      ; 0.270      ;
; -0.015 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.285      ; 0.270      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.015 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.504                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.519                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.015 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.285 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.270 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.466       ; 54         ; 0.000  ; 1.658  ;
;    Cell                ;       ; 5     ; 2.907       ; 46         ; 0.247  ; 1.324  ;
;    PLL Compensation    ;       ; 1     ; -0.139      ; 0          ; -0.139 ; -0.139 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.258       ; 96         ; 0.258  ; 0.258  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.089       ; 56         ; 0.000  ; 2.024  ;
;    Cell                ;       ; 7     ; 3.272       ; 44         ; 0.002  ; 1.573  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.234   ; 6.234    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.632 ;   0.971  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.901 ;   0.269  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.901 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   -0.139 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.086 ;   1.324  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.923 ;   0.837  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.170 ;   0.247  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.828 ;   1.658  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.234 ;   0.406  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.504   ; 0.270    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.234 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.234 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.492 ;   0.258  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N6       ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama9|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.504 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N6       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.519   ; 6.519    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.756 ;   1.095  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.046 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.046 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.155  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.774 ;   1.573  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.744 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.012 ;   0.268  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.036 ;   2.024  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N6       ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama9|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.359 ;   0.323  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N6       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~CLKMUX_0                      ;
;   7.361 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N6       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.519 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.519   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.519   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N6       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.015 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.504                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.519                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.015 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.285 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.270 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.466       ; 54         ; 0.000  ; 1.658  ;
;    Cell                ;       ; 5     ; 2.907       ; 46         ; 0.247  ; 1.324  ;
;    PLL Compensation    ;       ; 1     ; -0.139      ; 0          ; -0.139 ; -0.139 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.258       ; 96         ; 0.258  ; 0.258  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.089       ; 56         ; 0.000  ; 2.024  ;
;    Cell                ;       ; 7     ; 3.272       ; 44         ; 0.002  ; 1.573  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.234   ; 6.234    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.632 ;   0.971  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.901 ;   0.269  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.901 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   -0.139 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.086 ;   1.324  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.923 ;   0.837  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.170 ;   0.247  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.828 ;   1.658  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.234 ;   0.406  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.504   ; 0.270    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.234 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.234 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.492 ;   0.258  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N48      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama5|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.504 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N48      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.519   ; 6.519    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.756 ;   1.095  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.046 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.046 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.155  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.774 ;   1.573  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.744 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.012 ;   0.268  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.036 ;   2.024  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N48      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama5|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.359 ;   0.323  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N48      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~CLKMUX_0                      ;
;   7.361 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N48      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.519 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.519   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.519   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N48      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.015 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.504                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.519                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.015 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.285 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.270 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.466       ; 54         ; 0.000  ; 1.658  ;
;    Cell                ;       ; 5     ; 2.907       ; 46         ; 0.247  ; 1.324  ;
;    PLL Compensation    ;       ; 1     ; -0.139      ; 0          ; -0.139 ; -0.139 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.258       ; 96         ; 0.258  ; 0.258  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.089       ; 56         ; 0.000  ; 2.024  ;
;    Cell                ;       ; 7     ; 3.272       ; 44         ; 0.002  ; 1.573  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.234   ; 6.234    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.632 ;   0.971  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.901 ;   0.269  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.901 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   -0.139 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.086 ;   1.324  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.923 ;   0.837  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.170 ;   0.247  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.828 ;   1.658  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.234 ;   0.406  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.504   ; 0.270    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.234 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.234 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.492 ;   0.258  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N12      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama6|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.504 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N12      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.519   ; 6.519    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.756 ;   1.095  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.046 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.046 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.155  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.774 ;   1.573  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.744 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.012 ;   0.268  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.036 ;   2.024  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N12      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama6|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.359 ;   0.323  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N12      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~CLKMUX_0                      ;
;   7.361 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N12      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.519 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.519   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.519   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N12      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.015 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.504                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.519                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.015 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.285 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.270 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.466       ; 54         ; 0.000  ; 1.658  ;
;    Cell                ;       ; 5     ; 2.907       ; 46         ; 0.247  ; 1.324  ;
;    PLL Compensation    ;       ; 1     ; -0.139      ; 0          ; -0.139 ; -0.139 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.258       ; 96         ; 0.258  ; 0.258  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.089       ; 56         ; 0.000  ; 2.024  ;
;    Cell                ;       ; 7     ; 3.272       ; 44         ; 0.002  ; 1.573  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.234   ; 6.234    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.632 ;   0.971  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.901 ;   0.269  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.901 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   -0.139 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.086 ;   1.324  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.923 ;   0.837  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.170 ;   0.247  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.828 ;   1.658  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.234 ;   0.406  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.504   ; 0.270    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.234 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.234 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.492 ;   0.258  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N30      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama7|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.504 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N30      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.519   ; 6.519    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.756 ;   1.095  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.046 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.046 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.155  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.774 ;   1.573  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.744 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.012 ;   0.268  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.036 ;   2.024  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N30      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama7|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.359 ;   0.323  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N30      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~CLKMUX_0                      ;
;   7.361 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N30      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.519 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.519   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.519   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N30      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.015 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.504                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.519                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.015 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.285 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.270 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.466       ; 54         ; 0.000  ; 1.658  ;
;    Cell                ;       ; 5     ; 2.907       ; 46         ; 0.247  ; 1.324  ;
;    PLL Compensation    ;       ; 1     ; -0.139      ; 0          ; -0.139 ; -0.139 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.258       ; 96         ; 0.258  ; 0.258  ;
;    Cell                ;       ; 2     ; 0.012       ; 4          ; 0.000  ; 0.012  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.089       ; 56         ; 0.000  ; 2.024  ;
;    Cell                ;       ; 7     ; 3.272       ; 44         ; 0.002  ; 1.573  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.234   ; 6.234    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.632 ;   0.971  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.901 ;   0.269  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.901 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   -0.139 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.762 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.086 ;   1.324  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.923 ;   0.837  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.170 ;   0.247  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.828 ;   1.658  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.234 ;   0.406  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.504   ; 0.270    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.234 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.234 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.492 ;   0.258  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N0       ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama8|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.504 ;   0.012  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N0       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.519   ; 6.519    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.661 ;   0.661  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.756 ;   1.095  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.046 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.046 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.155  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.201 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.774 ;   1.573  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.744 ;   0.970  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.012 ;   0.268  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.036 ;   2.024  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N0       ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama8|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.359 ;   0.323  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N0       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~CLKMUX_0                      ;
;   7.361 ;   0.002  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N0       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.519 ;   -0.842 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.519   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.519   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N0       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 5 hold paths (5 violated).  Worst case slack is -0.034 

Tcl Command:
    report_timing -append -hold -file top.failing_paths.rpt -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] -npaths 5 -detail full_path

Options:
    -to_clock [get_clocks {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}] 
    -hold 
    -npaths 5 
    -detail full_path 
    -panel_name {$clock_name $analysis_display_name $operating_conditions_display_name} 
    -file {top.failing_paths.rpt} 
    -append 

Delay Model:
    Slow 1100mV 0C Model

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.034 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.282      ; 0.248      ;
; -0.034 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.282      ; 0.248      ;
; -0.034 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.282      ; 0.248      ;
; -0.034 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.282      ; 0.248      ;
; -0.034 ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0] ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.000        ; 0.282      ; 0.248      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is -0.034 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.034 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.282 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.248 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.503       ; 55         ; 0.000  ; 1.701  ;
;    Cell                ;       ; 5     ; 2.890       ; 45         ; 0.259  ; 1.322  ;
;    PLL Compensation    ;       ; 1     ; -0.131      ; 0          ; -0.131 ; -0.131 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.237       ; 96         ; 0.237  ; 0.237  ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000  ; 0.011  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.117       ; 56         ; 0.000  ; 2.075  ;
;    Cell                ;       ; 7     ; 3.185       ; 44         ; 0.003  ; 1.533  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.262   ; 6.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.633 ;   0.964  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.903 ;   0.270  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.903 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   -0.131 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.094 ;   1.322  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.932 ;   0.838  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.191 ;   0.259  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.892 ;   1.701  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.262 ;   0.370  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.510   ; 0.248    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.262 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.499 ;   0.237  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N6       ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama9|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.510 ;   0.011  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N6       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.544   ; 6.544    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.748 ;   1.079  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.038 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.038 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.137  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.708 ;   1.533  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.671 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.949 ;   0.278  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.024 ;   2.075  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N6       ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama9|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.299 ;   0.275  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N6       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~CLKMUX_0                      ;
;   7.302 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N6       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.544 ;   -0.758 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.544   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.544   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N6       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama9~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is -0.034 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.034 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.282 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.248 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.503       ; 55         ; 0.000  ; 1.701  ;
;    Cell                ;       ; 5     ; 2.890       ; 45         ; 0.259  ; 1.322  ;
;    PLL Compensation    ;       ; 1     ; -0.131      ; 0          ; -0.131 ; -0.131 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.237       ; 96         ; 0.237  ; 0.237  ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000  ; 0.011  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.117       ; 56         ; 0.000  ; 2.075  ;
;    Cell                ;       ; 7     ; 3.185       ; 44         ; 0.003  ; 1.533  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.262   ; 6.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.633 ;   0.964  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.903 ;   0.270  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.903 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   -0.131 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.094 ;   1.322  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.932 ;   0.838  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.191 ;   0.259  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.892 ;   1.701  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.262 ;   0.370  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.510   ; 0.248    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.262 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.499 ;   0.237  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N48      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama5|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.510 ;   0.011  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N48      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.544   ; 6.544    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.748 ;   1.079  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.038 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.038 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.137  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.708 ;   1.533  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.671 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.949 ;   0.278  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.024 ;   2.075  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N48      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama5|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.299 ;   0.275  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N48      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~CLKMUX_0                      ;
;   7.302 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N48      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.544 ;   -0.758 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.544   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.544   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N48      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama5~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is -0.034 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.034 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.282 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.248 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.503       ; 55         ; 0.000  ; 1.701  ;
;    Cell                ;       ; 5     ; 2.890       ; 45         ; 0.259  ; 1.322  ;
;    PLL Compensation    ;       ; 1     ; -0.131      ; 0          ; -0.131 ; -0.131 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.237       ; 96         ; 0.237  ; 0.237  ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000  ; 0.011  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.117       ; 56         ; 0.000  ; 2.075  ;
;    Cell                ;       ; 7     ; 3.185       ; 44         ; 0.003  ; 1.533  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.262   ; 6.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.633 ;   0.964  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.903 ;   0.270  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.903 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   -0.131 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.094 ;   1.322  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.932 ;   0.838  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.191 ;   0.259  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.892 ;   1.701  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.262 ;   0.370  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.510   ; 0.248    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.262 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.499 ;   0.237  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N12      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama6|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.510 ;   0.011  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N12      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.544   ; 6.544    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.748 ;   1.079  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.038 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.038 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.137  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.708 ;   1.533  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.671 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.949 ;   0.278  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.024 ;   2.075  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N12      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama6|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.299 ;   0.275  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N12      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~CLKMUX_0                      ;
;   7.302 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N12      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.544 ;   -0.758 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.544   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.544   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N12      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama6~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is -0.034 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.034 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.282 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.248 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.503       ; 55         ; 0.000  ; 1.701  ;
;    Cell                ;       ; 5     ; 2.890       ; 45         ; 0.259  ; 1.322  ;
;    PLL Compensation    ;       ; 1     ; -0.131      ; 0          ; -0.131 ; -0.131 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.237       ; 96         ; 0.237  ; 0.237  ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000  ; 0.011  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.117       ; 56         ; 0.000  ; 2.075  ;
;    Cell                ;       ; 7     ; 3.185       ; 44         ; 0.003  ; 1.533  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.262   ; 6.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.633 ;   0.964  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.903 ;   0.270  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.903 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   -0.131 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.094 ;   1.322  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.932 ;   0.838  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.191 ;   0.259  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.892 ;   1.701  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.262 ;   0.370  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.510   ; 0.248    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.262 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.499 ;   0.237  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N30      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama7|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.510 ;   0.011  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N30      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.544   ; 6.544    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.748 ;   1.079  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.038 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.038 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.137  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.708 ;   1.533  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.671 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.949 ;   0.278  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.024 ;   2.075  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N30      ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama7|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.299 ;   0.275  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N30      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~CLKMUX_0                      ;
;   7.302 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N30      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.544 ;   -0.758 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.544   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.544   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N30      ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama7~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is -0.034 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; To Node            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ;
; Launch Clock       ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time  ; 6.510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time ; 6.544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack              ; -0.034 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.282 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.248 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 3.503       ; 55         ; 0.000  ; 1.701  ;
;    Cell                ;       ; 5     ; 2.890       ; 45         ; 0.259  ; 1.322  ;
;    PLL Compensation    ;       ; 1     ; -0.131      ; 0          ; -0.131 ; -0.131 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.237       ; 96         ; 0.237  ; 0.237  ;
;    Cell                ;       ; 2     ; 0.011       ; 4          ; 0.000  ; 0.011  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.117       ; 56         ; 0.000  ; 2.075  ;
;    Cell                ;       ; 7     ; 3.185       ; 44         ; 0.003  ; 1.533  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6.262   ; 6.262    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.633 ;   0.964  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.903 ;   0.270  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.903 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   -0.131 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.772 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.094 ;   1.322  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   3.932 ;   0.838  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.191 ;   0.259  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.892 ;   1.701  ; RR ; IC   ; 1      ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|clk                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   6.262 ;   0.370  ; RR ; CELL ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
; 6.510   ; 0.248    ;    ;      ;        ;                           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.262 ;   0.000  ;    ; uTco ; 1      ; FF_X24_Y23_N16            ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]                                                                                                                   ;
;   6.262 ;   0.000  ; FF ; CELL ; 10     ; FF_X24_Y23_N16            ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_wraddr_q[0]|q                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   6.499 ;   0.237  ; FF ; IC   ; 1      ; MLABCELL_X25_Y23_N0       ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama8|portaaddr[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.510 ;   0.011  ; FF ; CELL ; 0      ; MLABCELL_X25_Y23_N0       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 6.544   ; 6.544    ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.669 ;   0.669  ; RR ; CELL ; 3      ; IOIBUF_X32_Y0_N1          ; fpga_clk_50~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.748 ;   1.079  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.038 ;   0.290  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.038 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.137  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.175 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   3.708 ;   1.533  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.671 ;   0.963  ; RR ; IC   ; 1      ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.949 ;   0.278  ; RR ; CELL ; 68171  ; CLKCTRL_G4                ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.024 ;   2.075  ; RR ; IC   ; 1      ; MLABCELL_X25_Y23_N0       ; the_system|gemm_ntt_jikk_system|gemm_nnfW_std_ic_inst|gemm_nnfW_inst_0|kernel|thegemm_nnfW_function|thebb_gemm_nnfW_B5_aunroll_x|thebb_gemm_nnfW_B5_stall_region|thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|auto_generated|altsyncram1|lutrama8|clk0                                                                                                                                                                                                                                                                                                                                                                                ;
;   7.299 ;   0.275  ; RR ; CELL ; 5      ; MLABCELL_X25_Y23_N0       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~CLKMUX_0                      ;
;   7.302 ;   0.003  ; RR ; CELL ; 0      ; MLABCELL_X25_Y23_N0       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ;
;   6.544 ;   -0.758 ;    ;      ;        ;                           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 6.544   ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 6.544   ; 0.000    ;    ; uTh  ; 0      ; MLABCELL_X25_Y23_N0       ; system:the_system|gemm_ntt_jikK_system:gemm_ntt_jikk_system|gemm_nnfW_std_ic_partition_wrapper:gemm_nnfW_std_ic_inst|gemm_nnfW_top_wrapper_0:gemm_nnfW_inst_0|gemm_nnfW_function_wrapper:kernel|gemm_nnfW_function:thegemm_nnfW_function|bb_gemm_nnfW_B5:thebb_gemm_nnfW_B5_aunroll_x|bb_gemm_nnfW_B5_stall_region:thebb_gemm_nnfW_B5_stall_region|i_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw:thei_sfc_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw_aunroll_x|i_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236:thei_sfc_logic_c1_for_body19_gemm_nnfw_c1_enter162_gemm_nnfw236_aunroll_x|altera_syncram:redist1002_i_add_i142_gemm_nnfw_vt_select_9_b_10_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1|lutrama8~OBSERVABLEPORTAADDRESSREGOUT0 ;
+---------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


