Showing papers for search query "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"

     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Towards an Integration of Low-Level Timing Analysis and Model-Based Code Generation
     Author ['C Ferdinand', 'R Heckmann', 'HJ Wolff']
     Venue … of Formal Methods …
     Year 2006
     Abstract Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation  the project by aiding in the establishment of general guidelines, the configuration  Hardware simulation, emulation, or direct measurement with logic analyzers can only
     Url https://ieeexplore.ieee.org/abstract/document/4463716/


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title The craft of system security
     Author ['S Smith', 'J Marchesini']
     Venue NA
     Year 2007
     Abstract Page 15. 11.1.6. Flaws in Standards 11.2. Policy Compliance 11.2.1. HIPAA 11.2.2. SOX 11.2.3. GLBA 11.2.4. Best Practice Frameworks 11.2.5. Audit 11.3  The TakeHome Message 14.5. Project Ideas Part V: Emerging Tools 15. Formal Methods and Security 15.1. Specification
     Url https://books.google.com/books?hl=en&lr=&id=8fNz4cqWKKUC&oi=fnd&pg=PT29&dq=%22Best+practice%22+OR+%22General+guidelines%22+%22Formal+methods%22+%22Hardware+simulation%22&ots=aVdm7OM3Im&sig=JmP2JhOgc5eGgeMMmW2Xrix8WxE


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title EQUITAS: A tool-chain for functional safety and reliability improvement in automotive systems
     Author ['R Nouacer', 'M Djemal', 'S Niar', 'G Mouchard']
     Venue Microprocessors and …
     Year 2016
     Abstract JavaScript is disabled on your browser. Please enable JavaScript to use all the features on this page. Skip to main content Skip to article
     Url https://www.sciencedirect.com/science/article/pii/S0141933116301156


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Better Software. Faster!: Best Practices in Virtual Prototyping
     Author ['T De Schutter']
     Venue NA
     Year 2014
     Abstract Faster!” nicely merges a practical overview of the benefits of virtual prototypes with best practice case studies from real users.” Stephan  As such, we believe it will become increasingly important for engineering organizations to investigate formal methods and tools for enhancing
     Url https://books.google.com/books?hl=en&lr=&id=0VHKAwAAQBAJ&oi=fnd&pg=PP1&dq=%22Best+practice%22+OR+%22General+guidelines%22+%22Formal+methods%22+%22Hardware+simulation%22&ots=cw6VucKrl6&sig=2FU-IjHiMvySGp8e-9VYDiEwkv8


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Architecture-Centric Modeling, Analysis, and Verification of Cyber-Physical Systems
     Author ['S Nakajima', 'JP Talpin', 'M Toyoshima', 'H Yu']
     Venue NA
     Year 2016
     Abstract Current best practice of building and then testing software-reliant mission and safety critical systems  higher quality of the OS for next series of cars by applying formal methods  The cornerstone of SimSoC is a library of hardware simulation modules, that include Instruction Set
     Url https://shonan.nii.ac.jp/docs/5296fabd2d5262bb0fd4870004bc2ac0e46b3015.pdf


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Assessing Diagnostics for Fault Tolerant Software
     Author ['J Napier']
     Venue NA
     Year 2001
     Abstract Considerable research efforts over the years have led to a number of guidelines for their use. These guidelines aim to promote the wider use of formal methods by clarifying their benefits and limitations. Examples of such guidelines include those produced by NASA
     Url http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.60.5418&rep=rep1&type=pdf


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title System and methods for generating and managing a virtual device
     Author ['F Xie', 'K Cong', 'L Lei']
     Venue US Patent 8,666,723
     Year 2014
     Abstract US8666723B2 - System and methods for generating and managing a virtual device - Google Patents. System and methods for generating and managing a virtual device. Download PDF Info. Publication number US8666723B2
     Url https://patents.google.com/patent/US8666723B2/en


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title 42: Programmable models of computation for the component-based virtual prototyping of heterogeneous embedded systems
     Author ['F Maraninchi', 'T Bouhadiba']
     Venue NA
     Year 2009
     Abstract Page 1. Unité Mixte de Recherche 5104 CNRS - INPG - UJF Centre Equation 2, avenue de VIGNATE F-38610 GIERES tel : +33 456 52 03 40 fax : +33 456 52 03 50 http://www-verimag. imag.fr 42: Programmable Models of Computation for the Component-Based Virtual
     Url http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.219.6398&rep=rep1&type=pdf


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title CrossTalk: The Journal of Defense Software Engineering. Volume 18, Number 12
     Author ['M Croxford', 'R Chapman', 'G Miller', 'TL Bennett']
     Venue NA
     Year 2005
     Abstract [Not Found]
     Url [Not Found]


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Platform and MPSoC Design
     Author ['L Benini']
     Venue NA
     Year NA
     Abstract [Not Found]
     Url [Not Found]


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Embedded systems handbook
     Author ['R Zurawski']
     Venue NA
     Year 2005
     Abstract some detail, the functional design, function/architecture and hardware/software codesign, and hardware/software coverification and hardware simulation  capture, analysis and validation, and surveys available methods and tools to include: descriptive formal methods such as
     Url https://books.google.com/books?hl=en&lr=&id=qYAqBgAAQBAJ&oi=fnd&pg=PP1&dq=%22Best+practice%22+OR+%22General+guidelines%22+%22Formal+methods%22+%22Hardware+simulation%22&ots=agzdjFT_yc&sig=08QYHPcOSZj213f__hUNCn-pnhw


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Safecomp FastAbstract 25th September 2013
     Author ['MO Killijian']
     Venue NA
     Year 2013
     Abstract Page 1. HAL Id: hal-00926563 https://hal.archives-ouvertes.fr/hal-00926563 Submitted on 9 Jan 2014 HAL is a multi-disciplinary open access archive for the deposit and dissemination of sci- entific research documents, whether they are pub- lished or not
     Url https://hal.archives-ouvertes.fr/hal-00926563/document


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Policies, News, and Updates
     Author ['M Croxford', 'R Chapman', 'G Miller', 'TL Bennett']
     Venue crosstalk
     Year 2005
     Abstract details of the approach and the results achieved, and discuss how to overcome barriers to adopting such best practice approaches  Formal Specification and Design Using mathematical (or formal) methods and notations to define the specification and high-level design provide a
     Url http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.117.427&rep=rep1&type=pdf


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Institute of Microelectronic Systems Prof. Dr. Dr. hc mult. Manfred Glesner Supervisor: Dr.-Ing. Thomas Hollstein
     Author ['S Jäger']
     Venue NA
     Year NA
     Abstract DIPLOMA THESIS „Technical and Economical Barriers and Drivers for the Introduction of Formal Methods in the Verification of Digital Systems“  Page 14. Formal methods in the verification of digital systems 3 2 Formal methods in the verification of digital systems 2.1 Overview
     Url http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.222.4078&rep=rep1&type=pdf


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title The co-design of virtual machines using reconfigurable hardware
     Author ['KB Kent']
     Venue NA
     Year 2003
     Abstract Page 1. The Co-Design of Virtual Machines Using Reconfigurable Hardware by Kenneth Blair Kent B.Sc. {hons). Memorial University of Newfoimdland, 1996 M.Sc., University of Victoria, 1999 A Dissertation Submitted in Partial Fulfillment of the Requirements for the Degree of
     Url http://dspace.library.uvic.ca/handle/1828/7938


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Advanced Simulation and Computing FY19 Implementation Plan, Rev. 1
     Author ['MG McCoy', 'B Archer', 'S Collis']
     Venue NA
     Year 2018
     Abstract This work requires a balance of resources, including technical staff, hardware, simulation software, and computer science solutions  9/1/19 SNL IC-3 IC, V&V TBD 6803 Demonstration of Model-Based Design for NW Digital Controller Using Formal Methods 9/30/19 SNL IC-3
     Url https://www.osti.gov/biblio/1480420


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title A hybrid methodology to enable the verification of temporal properties as system-level.
     Author ['T Grimm']
     Venue NA
     Year 2019
     Abstract systems for safety-critical applications, eg ISO 26262 [80] for automotive applica- tions and DO-254 [68] for the aerospace industry, are mostly like general guidelines that include documentation, tools certification, and fault analysis, and have the role
     Url https://d-nb.info/1180027841/34


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Shared Variable Analyser For Hardware Descriptions
     Author ['J Sharp']
     Venue NA
     Year 2013
     Abstract coverage is difficult. Current research in hardware verification aims to find methods that can discover these extremes and identify errors that reside within the design; one of these approaches employs formal methods. In this
     Url http://search.proquest.com/openview/779aecb3e035273688c49dc9e9816ee4/1?pq-origsite=gscholar&cbl=51922&diss=y


     Search term "Best+practice"+OR+"General+guidelines"+"Formal+methods"+"Hardware+simulation"
     Title Techniques et outils pour la verification de Systemes-sur-Puce au
     Author ['CPLEMET LA', 'SAU SEIN', 'PLAS DES CYCLISTES']
     Venue NA
     Year NA
     Abstract few years). The “trivial” way to simulate the hardware part of the chip is to use the RTL description. Unfortunately, due to the highly parallel nature of hardware, simulation of a large RTL design is extremely slow. It is possible
     Url https://moam.info/techniques-et-outils-pour-la-verification-de-systemes-sur-puce-au_5c53a355097c47e8488b45b8.html

