$date
	Thu Jan 27 00:02:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! d3 $end
$var wire 1 " d2 $end
$var wire 1 # d1 $end
$var wire 1 $ d0 $end
$var reg 1 % b0 $end
$var reg 1 & b1 $end
$scope module bcdg $end
$var wire 1 % b0 $end
$var wire 1 & b1 $end
$var wire 1 $ d0 $end
$var wire 1 # d1 $end
$var wire 1 " d2 $end
$var wire 1 ! d3 $end
$var wire 1 ' t0 $end
$var wire 1 ( t1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
0&
0%
1$
0#
0"
0!
$end
#20
0$
0(
1#
1&
#40
1"
1(
0#
0'
0&
1%
#60
0"
0(
1!
1&
#80
