$date
	Sat Aug 31 21:07:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sl2_tb $end
$var wire 32 ! y [31:0] $end
$var reg 32 " a [31:0] $end
$scope module uut $end
$var wire 32 # a [31:0] $end
$var wire 32 $ y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111100 $
b11111111111111111111111111111111 #
b11111111111111111111111111111111 "
b11111111111111111111111111111100 !
$end
#1
b10101111001101000100100011010000 !
b10101111001101000100100011010000 $
b10101011110011010001001000110100 "
b10101011110011010001001000110100 #
#2
