library ieee;
use ieee.std_logic_1164.all;
use ieee. numeric_std.all;

entity SignExtend is
port(
     x : in  STD_LOGIC_VECTOR(31 downto 0);
     y : out STD_LOGIC_VECTOR(63 downto 0) -- sign-extend(x)
);
end SignExtend;

architecture rtl of SignExtend is
begin
     y <= STD_LOGIC_VECTOR(resize(signed(x), y'length));
end architecture;

