$date
	Sat Oct 22 18:32:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#618475
b11001 !
1"
#618478
b11001 &
b11001 %
1$
#618479
0"
#618482
b1001100 &
b1001100 %
#618486
b100110 &
b100110 %
#618490
b10011 &
b10011 %
#618494
b111010 &
b111010 %
#618498
b11101 &
b11101 %
#618502
b1011000 &
b1011000 %
#618506
b101100 &
b101100 %
#618510
b10110 &
b10110 %
#618514
b1011 &
b1011 %
#618518
b100010 &
b100010 %
#618522
b10001 &
b10001 %
#618526
b110100 &
b110100 %
#618530
b11010 &
b11010 %
#618534
b1101 &
b1101 %
#618538
b101000 &
b101000 %
#618542
b10100 &
b10100 %
#618546
b1010 &
b1010 %
#618550
b101 &
b101 %
#618554
b10000 &
b10000 %
#618558
b1000 &
b1000 %
#618562
b100 &
b100 %
#618566
b10 &
b10 %
#618570
b1 &
b1 %
1#
#618574
b0 &
0#
b0 %
0$
#1635488
b10000 !
1"
#1635490
b10000 &
b10000 %
1$
#1635491
0"
#1635494
b1000 &
b1000 %
#1635498
b100 &
b100 %
#1635502
b10 &
b10 %
#1635506
b1 &
b1 %
1#
#1635510
b0 &
0#
b0 %
0$
#2658473
b11 !
1"
#2658474
b11 &
b11 %
1$
#2658475
0"
#2658478
b1010 &
b1010 %
#2658482
b101 &
b101 %
#2658486
b10000 &
b10000 %
#2658490
b1000 &
b1000 %
#2658494
b100 &
b100 %
#2658498
b10 &
b10 %
#2658502
b1 &
1#
b1 %
#2658506
b0 &
b0 %
0#
0$
#4500012
