/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [29:0] _00_;
  reg [2:0] _01_;
  reg [3:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [13:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [29:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [42:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z | in_data[19]);
  assign celloutsig_0_7z = ~(celloutsig_0_0z | celloutsig_0_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[10] | celloutsig_1_2z[34]);
  assign celloutsig_1_15z = ~(celloutsig_1_12z | celloutsig_1_11z);
  assign celloutsig_0_24z = ~(celloutsig_0_4z | celloutsig_0_13z);
  assign celloutsig_0_3z = ~(in_data[68] | celloutsig_0_2z);
  assign celloutsig_0_31z = ~(celloutsig_0_18z[10] | celloutsig_0_17z[1]);
  assign celloutsig_0_62z = celloutsig_0_15z[3] ^ celloutsig_0_12z;
  assign celloutsig_1_13z = celloutsig_1_10z ^ celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_17z[12] ^ celloutsig_1_16z[1];
  assign celloutsig_0_44z = { celloutsig_0_18z[14:4], celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_22z } + { celloutsig_0_32z[9], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_41z, celloutsig_0_39z };
  assign celloutsig_0_8z = { in_data[70:42], celloutsig_0_6z } + { _00_[29:21], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, _00_[15:10], _00_[29:21], celloutsig_0_1z };
  assign celloutsig_1_16z = { in_data[131:126], celloutsig_1_7z } + { celloutsig_1_2z[36:34], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_8z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_25z[10:9], celloutsig_0_2z };
  reg [14:0] _18_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 15'h0000;
    else _18_ <= in_data[84:70];
  assign { _00_[15:10], _00_[29:21] } = _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= in_data[175:172];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[110:101] & in_data[147:138];
  assign celloutsig_1_9z = celloutsig_1_0z & { celloutsig_1_2z[27:19], celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_0z[8:0], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_12z } & { celloutsig_1_2z[5:3], celloutsig_1_9z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:0] / { 1'h1, in_data[155:151] };
  assign celloutsig_0_17z = in_data[65:57] / { 1'h1, celloutsig_0_15z[7:0] };
  assign celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_12z } / { 1'h1, celloutsig_0_23z[2], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[62:52] > in_data[45:35];
  assign celloutsig_0_41z = celloutsig_0_39z[7:4] > { celloutsig_0_21z[2:0], celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_8z[12:6], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z } > { in_data[72:67], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_13z = { _00_[12:10], _00_[29:28], celloutsig_0_6z, _03_, celloutsig_0_9z, celloutsig_0_0z } > { celloutsig_0_10z, _03_, _03_, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_14z = { _03_[1:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, _00_[15:10], _00_[29:21], celloutsig_0_0z, celloutsig_0_3z } > { in_data[66:55], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, _03_, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_20z = celloutsig_0_8z[24:17] > { celloutsig_0_8z[11], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_10z = { in_data[162:156], celloutsig_1_6z, celloutsig_1_8z } <= { celloutsig_1_9z[4:2], celloutsig_1_1z };
  assign celloutsig_0_22z = { in_data[80:79], celloutsig_0_9z } <= { celloutsig_0_15z[8], celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_50z = { celloutsig_0_8z[24:17], celloutsig_0_31z, celloutsig_0_33z } < celloutsig_0_44z[12:3];
  assign celloutsig_0_63z = { celloutsig_0_50z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_40z } < celloutsig_0_18z[12:5];
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z } < { celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_10z = { _00_[13:10], _00_[29:22], celloutsig_0_0z, celloutsig_0_2z } < { _00_[15:10], _00_[29:22] };
  assign celloutsig_0_26z = celloutsig_0_18z < in_data[37:21];
  assign celloutsig_0_33z = { celloutsig_0_23z[1:0], celloutsig_0_16z } < celloutsig_0_25z[10:1];
  assign celloutsig_0_39z = { celloutsig_0_18z[6:5], celloutsig_0_9z, _01_, celloutsig_0_4z, celloutsig_0_4z } * { celloutsig_0_32z[10:8], celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_26z };
  assign celloutsig_1_2z = { celloutsig_1_0z[6:2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } * in_data[182:140];
  assign celloutsig_1_19z = celloutsig_1_2z[26:17] * { celloutsig_1_17z[11:5], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_29z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_13z } * celloutsig_0_8z[6:4];
  assign celloutsig_1_3z = ~ celloutsig_1_2z[15:3];
  assign celloutsig_0_15z = ~ in_data[73:65];
  assign celloutsig_0_18z = ~ { in_data[14:2], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_21z = ~ { _03_, celloutsig_0_12z };
  assign celloutsig_0_6z = & { celloutsig_0_4z, in_data[94:79], in_data[61:44], celloutsig_0_0z };
  assign celloutsig_0_1z = & { in_data[94:79], celloutsig_0_0z };
  assign celloutsig_0_2z = & { in_data[90:88], celloutsig_0_0z };
  assign celloutsig_0_19z = | celloutsig_0_17z[6:4];
  assign celloutsig_0_40z = celloutsig_0_17z[5] & celloutsig_0_28z;
  assign celloutsig_1_11z = celloutsig_1_0z[2] & celloutsig_1_8z;
  assign celloutsig_0_12z = _03_[1] & celloutsig_0_7z;
  assign celloutsig_1_7z = | { _02_, celloutsig_1_1z, celloutsig_1_0z[8:3] };
  assign celloutsig_1_8z = | celloutsig_1_0z[6:0];
  assign celloutsig_0_28z = | { _03_, _00_[24] };
  assign celloutsig_0_16z = { celloutsig_0_15z[6:5], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_13z } >> celloutsig_0_15z[8:1];
  assign celloutsig_0_23z = { celloutsig_0_15z[6:4], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_10z } >> { celloutsig_0_16z[6:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_23z[5:1], celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_19z } >> { celloutsig_0_25z[8:1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z };
  assign { _00_[20:16], _00_[9:0] } = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, _00_[29:21], celloutsig_0_1z };
  assign { out_data[128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
