// Seed: 2328205238
module module_0;
  logic id_0;
  assign id_0 = 1;
  wire id_1;
  defparam id_2#(
      .id_3(1),
      .id_4(id_1[1]),
      .id_5(1),
      .id_6(id_2[1 : 1]),
      .id_7("")
  ).id_8 = id_5;
endmodule
