`timescale 1 ps/ 1 ps
module tb_fetch();

						
logic PCSelect, clk, reset;
logic [31:0] pc4,  BranchDir, Inst, PC4;


Fetch fetchp(PCSelect, clk, reset, pc4,  BranchDir, Inst, PC4);

						
initial begin 

	reset = 1'b1;
	PCSelect = 1'b0;

	
	#10; 
	reset = 1'd0;
	pc4 = 32'd0;
	BranchDir = 31'd5;
	#10
	PCSelect = 1'd1;
	pc4 = 32'd4;
	BranchDir = 31'd5;
	
	

end
always 
	#5 clk <= !clk;

endmodule