# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Jul 22 08:36:48 2019


##### DESIGN INFO #######################################################

Top View:                "top_lvr_fw"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                            Requested     Requested     Clock        Clock                   Clock
Clock                                            Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------------
spi_slave|I_SPI_RX_STRB_inferred_clock           100.0 MHz     10.000        inferred     Inferred_clkgroup_0     32   
top_lvr_fw|BUF5M_J11_15_TCONN_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     365  
top_lvr_fw|CLK40MHZ_OSC                          100.0 MHz     10.000        inferred     Inferred_clkgroup_1     5    
top_lvr_fw|SCA_CLK_OUT                           100.0 MHz     10.000        inferred     Inferred_clkgroup_3     71   
=======================================================================================================================
