// Seed: 47246984
module module_0 (
    output wor id_0,
    input tri1 module_0,
    input supply1 id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5
);
  wire id_7 = id_4;
  nor primCall (id_0, id_2, id_7, id_5, id_4);
  module_2 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_0,
      id_0
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_8,
    input tri0 id_3,
    output wand id_4,
    input tri id_5,
    output tri id_6
);
  logic id_9, id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_6,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input supply1 id_0,
    output uwire id_1,
    output tri1 id_2,
    output wor id_3,
    output supply0 id_4
);
endmodule
