example-0: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );

// Design a module that copies its input to its output
module wire_copy( input in, output out );
// copy in to out
wire_copy( in, out );

// Design a module that copies its input to its output
module wire_copy_with_delay( input in, delay_3ns out );
// copy in to out with delay of 3ns
wire_copy_with_delay( in, out );

// Design a module that copies its input to its output
module wire_copy_with_delay_and_delay( input in, delay_3ns out, delay_3ns in2 );
// copy in to out with delay of 3ns, and input2 with delay of 3ns
wire_copy_with_delay_and_delay( in, out, in2 );

// Design a module that copies its input to its
================================================================
example-1: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );

// Design a module that assigns the output to the input
module wire_assign_two_wires( input in1, input in2, output out );
// assign out to in1 and in2
wire_assign_two_wires( in1, in2, out );
// assign out to in1 and in2
wire_assign_two_wires( in1, in2, out );
// assign out to in1 and in2
wire_assign_two_wires( in1, in2, out );
// assign out to in1 and in2
wire_assign_two_wires
================================================================
example-2: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );
// assign out to in_2
wire_assign( in_2, out );
// assign out to in_3
wire_assign( in_3, out );
// assign out to in_4
wire_assign( in_4, out );
// assign out to in_5
wire_assign( in_5, out );
// assign out to in_6
wire_assign( in_6, out );
// assign out to in_7
wire_assign( in_7, out );
// assign out to in_8
wire_assign( in_8, out );
// assign out to in_9
wire_assign( in_9, out );



// Design a module that assigns the output to the input
module wire_assign2( input in, output out );
// assign
================================================================
example-3: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign.assign( in, out );

// Design a module that performs a bitwise XOR operation on two inputs
module xor_op( input a, input b, output out );
// perform bitwise XOR on a and b and output to out
xor_op.assign( a, b, out );

// Design a module that performs a bitwise AND operation on two inputs
module and_op( input a, input b, output out );
// perform bitwise AND on a and b and output to out
and_op.assign( a, b, out );

// Design a module that performs a bitwise OR operation on two inputs
module or_op( input a, input b, output out );
// perform bitwise OR on a and b and output to out
or_op.assign( a, b, out );

// Design a module that
================================================================
example-4: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out );
// assign out to in
wire_assign( in, out
================================================================
