$date
	Mon Apr 02 21:09:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_memoryDataRegister $end
$var wire 16 ! D_OUT [15:0] $end
$var reg 16 " D_IN [15:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 16 $ D_IN [15:0] $end
$var wire 1 # clk $end
$var reg 16 % D_OUT [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
0#
bx "
bx !
$end
#1000
1#
#2000
0#
#2700
b110110 "
b110110 $
#3000
b110110 !
b110110 %
1#
#4000
0#
#5000
1#
#5400
b1111010001 "
b1111010001 $
#6000
0#
#7000
b1111010001 !
b1111010001 %
1#
#8000
0#
#8100
b0 "
b0 $
#9000
b0 !
b0 %
1#
#10000
0#
#10800
b1100101110100 "
b1100101110100 $
#11000
b1100101110100 !
b1100101110100 %
1#
#12000
0#
#13000
1#
#13500
b1000000011 "
b1000000011 $
#14000
0#
#15000
b1000000011 !
b1000000011 %
1#
#16000
0#
#16200
b101001101 "
b101001101 $
#17000
b101001101 !
b101001101 %
1#
#18000
0#
#18900
