Index,MC,TYPE,SubChannel,Partition,Nibble,FieldName,Register,Field,Name,Name_Index,combined_string
0,M0,CC,A,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M0_A_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_0,&---M0---CC---A---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M0_A_x_x_LdoVrefctrl
1,M0,CC,A,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M0_A_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_1,&---M0---CC---A---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M0_A_x_x_LdoMdllEnCalIdleLeg
2,M0,CC,B,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M0_B_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_2,&---M0---CC---B---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M0_B_x_x_LdoVrefctrl
3,M0,CC,B,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M0_B_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_3,&---M0---CC---B---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M0_B_x_x_LdoMdllEnCalIdleLeg
4,M1,CC,A,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M1_A_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_4,&---M1---CC---A---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M1_A_x_x_LdoVrefctrl
5,M1,CC,A,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M1_A_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_5,&---M1---CC---A---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M1_A_x_x_LdoMdllEnCalIdleLeg
6,M1,CC,B,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M1_B_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_6,&---M1---CC---B---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M1_B_x_x_LdoVrefctrl
7,M1,CC,B,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M1_B_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_7,&---M1---CC---B---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M1_B_x_x_LdoMdllEnCalIdleLeg
8,M2,CC,A,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M2_A_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_8,&---M2---CC---A---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M2_A_x_x_LdoVrefctrl
9,M2,CC,A,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M2_A_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_9,&---M2---CC---A---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M2_A_x_x_LdoMdllEnCalIdleLeg
10,M2,CC,B,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M2_B_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_10,&---M2---CC---B---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M2_B_x_x_LdoVrefctrl
11,M2,CC,B,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M2_B_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_11,&---M2---CC---B---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M2_B_x_x_LdoMdllEnCalIdleLeg
12,M3,CC,A,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M3_A_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_12,&---M3---CC---A---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M3_A_x_x_LdoVrefctrl
13,M3,CC,A,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M3_A_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_13,&---M3---CC---A---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M3_A_x_x_LdoMdllEnCalIdleLeg
14,M3,CC,B,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M3_B_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_14,&---M3---CC---B---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M3_B_x_x_LdoVrefctrl
15,M3,CC,B,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M3_B_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_15,&---M3---CC---B---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M3_B_x_x_LdoMdllEnCalIdleLeg
16,M4,CC,A,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M4_A_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_16,&---M4---CC---A---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M4_A_x_x_LdoVrefctrl
17,M4,CC,A,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M4_A_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_17,&---M4---CC---A---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M4_A_x_x_LdoMdllEnCalIdleLeg
18,M4,CC,B,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M4_B_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_18,&---M4---CC---B---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M4_B_x_x_LdoVrefctrl
19,M4,CC,B,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M4_B_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_19,&---M4---CC---B---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M4_B_x_x_LdoMdllEnCalIdleLeg
20,M5,CC,A,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M5_A_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_20,&---M5---CC---A---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M5_A_x_x_LdoVrefctrl
21,M5,CC,A,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M5_A_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_21,&---M5---CC---A---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M5_A_x_x_LdoMdllEnCalIdleLeg
22,M5,CC,B,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M5_B_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_22,&---M5---CC---B---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M5_B_x_x_LdoVrefctrl
23,M5,CC,B,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M5_B_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_23,&---M5---CC---B---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M5_B_x_x_LdoMdllEnCalIdleLeg
24,M6,CC,A,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M6_A_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_24,&---M6---CC---A---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M6_A_x_x_LdoVrefctrl
25,M6,CC,A,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M6_A_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_25,&---M6---CC---A---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M6_A_x_x_LdoMdllEnCalIdleLeg
26,M6,CC,B,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M6_B_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_26,&---M6---CC---B---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M6_B_x_x_LdoVrefctrl
27,M6,CC,B,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M6_B_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_27,&---M6---CC---B---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M6_B_x_x_LdoMdllEnCalIdleLeg
28,M7,CC,A,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M7_A_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_28,&---M7---CC---A---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M7_A_x_x_LdoVrefctrl
29,M7,CC,A,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M7_A_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_29,&---M7---CC---A---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M7_A_x_x_LdoMdllEnCalIdleLeg
30,M7,CC,B,x,x,LdoVrefctrl,ddrcc_ldo_mdll_ctl0,M7_B_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_30,&---M7---CC---B---x---x---LdoVrefctrl---ddrcc_ldo_mdll_ctl0---M7_B_x_x_LdoVrefctrl
31,M7,CC,B,x,x,LdoMdllEnCalIdleLeg,ddrcc_ldo_mdll_ctl2,M7_B_x_x_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CC_31,&---M7---CC---B---x---x---LdoMdllEnCalIdleLeg---ddrcc_ldo_mdll_ctl2---M7_B_x_x_LdoMdllEnCalIdleLeg
0,M0,CLK,x,x,x,LdoVrefctrl,ddrclk_ldo_mdll_ctl0,M0_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK_0,&---M0---CLK---x---x---x---LdoVrefctrl---ddrclk_ldo_mdll_ctl0---M0_x_x_x_LdoVrefctrl
1,M1,CLK,x,x,x,LdoVrefctrl,ddrclk_ldo_mdll_ctl0,M1_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK_1,&---M1---CLK---x---x---x---LdoVrefctrl---ddrclk_ldo_mdll_ctl0---M1_x_x_x_LdoVrefctrl
2,M2,CLK,x,x,x,LdoVrefctrl,ddrclk_ldo_mdll_ctl0,M2_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK_2,&---M2---CLK---x---x---x---LdoVrefctrl---ddrclk_ldo_mdll_ctl0---M2_x_x_x_LdoVrefctrl
3,M3,CLK,x,x,x,LdoVrefctrl,ddrclk_ldo_mdll_ctl0,M3_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK_3,&---M3---CLK---x---x---x---LdoVrefctrl---ddrclk_ldo_mdll_ctl0---M3_x_x_x_LdoVrefctrl
4,M4,CLK,x,x,x,LdoVrefctrl,ddrclk_ldo_mdll_ctl0,M4_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK_4,&---M4---CLK---x---x---x---LdoVrefctrl---ddrclk_ldo_mdll_ctl0---M4_x_x_x_LdoVrefctrl
5,M5,CLK,x,x,x,LdoVrefctrl,ddrclk_ldo_mdll_ctl0,M5_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK_5,&---M5---CLK---x---x---x---LdoVrefctrl---ddrclk_ldo_mdll_ctl0---M5_x_x_x_LdoVrefctrl
6,M6,CLK,x,x,x,LdoVrefctrl,ddrclk_ldo_mdll_ctl0,M6_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK_6,&---M6---CLK---x---x---x---LdoVrefctrl---ddrclk_ldo_mdll_ctl0---M6_x_x_x_LdoVrefctrl
7,M7,CLK,x,x,x,LdoVrefctrl,ddrclk_ldo_mdll_ctl0,M7_x_x_x_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_CLK_7,&---M7---CLK---x---x---x---LdoVrefctrl---ddrclk_ldo_mdll_ctl0---M7_x_x_x_LdoVrefctrl
0,M0,DATA,A,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_0,&---M0---DATA---A---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_A_0_0_LdoVrefctrl
1,M0,DATA,A,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_A_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_1,&---M0---DATA---A---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_A_0_0_LdoMdllWkLockOffset
2,M0,DATA,A,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_A_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_2,&---M0---DATA---A---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_A_0_0_LdoMdllEnCalIdleLeg
3,M0,DATA,A,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_3,&---M0---DATA---A---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_A_0_1_LdoVrefctrl
4,M0,DATA,A,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_A_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_4,&---M0---DATA---A---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_A_0_1_LdoMdllWkLockOffset
5,M0,DATA,A,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_A_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_5,&---M0---DATA---A---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_A_0_1_LdoMdllEnCalIdleLeg
6,M0,DATA,A,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_6,&---M0---DATA---A---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_A_1_0_LdoVrefctrl
7,M0,DATA,A,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_A_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_7,&---M0---DATA---A---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_A_1_0_LdoMdllWkLockOffset
8,M0,DATA,A,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_A_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_8,&---M0---DATA---A---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_A_1_0_LdoMdllEnCalIdleLeg
9,M0,DATA,A,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_9,&---M0---DATA---A---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_A_1_1_LdoVrefctrl
10,M0,DATA,A,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_A_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_10,&---M0---DATA---A---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_A_1_1_LdoMdllWkLockOffset
11,M0,DATA,A,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_A_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_11,&---M0---DATA---A---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_A_1_1_LdoMdllEnCalIdleLeg
12,M0,DATA,A,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_12,&---M0---DATA---A---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_A_2_0_LdoVrefctrl
13,M0,DATA,A,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_A_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_13,&---M0---DATA---A---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_A_2_0_LdoMdllWkLockOffset
14,M0,DATA,A,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_A_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_14,&---M0---DATA---A---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_A_2_0_LdoMdllEnCalIdleLeg
15,M0,DATA,A,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_15,&---M0---DATA---A---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_A_2_1_LdoVrefctrl
16,M0,DATA,A,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_A_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_16,&---M0---DATA---A---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_A_2_1_LdoMdllWkLockOffset
17,M0,DATA,A,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_A_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_17,&---M0---DATA---A---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_A_2_1_LdoMdllEnCalIdleLeg
18,M0,DATA,A,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_18,&---M0---DATA---A---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_A_3_0_LdoVrefctrl
19,M0,DATA,A,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_A_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_19,&---M0---DATA---A---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_A_3_0_LdoMdllWkLockOffset
20,M0,DATA,A,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_A_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_20,&---M0---DATA---A---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_A_3_0_LdoMdllEnCalIdleLeg
21,M0,DATA,A,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_21,&---M0---DATA---A---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_A_3_1_LdoVrefctrl
22,M0,DATA,A,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_A_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_22,&---M0---DATA---A---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_A_3_1_LdoMdllWkLockOffset
23,M0,DATA,A,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_A_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_23,&---M0---DATA---A---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_A_3_1_LdoMdllEnCalIdleLeg
24,M0,DATA,A,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_24,&---M0---DATA---A---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_A_4_0_LdoVrefctrl
25,M0,DATA,A,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_A_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_25,&---M0---DATA---A---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_A_4_0_LdoMdllWkLockOffset
26,M0,DATA,A,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_A_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_26,&---M0---DATA---A---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_A_4_0_LdoMdllEnCalIdleLeg
27,M0,DATA,A,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_27,&---M0---DATA---A---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_A_4_1_LdoVrefctrl
28,M0,DATA,A,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_A_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_28,&---M0---DATA---A---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_A_4_1_LdoMdllWkLockOffset
29,M0,DATA,A,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_A_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_29,&---M0---DATA---A---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_A_4_1_LdoMdllEnCalIdleLeg
30,M0,DATA,B,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_30,&---M0---DATA---B---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_B_0_0_LdoVrefctrl
31,M0,DATA,B,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_B_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_31,&---M0---DATA---B---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_B_0_0_LdoMdllWkLockOffset
32,M0,DATA,B,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_B_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_32,&---M0---DATA---B---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_B_0_0_LdoMdllEnCalIdleLeg
33,M0,DATA,B,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_33,&---M0---DATA---B---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_B_0_1_LdoVrefctrl
34,M0,DATA,B,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_B_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_34,&---M0---DATA---B---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_B_0_1_LdoMdllWkLockOffset
35,M0,DATA,B,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_B_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_35,&---M0---DATA---B---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_B_0_1_LdoMdllEnCalIdleLeg
36,M0,DATA,B,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_36,&---M0---DATA---B---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_B_1_0_LdoVrefctrl
37,M0,DATA,B,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_B_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_37,&---M0---DATA---B---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_B_1_0_LdoMdllWkLockOffset
38,M0,DATA,B,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_B_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_38,&---M0---DATA---B---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_B_1_0_LdoMdllEnCalIdleLeg
39,M0,DATA,B,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_39,&---M0---DATA---B---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_B_1_1_LdoVrefctrl
40,M0,DATA,B,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_B_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_40,&---M0---DATA---B---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_B_1_1_LdoMdllWkLockOffset
41,M0,DATA,B,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_B_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_41,&---M0---DATA---B---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_B_1_1_LdoMdllEnCalIdleLeg
42,M0,DATA,B,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_42,&---M0---DATA---B---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_B_2_0_LdoVrefctrl
43,M0,DATA,B,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_B_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_43,&---M0---DATA---B---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_B_2_0_LdoMdllWkLockOffset
44,M0,DATA,B,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_B_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_44,&---M0---DATA---B---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_B_2_0_LdoMdllEnCalIdleLeg
45,M0,DATA,B,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_45,&---M0---DATA---B---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_B_2_1_LdoVrefctrl
46,M0,DATA,B,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_B_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_46,&---M0---DATA---B---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_B_2_1_LdoMdllWkLockOffset
47,M0,DATA,B,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_B_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_47,&---M0---DATA---B---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_B_2_1_LdoMdllEnCalIdleLeg
48,M0,DATA,B,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_48,&---M0---DATA---B---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_B_3_0_LdoVrefctrl
49,M0,DATA,B,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_B_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_49,&---M0---DATA---B---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_B_3_0_LdoMdllWkLockOffset
50,M0,DATA,B,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_B_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_50,&---M0---DATA---B---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_B_3_0_LdoMdllEnCalIdleLeg
51,M0,DATA,B,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_51,&---M0---DATA---B---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_B_3_1_LdoVrefctrl
52,M0,DATA,B,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_B_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_52,&---M0---DATA---B---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_B_3_1_LdoMdllWkLockOffset
53,M0,DATA,B,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_B_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_53,&---M0---DATA---B---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_B_3_1_LdoMdllEnCalIdleLeg
54,M0,DATA,B,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M0_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_54,&---M0---DATA---B---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M0_B_4_0_LdoVrefctrl
55,M0,DATA,B,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M0_B_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_55,&---M0---DATA---B---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M0_B_4_0_LdoMdllWkLockOffset
56,M0,DATA,B,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M0_B_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_56,&---M0---DATA---B---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M0_B_4_0_LdoMdllEnCalIdleLeg
57,M0,DATA,B,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M0_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_57,&---M0---DATA---B---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M0_B_4_1_LdoVrefctrl
58,M0,DATA,B,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M0_B_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_58,&---M0---DATA---B---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M0_B_4_1_LdoMdllWkLockOffset
59,M0,DATA,B,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M0_B_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_59,&---M0---DATA---B---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M0_B_4_1_LdoMdllEnCalIdleLeg
60,M1,DATA,A,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_60,&---M1---DATA---A---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_A_0_0_LdoVrefctrl
61,M1,DATA,A,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_A_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_61,&---M1---DATA---A---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_A_0_0_LdoMdllWkLockOffset
62,M1,DATA,A,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_A_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_62,&---M1---DATA---A---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_A_0_0_LdoMdllEnCalIdleLeg
63,M1,DATA,A,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_63,&---M1---DATA---A---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_A_0_1_LdoVrefctrl
64,M1,DATA,A,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_A_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_64,&---M1---DATA---A---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_A_0_1_LdoMdllWkLockOffset
65,M1,DATA,A,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_A_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_65,&---M1---DATA---A---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_A_0_1_LdoMdllEnCalIdleLeg
66,M1,DATA,A,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_66,&---M1---DATA---A---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_A_1_0_LdoVrefctrl
67,M1,DATA,A,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_A_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_67,&---M1---DATA---A---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_A_1_0_LdoMdllWkLockOffset
68,M1,DATA,A,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_A_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_68,&---M1---DATA---A---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_A_1_0_LdoMdllEnCalIdleLeg
69,M1,DATA,A,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_69,&---M1---DATA---A---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_A_1_1_LdoVrefctrl
70,M1,DATA,A,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_A_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_70,&---M1---DATA---A---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_A_1_1_LdoMdllWkLockOffset
71,M1,DATA,A,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_A_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_71,&---M1---DATA---A---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_A_1_1_LdoMdllEnCalIdleLeg
72,M1,DATA,A,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_72,&---M1---DATA---A---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_A_2_0_LdoVrefctrl
73,M1,DATA,A,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_A_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_73,&---M1---DATA---A---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_A_2_0_LdoMdllWkLockOffset
74,M1,DATA,A,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_A_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_74,&---M1---DATA---A---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_A_2_0_LdoMdllEnCalIdleLeg
75,M1,DATA,A,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_75,&---M1---DATA---A---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_A_2_1_LdoVrefctrl
76,M1,DATA,A,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_A_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_76,&---M1---DATA---A---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_A_2_1_LdoMdllWkLockOffset
77,M1,DATA,A,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_A_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_77,&---M1---DATA---A---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_A_2_1_LdoMdllEnCalIdleLeg
78,M1,DATA,A,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_78,&---M1---DATA---A---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_A_3_0_LdoVrefctrl
79,M1,DATA,A,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_A_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_79,&---M1---DATA---A---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_A_3_0_LdoMdllWkLockOffset
80,M1,DATA,A,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_A_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_80,&---M1---DATA---A---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_A_3_0_LdoMdllEnCalIdleLeg
81,M1,DATA,A,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_81,&---M1---DATA---A---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_A_3_1_LdoVrefctrl
82,M1,DATA,A,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_A_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_82,&---M1---DATA---A---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_A_3_1_LdoMdllWkLockOffset
83,M1,DATA,A,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_A_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_83,&---M1---DATA---A---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_A_3_1_LdoMdllEnCalIdleLeg
84,M1,DATA,A,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_84,&---M1---DATA---A---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_A_4_0_LdoVrefctrl
85,M1,DATA,A,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_A_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_85,&---M1---DATA---A---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_A_4_0_LdoMdllWkLockOffset
86,M1,DATA,A,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_A_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_86,&---M1---DATA---A---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_A_4_0_LdoMdllEnCalIdleLeg
87,M1,DATA,A,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_87,&---M1---DATA---A---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_A_4_1_LdoVrefctrl
88,M1,DATA,A,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_A_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_88,&---M1---DATA---A---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_A_4_1_LdoMdllWkLockOffset
89,M1,DATA,A,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_A_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_89,&---M1---DATA---A---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_A_4_1_LdoMdllEnCalIdleLeg
90,M1,DATA,B,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_90,&---M1---DATA---B---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_B_0_0_LdoVrefctrl
91,M1,DATA,B,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_B_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_91,&---M1---DATA---B---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_B_0_0_LdoMdllWkLockOffset
92,M1,DATA,B,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_B_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_92,&---M1---DATA---B---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_B_0_0_LdoMdllEnCalIdleLeg
93,M1,DATA,B,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_93,&---M1---DATA---B---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_B_0_1_LdoVrefctrl
94,M1,DATA,B,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_B_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_94,&---M1---DATA---B---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_B_0_1_LdoMdllWkLockOffset
95,M1,DATA,B,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_B_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_95,&---M1---DATA---B---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_B_0_1_LdoMdllEnCalIdleLeg
96,M1,DATA,B,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_96,&---M1---DATA---B---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_B_1_0_LdoVrefctrl
97,M1,DATA,B,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_B_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_97,&---M1---DATA---B---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_B_1_0_LdoMdllWkLockOffset
98,M1,DATA,B,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_B_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_98,&---M1---DATA---B---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_B_1_0_LdoMdllEnCalIdleLeg
99,M1,DATA,B,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_99,&---M1---DATA---B---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_B_1_1_LdoVrefctrl
100,M1,DATA,B,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_B_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_100,&---M1---DATA---B---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_B_1_1_LdoMdllWkLockOffset
101,M1,DATA,B,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_B_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_101,&---M1---DATA---B---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_B_1_1_LdoMdllEnCalIdleLeg
102,M1,DATA,B,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_102,&---M1---DATA---B---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_B_2_0_LdoVrefctrl
103,M1,DATA,B,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_B_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_103,&---M1---DATA---B---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_B_2_0_LdoMdllWkLockOffset
104,M1,DATA,B,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_B_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_104,&---M1---DATA---B---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_B_2_0_LdoMdllEnCalIdleLeg
105,M1,DATA,B,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_105,&---M1---DATA---B---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_B_2_1_LdoVrefctrl
106,M1,DATA,B,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_B_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_106,&---M1---DATA---B---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_B_2_1_LdoMdllWkLockOffset
107,M1,DATA,B,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_B_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_107,&---M1---DATA---B---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_B_2_1_LdoMdllEnCalIdleLeg
108,M1,DATA,B,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_108,&---M1---DATA---B---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_B_3_0_LdoVrefctrl
109,M1,DATA,B,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_B_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_109,&---M1---DATA---B---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_B_3_0_LdoMdllWkLockOffset
110,M1,DATA,B,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_B_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_110,&---M1---DATA---B---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_B_3_0_LdoMdllEnCalIdleLeg
111,M1,DATA,B,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_111,&---M1---DATA---B---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_B_3_1_LdoVrefctrl
112,M1,DATA,B,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_B_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_112,&---M1---DATA---B---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_B_3_1_LdoMdllWkLockOffset
113,M1,DATA,B,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_B_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_113,&---M1---DATA---B---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_B_3_1_LdoMdllEnCalIdleLeg
114,M1,DATA,B,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M1_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_114,&---M1---DATA---B---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M1_B_4_0_LdoVrefctrl
115,M1,DATA,B,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M1_B_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_115,&---M1---DATA---B---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M1_B_4_0_LdoMdllWkLockOffset
116,M1,DATA,B,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M1_B_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_116,&---M1---DATA---B---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M1_B_4_0_LdoMdllEnCalIdleLeg
117,M1,DATA,B,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M1_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_117,&---M1---DATA---B---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M1_B_4_1_LdoVrefctrl
118,M1,DATA,B,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M1_B_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_118,&---M1---DATA---B---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M1_B_4_1_LdoMdllWkLockOffset
119,M1,DATA,B,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M1_B_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_119,&---M1---DATA---B---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M1_B_4_1_LdoMdllEnCalIdleLeg
120,M2,DATA,A,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_120,&---M2---DATA---A---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_A_0_0_LdoVrefctrl
121,M2,DATA,A,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_A_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_121,&---M2---DATA---A---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_A_0_0_LdoMdllWkLockOffset
122,M2,DATA,A,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_A_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_122,&---M2---DATA---A---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_A_0_0_LdoMdllEnCalIdleLeg
123,M2,DATA,A,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_123,&---M2---DATA---A---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_A_0_1_LdoVrefctrl
124,M2,DATA,A,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_A_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_124,&---M2---DATA---A---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_A_0_1_LdoMdllWkLockOffset
125,M2,DATA,A,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_A_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_125,&---M2---DATA---A---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_A_0_1_LdoMdllEnCalIdleLeg
126,M2,DATA,A,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_126,&---M2---DATA---A---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_A_1_0_LdoVrefctrl
127,M2,DATA,A,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_A_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_127,&---M2---DATA---A---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_A_1_0_LdoMdllWkLockOffset
128,M2,DATA,A,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_A_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_128,&---M2---DATA---A---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_A_1_0_LdoMdllEnCalIdleLeg
129,M2,DATA,A,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_129,&---M2---DATA---A---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_A_1_1_LdoVrefctrl
130,M2,DATA,A,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_A_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_130,&---M2---DATA---A---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_A_1_1_LdoMdllWkLockOffset
131,M2,DATA,A,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_A_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_131,&---M2---DATA---A---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_A_1_1_LdoMdllEnCalIdleLeg
132,M2,DATA,A,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_132,&---M2---DATA---A---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_A_2_0_LdoVrefctrl
133,M2,DATA,A,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_A_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_133,&---M2---DATA---A---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_A_2_0_LdoMdllWkLockOffset
134,M2,DATA,A,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_A_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_134,&---M2---DATA---A---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_A_2_0_LdoMdllEnCalIdleLeg
135,M2,DATA,A,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_135,&---M2---DATA---A---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_A_2_1_LdoVrefctrl
136,M2,DATA,A,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_A_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_136,&---M2---DATA---A---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_A_2_1_LdoMdllWkLockOffset
137,M2,DATA,A,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_A_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_137,&---M2---DATA---A---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_A_2_1_LdoMdllEnCalIdleLeg
138,M2,DATA,A,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_138,&---M2---DATA---A---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_A_3_0_LdoVrefctrl
139,M2,DATA,A,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_A_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_139,&---M2---DATA---A---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_A_3_0_LdoMdllWkLockOffset
140,M2,DATA,A,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_A_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_140,&---M2---DATA---A---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_A_3_0_LdoMdllEnCalIdleLeg
141,M2,DATA,A,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_141,&---M2---DATA---A---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_A_3_1_LdoVrefctrl
142,M2,DATA,A,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_A_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_142,&---M2---DATA---A---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_A_3_1_LdoMdllWkLockOffset
143,M2,DATA,A,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_A_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_143,&---M2---DATA---A---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_A_3_1_LdoMdllEnCalIdleLeg
144,M2,DATA,A,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_144,&---M2---DATA---A---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_A_4_0_LdoVrefctrl
145,M2,DATA,A,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_A_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_145,&---M2---DATA---A---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_A_4_0_LdoMdllWkLockOffset
146,M2,DATA,A,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_A_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_146,&---M2---DATA---A---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_A_4_0_LdoMdllEnCalIdleLeg
147,M2,DATA,A,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_147,&---M2---DATA---A---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_A_4_1_LdoVrefctrl
148,M2,DATA,A,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_A_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_148,&---M2---DATA---A---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_A_4_1_LdoMdllWkLockOffset
149,M2,DATA,A,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_A_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_149,&---M2---DATA---A---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_A_4_1_LdoMdllEnCalIdleLeg
150,M2,DATA,B,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_150,&---M2---DATA---B---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_B_0_0_LdoVrefctrl
151,M2,DATA,B,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_B_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_151,&---M2---DATA---B---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_B_0_0_LdoMdllWkLockOffset
152,M2,DATA,B,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_B_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_152,&---M2---DATA---B---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_B_0_0_LdoMdllEnCalIdleLeg
153,M2,DATA,B,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_153,&---M2---DATA---B---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_B_0_1_LdoVrefctrl
154,M2,DATA,B,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_B_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_154,&---M2---DATA---B---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_B_0_1_LdoMdllWkLockOffset
155,M2,DATA,B,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_B_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_155,&---M2---DATA---B---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_B_0_1_LdoMdllEnCalIdleLeg
156,M2,DATA,B,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_156,&---M2---DATA---B---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_B_1_0_LdoVrefctrl
157,M2,DATA,B,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_B_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_157,&---M2---DATA---B---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_B_1_0_LdoMdllWkLockOffset
158,M2,DATA,B,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_B_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_158,&---M2---DATA---B---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_B_1_0_LdoMdllEnCalIdleLeg
159,M2,DATA,B,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_159,&---M2---DATA---B---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_B_1_1_LdoVrefctrl
160,M2,DATA,B,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_B_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_160,&---M2---DATA---B---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_B_1_1_LdoMdllWkLockOffset
161,M2,DATA,B,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_B_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_161,&---M2---DATA---B---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_B_1_1_LdoMdllEnCalIdleLeg
162,M2,DATA,B,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_162,&---M2---DATA---B---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_B_2_0_LdoVrefctrl
163,M2,DATA,B,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_B_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_163,&---M2---DATA---B---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_B_2_0_LdoMdllWkLockOffset
164,M2,DATA,B,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_B_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_164,&---M2---DATA---B---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_B_2_0_LdoMdllEnCalIdleLeg
165,M2,DATA,B,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_165,&---M2---DATA---B---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_B_2_1_LdoVrefctrl
166,M2,DATA,B,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_B_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_166,&---M2---DATA---B---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_B_2_1_LdoMdllWkLockOffset
167,M2,DATA,B,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_B_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_167,&---M2---DATA---B---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_B_2_1_LdoMdllEnCalIdleLeg
168,M2,DATA,B,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_168,&---M2---DATA---B---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_B_3_0_LdoVrefctrl
169,M2,DATA,B,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_B_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_169,&---M2---DATA---B---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_B_3_0_LdoMdllWkLockOffset
170,M2,DATA,B,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_B_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_170,&---M2---DATA---B---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_B_3_0_LdoMdllEnCalIdleLeg
171,M2,DATA,B,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_171,&---M2---DATA---B---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_B_3_1_LdoVrefctrl
172,M2,DATA,B,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_B_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_172,&---M2---DATA---B---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_B_3_1_LdoMdllWkLockOffset
173,M2,DATA,B,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_B_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_173,&---M2---DATA---B---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_B_3_1_LdoMdllEnCalIdleLeg
174,M2,DATA,B,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M2_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_174,&---M2---DATA---B---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M2_B_4_0_LdoVrefctrl
175,M2,DATA,B,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M2_B_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_175,&---M2---DATA---B---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M2_B_4_0_LdoMdllWkLockOffset
176,M2,DATA,B,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M2_B_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_176,&---M2---DATA---B---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M2_B_4_0_LdoMdllEnCalIdleLeg
177,M2,DATA,B,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M2_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_177,&---M2---DATA---B---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M2_B_4_1_LdoVrefctrl
178,M2,DATA,B,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M2_B_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_178,&---M2---DATA---B---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M2_B_4_1_LdoMdllWkLockOffset
179,M2,DATA,B,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M2_B_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_179,&---M2---DATA---B---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M2_B_4_1_LdoMdllEnCalIdleLeg
180,M3,DATA,A,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_180,&---M3---DATA---A---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_A_0_0_LdoVrefctrl
181,M3,DATA,A,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_A_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_181,&---M3---DATA---A---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_A_0_0_LdoMdllWkLockOffset
182,M3,DATA,A,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_A_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_182,&---M3---DATA---A---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_A_0_0_LdoMdllEnCalIdleLeg
183,M3,DATA,A,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_183,&---M3---DATA---A---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_A_0_1_LdoVrefctrl
184,M3,DATA,A,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_A_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_184,&---M3---DATA---A---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_A_0_1_LdoMdllWkLockOffset
185,M3,DATA,A,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_A_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_185,&---M3---DATA---A---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_A_0_1_LdoMdllEnCalIdleLeg
186,M3,DATA,A,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_186,&---M3---DATA---A---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_A_1_0_LdoVrefctrl
187,M3,DATA,A,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_A_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_187,&---M3---DATA---A---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_A_1_0_LdoMdllWkLockOffset
188,M3,DATA,A,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_A_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_188,&---M3---DATA---A---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_A_1_0_LdoMdllEnCalIdleLeg
189,M3,DATA,A,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_189,&---M3---DATA---A---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_A_1_1_LdoVrefctrl
190,M3,DATA,A,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_A_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_190,&---M3---DATA---A---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_A_1_1_LdoMdllWkLockOffset
191,M3,DATA,A,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_A_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_191,&---M3---DATA---A---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_A_1_1_LdoMdllEnCalIdleLeg
192,M3,DATA,A,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_192,&---M3---DATA---A---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_A_2_0_LdoVrefctrl
193,M3,DATA,A,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_A_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_193,&---M3---DATA---A---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_A_2_0_LdoMdllWkLockOffset
194,M3,DATA,A,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_A_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_194,&---M3---DATA---A---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_A_2_0_LdoMdllEnCalIdleLeg
195,M3,DATA,A,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_195,&---M3---DATA---A---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_A_2_1_LdoVrefctrl
196,M3,DATA,A,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_A_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_196,&---M3---DATA---A---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_A_2_1_LdoMdllWkLockOffset
197,M3,DATA,A,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_A_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_197,&---M3---DATA---A---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_A_2_1_LdoMdllEnCalIdleLeg
198,M3,DATA,A,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_198,&---M3---DATA---A---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_A_3_0_LdoVrefctrl
199,M3,DATA,A,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_A_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_199,&---M3---DATA---A---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_A_3_0_LdoMdllWkLockOffset
200,M3,DATA,A,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_A_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_200,&---M3---DATA---A---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_A_3_0_LdoMdllEnCalIdleLeg
201,M3,DATA,A,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_201,&---M3---DATA---A---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_A_3_1_LdoVrefctrl
202,M3,DATA,A,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_A_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_202,&---M3---DATA---A---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_A_3_1_LdoMdllWkLockOffset
203,M3,DATA,A,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_A_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_203,&---M3---DATA---A---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_A_3_1_LdoMdllEnCalIdleLeg
204,M3,DATA,A,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_204,&---M3---DATA---A---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_A_4_0_LdoVrefctrl
205,M3,DATA,A,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_A_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_205,&---M3---DATA---A---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_A_4_0_LdoMdllWkLockOffset
206,M3,DATA,A,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_A_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_206,&---M3---DATA---A---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_A_4_0_LdoMdllEnCalIdleLeg
207,M3,DATA,A,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_207,&---M3---DATA---A---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_A_4_1_LdoVrefctrl
208,M3,DATA,A,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_A_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_208,&---M3---DATA---A---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_A_4_1_LdoMdllWkLockOffset
209,M3,DATA,A,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_A_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_209,&---M3---DATA---A---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_A_4_1_LdoMdllEnCalIdleLeg
210,M3,DATA,B,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_210,&---M3---DATA---B---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_B_0_0_LdoVrefctrl
211,M3,DATA,B,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_B_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_211,&---M3---DATA---B---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_B_0_0_LdoMdllWkLockOffset
212,M3,DATA,B,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_B_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_212,&---M3---DATA---B---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_B_0_0_LdoMdllEnCalIdleLeg
213,M3,DATA,B,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_213,&---M3---DATA---B---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_B_0_1_LdoVrefctrl
214,M3,DATA,B,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_B_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_214,&---M3---DATA---B---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_B_0_1_LdoMdllWkLockOffset
215,M3,DATA,B,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_B_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_215,&---M3---DATA---B---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_B_0_1_LdoMdllEnCalIdleLeg
216,M3,DATA,B,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_216,&---M3---DATA---B---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_B_1_0_LdoVrefctrl
217,M3,DATA,B,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_B_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_217,&---M3---DATA---B---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_B_1_0_LdoMdllWkLockOffset
218,M3,DATA,B,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_B_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_218,&---M3---DATA---B---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_B_1_0_LdoMdllEnCalIdleLeg
219,M3,DATA,B,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_219,&---M3---DATA---B---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_B_1_1_LdoVrefctrl
220,M3,DATA,B,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_B_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_220,&---M3---DATA---B---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_B_1_1_LdoMdllWkLockOffset
221,M3,DATA,B,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_B_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_221,&---M3---DATA---B---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_B_1_1_LdoMdllEnCalIdleLeg
222,M3,DATA,B,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_222,&---M3---DATA---B---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_B_2_0_LdoVrefctrl
223,M3,DATA,B,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_B_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_223,&---M3---DATA---B---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_B_2_0_LdoMdllWkLockOffset
224,M3,DATA,B,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_B_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_224,&---M3---DATA---B---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_B_2_0_LdoMdllEnCalIdleLeg
225,M3,DATA,B,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_225,&---M3---DATA---B---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_B_2_1_LdoVrefctrl
226,M3,DATA,B,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_B_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_226,&---M3---DATA---B---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_B_2_1_LdoMdllWkLockOffset
227,M3,DATA,B,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_B_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_227,&---M3---DATA---B---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_B_2_1_LdoMdllEnCalIdleLeg
228,M3,DATA,B,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_228,&---M3---DATA---B---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_B_3_0_LdoVrefctrl
229,M3,DATA,B,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_B_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_229,&---M3---DATA---B---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_B_3_0_LdoMdllWkLockOffset
230,M3,DATA,B,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_B_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_230,&---M3---DATA---B---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_B_3_0_LdoMdllEnCalIdleLeg
231,M3,DATA,B,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_231,&---M3---DATA---B---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_B_3_1_LdoVrefctrl
232,M3,DATA,B,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_B_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_232,&---M3---DATA---B---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_B_3_1_LdoMdllWkLockOffset
233,M3,DATA,B,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_B_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_233,&---M3---DATA---B---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_B_3_1_LdoMdllEnCalIdleLeg
234,M3,DATA,B,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M3_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_234,&---M3---DATA---B---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M3_B_4_0_LdoVrefctrl
235,M3,DATA,B,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M3_B_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_235,&---M3---DATA---B---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M3_B_4_0_LdoMdllWkLockOffset
236,M3,DATA,B,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M3_B_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_236,&---M3---DATA---B---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M3_B_4_0_LdoMdllEnCalIdleLeg
237,M3,DATA,B,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M3_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_237,&---M3---DATA---B---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M3_B_4_1_LdoVrefctrl
238,M3,DATA,B,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M3_B_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_238,&---M3---DATA---B---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M3_B_4_1_LdoMdllWkLockOffset
239,M3,DATA,B,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M3_B_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_239,&---M3---DATA---B---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M3_B_4_1_LdoMdllEnCalIdleLeg
240,M4,DATA,A,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_240,&---M4---DATA---A---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_A_0_0_LdoVrefctrl
241,M4,DATA,A,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_A_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_241,&---M4---DATA---A---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_A_0_0_LdoMdllWkLockOffset
242,M4,DATA,A,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_A_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_242,&---M4---DATA---A---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_A_0_0_LdoMdllEnCalIdleLeg
243,M4,DATA,A,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_243,&---M4---DATA---A---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_A_0_1_LdoVrefctrl
244,M4,DATA,A,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_A_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_244,&---M4---DATA---A---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_A_0_1_LdoMdllWkLockOffset
245,M4,DATA,A,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_A_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_245,&---M4---DATA---A---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_A_0_1_LdoMdllEnCalIdleLeg
246,M4,DATA,A,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_246,&---M4---DATA---A---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_A_1_0_LdoVrefctrl
247,M4,DATA,A,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_A_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_247,&---M4---DATA---A---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_A_1_0_LdoMdllWkLockOffset
248,M4,DATA,A,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_A_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_248,&---M4---DATA---A---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_A_1_0_LdoMdllEnCalIdleLeg
249,M4,DATA,A,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_249,&---M4---DATA---A---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_A_1_1_LdoVrefctrl
250,M4,DATA,A,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_A_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_250,&---M4---DATA---A---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_A_1_1_LdoMdllWkLockOffset
251,M4,DATA,A,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_A_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_251,&---M4---DATA---A---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_A_1_1_LdoMdllEnCalIdleLeg
252,M4,DATA,A,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_252,&---M4---DATA---A---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_A_2_0_LdoVrefctrl
253,M4,DATA,A,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_A_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_253,&---M4---DATA---A---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_A_2_0_LdoMdllWkLockOffset
254,M4,DATA,A,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_A_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_254,&---M4---DATA---A---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_A_2_0_LdoMdllEnCalIdleLeg
255,M4,DATA,A,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_255,&---M4---DATA---A---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_A_2_1_LdoVrefctrl
256,M4,DATA,A,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_A_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_256,&---M4---DATA---A---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_A_2_1_LdoMdllWkLockOffset
257,M4,DATA,A,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_A_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_257,&---M4---DATA---A---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_A_2_1_LdoMdllEnCalIdleLeg
258,M4,DATA,A,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_258,&---M4---DATA---A---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_A_3_0_LdoVrefctrl
259,M4,DATA,A,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_A_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_259,&---M4---DATA---A---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_A_3_0_LdoMdllWkLockOffset
260,M4,DATA,A,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_A_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_260,&---M4---DATA---A---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_A_3_0_LdoMdllEnCalIdleLeg
261,M4,DATA,A,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_261,&---M4---DATA---A---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_A_3_1_LdoVrefctrl
262,M4,DATA,A,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_A_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_262,&---M4---DATA---A---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_A_3_1_LdoMdllWkLockOffset
263,M4,DATA,A,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_A_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_263,&---M4---DATA---A---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_A_3_1_LdoMdllEnCalIdleLeg
264,M4,DATA,A,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_264,&---M4---DATA---A---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_A_4_0_LdoVrefctrl
265,M4,DATA,A,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_A_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_265,&---M4---DATA---A---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_A_4_0_LdoMdllWkLockOffset
266,M4,DATA,A,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_A_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_266,&---M4---DATA---A---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_A_4_0_LdoMdllEnCalIdleLeg
267,M4,DATA,A,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_267,&---M4---DATA---A---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_A_4_1_LdoVrefctrl
268,M4,DATA,A,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_A_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_268,&---M4---DATA---A---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_A_4_1_LdoMdllWkLockOffset
269,M4,DATA,A,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_A_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_269,&---M4---DATA---A---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_A_4_1_LdoMdllEnCalIdleLeg
270,M4,DATA,B,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_270,&---M4---DATA---B---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_B_0_0_LdoVrefctrl
271,M4,DATA,B,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_B_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_271,&---M4---DATA---B---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_B_0_0_LdoMdllWkLockOffset
272,M4,DATA,B,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_B_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_272,&---M4---DATA---B---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_B_0_0_LdoMdllEnCalIdleLeg
273,M4,DATA,B,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_273,&---M4---DATA---B---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_B_0_1_LdoVrefctrl
274,M4,DATA,B,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_B_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_274,&---M4---DATA---B---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_B_0_1_LdoMdllWkLockOffset
275,M4,DATA,B,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_B_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_275,&---M4---DATA---B---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_B_0_1_LdoMdllEnCalIdleLeg
276,M4,DATA,B,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_276,&---M4---DATA---B---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_B_1_0_LdoVrefctrl
277,M4,DATA,B,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_B_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_277,&---M4---DATA---B---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_B_1_0_LdoMdllWkLockOffset
278,M4,DATA,B,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_B_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_278,&---M4---DATA---B---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_B_1_0_LdoMdllEnCalIdleLeg
279,M4,DATA,B,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_279,&---M4---DATA---B---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_B_1_1_LdoVrefctrl
280,M4,DATA,B,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_B_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_280,&---M4---DATA---B---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_B_1_1_LdoMdllWkLockOffset
281,M4,DATA,B,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_B_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_281,&---M4---DATA---B---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_B_1_1_LdoMdllEnCalIdleLeg
282,M4,DATA,B,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_282,&---M4---DATA---B---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_B_2_0_LdoVrefctrl
283,M4,DATA,B,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_B_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_283,&---M4---DATA---B---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_B_2_0_LdoMdllWkLockOffset
284,M4,DATA,B,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_B_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_284,&---M4---DATA---B---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_B_2_0_LdoMdllEnCalIdleLeg
285,M4,DATA,B,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_285,&---M4---DATA---B---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_B_2_1_LdoVrefctrl
286,M4,DATA,B,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_B_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_286,&---M4---DATA---B---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_B_2_1_LdoMdllWkLockOffset
287,M4,DATA,B,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_B_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_287,&---M4---DATA---B---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_B_2_1_LdoMdllEnCalIdleLeg
288,M4,DATA,B,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_288,&---M4---DATA---B---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_B_3_0_LdoVrefctrl
289,M4,DATA,B,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_B_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_289,&---M4---DATA---B---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_B_3_0_LdoMdllWkLockOffset
290,M4,DATA,B,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_B_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_290,&---M4---DATA---B---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_B_3_0_LdoMdllEnCalIdleLeg
291,M4,DATA,B,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_291,&---M4---DATA---B---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_B_3_1_LdoVrefctrl
292,M4,DATA,B,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_B_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_292,&---M4---DATA---B---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_B_3_1_LdoMdllWkLockOffset
293,M4,DATA,B,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_B_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_293,&---M4---DATA---B---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_B_3_1_LdoMdllEnCalIdleLeg
294,M4,DATA,B,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M4_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_294,&---M4---DATA---B---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M4_B_4_0_LdoVrefctrl
295,M4,DATA,B,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M4_B_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_295,&---M4---DATA---B---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M4_B_4_0_LdoMdllWkLockOffset
296,M4,DATA,B,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M4_B_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_296,&---M4---DATA---B---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M4_B_4_0_LdoMdllEnCalIdleLeg
297,M4,DATA,B,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M4_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_297,&---M4---DATA---B---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M4_B_4_1_LdoVrefctrl
298,M4,DATA,B,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M4_B_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_298,&---M4---DATA---B---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M4_B_4_1_LdoMdllWkLockOffset
299,M4,DATA,B,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M4_B_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_299,&---M4---DATA---B---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M4_B_4_1_LdoMdllEnCalIdleLeg
300,M5,DATA,A,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_300,&---M5---DATA---A---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_A_0_0_LdoVrefctrl
301,M5,DATA,A,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_A_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_301,&---M5---DATA---A---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_A_0_0_LdoMdllWkLockOffset
302,M5,DATA,A,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_A_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_302,&---M5---DATA---A---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_A_0_0_LdoMdllEnCalIdleLeg
303,M5,DATA,A,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_303,&---M5---DATA---A---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_A_0_1_LdoVrefctrl
304,M5,DATA,A,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_A_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_304,&---M5---DATA---A---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_A_0_1_LdoMdllWkLockOffset
305,M5,DATA,A,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_A_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_305,&---M5---DATA---A---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_A_0_1_LdoMdllEnCalIdleLeg
306,M5,DATA,A,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_306,&---M5---DATA---A---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_A_1_0_LdoVrefctrl
307,M5,DATA,A,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_A_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_307,&---M5---DATA---A---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_A_1_0_LdoMdllWkLockOffset
308,M5,DATA,A,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_A_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_308,&---M5---DATA---A---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_A_1_0_LdoMdllEnCalIdleLeg
309,M5,DATA,A,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_309,&---M5---DATA---A---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_A_1_1_LdoVrefctrl
310,M5,DATA,A,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_A_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_310,&---M5---DATA---A---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_A_1_1_LdoMdllWkLockOffset
311,M5,DATA,A,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_A_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_311,&---M5---DATA---A---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_A_1_1_LdoMdllEnCalIdleLeg
312,M5,DATA,A,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_312,&---M5---DATA---A---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_A_2_0_LdoVrefctrl
313,M5,DATA,A,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_A_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_313,&---M5---DATA---A---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_A_2_0_LdoMdllWkLockOffset
314,M5,DATA,A,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_A_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_314,&---M5---DATA---A---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_A_2_0_LdoMdllEnCalIdleLeg
315,M5,DATA,A,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_315,&---M5---DATA---A---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_A_2_1_LdoVrefctrl
316,M5,DATA,A,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_A_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_316,&---M5---DATA---A---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_A_2_1_LdoMdllWkLockOffset
317,M5,DATA,A,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_A_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_317,&---M5---DATA---A---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_A_2_1_LdoMdllEnCalIdleLeg
318,M5,DATA,A,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_318,&---M5---DATA---A---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_A_3_0_LdoVrefctrl
319,M5,DATA,A,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_A_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_319,&---M5---DATA---A---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_A_3_0_LdoMdllWkLockOffset
320,M5,DATA,A,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_A_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_320,&---M5---DATA---A---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_A_3_0_LdoMdllEnCalIdleLeg
321,M5,DATA,A,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_321,&---M5---DATA---A---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_A_3_1_LdoVrefctrl
322,M5,DATA,A,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_A_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_322,&---M5---DATA---A---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_A_3_1_LdoMdllWkLockOffset
323,M5,DATA,A,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_A_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_323,&---M5---DATA---A---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_A_3_1_LdoMdllEnCalIdleLeg
324,M5,DATA,A,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_324,&---M5---DATA---A---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_A_4_0_LdoVrefctrl
325,M5,DATA,A,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_A_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_325,&---M5---DATA---A---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_A_4_0_LdoMdllWkLockOffset
326,M5,DATA,A,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_A_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_326,&---M5---DATA---A---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_A_4_0_LdoMdllEnCalIdleLeg
327,M5,DATA,A,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_327,&---M5---DATA---A---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_A_4_1_LdoVrefctrl
328,M5,DATA,A,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_A_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_328,&---M5---DATA---A---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_A_4_1_LdoMdllWkLockOffset
329,M5,DATA,A,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_A_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_329,&---M5---DATA---A---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_A_4_1_LdoMdllEnCalIdleLeg
330,M5,DATA,B,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_330,&---M5---DATA---B---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_B_0_0_LdoVrefctrl
331,M5,DATA,B,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_B_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_331,&---M5---DATA---B---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_B_0_0_LdoMdllWkLockOffset
332,M5,DATA,B,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_B_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_332,&---M5---DATA---B---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_B_0_0_LdoMdllEnCalIdleLeg
333,M5,DATA,B,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_333,&---M5---DATA---B---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_B_0_1_LdoVrefctrl
334,M5,DATA,B,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_B_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_334,&---M5---DATA---B---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_B_0_1_LdoMdllWkLockOffset
335,M5,DATA,B,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_B_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_335,&---M5---DATA---B---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_B_0_1_LdoMdllEnCalIdleLeg
336,M5,DATA,B,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_336,&---M5---DATA---B---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_B_1_0_LdoVrefctrl
337,M5,DATA,B,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_B_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_337,&---M5---DATA---B---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_B_1_0_LdoMdllWkLockOffset
338,M5,DATA,B,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_B_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_338,&---M5---DATA---B---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_B_1_0_LdoMdllEnCalIdleLeg
339,M5,DATA,B,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_339,&---M5---DATA---B---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_B_1_1_LdoVrefctrl
340,M5,DATA,B,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_B_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_340,&---M5---DATA---B---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_B_1_1_LdoMdllWkLockOffset
341,M5,DATA,B,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_B_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_341,&---M5---DATA---B---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_B_1_1_LdoMdllEnCalIdleLeg
342,M5,DATA,B,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_342,&---M5---DATA---B---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_B_2_0_LdoVrefctrl
343,M5,DATA,B,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_B_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_343,&---M5---DATA---B---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_B_2_0_LdoMdllWkLockOffset
344,M5,DATA,B,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_B_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_344,&---M5---DATA---B---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_B_2_0_LdoMdllEnCalIdleLeg
345,M5,DATA,B,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_345,&---M5---DATA---B---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_B_2_1_LdoVrefctrl
346,M5,DATA,B,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_B_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_346,&---M5---DATA---B---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_B_2_1_LdoMdllWkLockOffset
347,M5,DATA,B,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_B_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_347,&---M5---DATA---B---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_B_2_1_LdoMdllEnCalIdleLeg
348,M5,DATA,B,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_348,&---M5---DATA---B---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_B_3_0_LdoVrefctrl
349,M5,DATA,B,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_B_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_349,&---M5---DATA---B---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_B_3_0_LdoMdllWkLockOffset
350,M5,DATA,B,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_B_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_350,&---M5---DATA---B---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_B_3_0_LdoMdllEnCalIdleLeg
351,M5,DATA,B,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_351,&---M5---DATA---B---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_B_3_1_LdoVrefctrl
352,M5,DATA,B,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_B_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_352,&---M5---DATA---B---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_B_3_1_LdoMdllWkLockOffset
353,M5,DATA,B,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_B_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_353,&---M5---DATA---B---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_B_3_1_LdoMdllEnCalIdleLeg
354,M5,DATA,B,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M5_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_354,&---M5---DATA---B---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M5_B_4_0_LdoVrefctrl
355,M5,DATA,B,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M5_B_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_355,&---M5---DATA---B---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M5_B_4_0_LdoMdllWkLockOffset
356,M5,DATA,B,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M5_B_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_356,&---M5---DATA---B---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M5_B_4_0_LdoMdllEnCalIdleLeg
357,M5,DATA,B,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M5_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_357,&---M5---DATA---B---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M5_B_4_1_LdoVrefctrl
358,M5,DATA,B,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M5_B_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_358,&---M5---DATA---B---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M5_B_4_1_LdoMdllWkLockOffset
359,M5,DATA,B,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M5_B_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_359,&---M5---DATA---B---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M5_B_4_1_LdoMdllEnCalIdleLeg
360,M6,DATA,A,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_360,&---M6---DATA---A---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_A_0_0_LdoVrefctrl
361,M6,DATA,A,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_A_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_361,&---M6---DATA---A---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_A_0_0_LdoMdllWkLockOffset
362,M6,DATA,A,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_A_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_362,&---M6---DATA---A---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_A_0_0_LdoMdllEnCalIdleLeg
363,M6,DATA,A,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_363,&---M6---DATA---A---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_A_0_1_LdoVrefctrl
364,M6,DATA,A,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_A_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_364,&---M6---DATA---A---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_A_0_1_LdoMdllWkLockOffset
365,M6,DATA,A,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_A_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_365,&---M6---DATA---A---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_A_0_1_LdoMdllEnCalIdleLeg
366,M6,DATA,A,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_366,&---M6---DATA---A---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_A_1_0_LdoVrefctrl
367,M6,DATA,A,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_A_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_367,&---M6---DATA---A---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_A_1_0_LdoMdllWkLockOffset
368,M6,DATA,A,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_A_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_368,&---M6---DATA---A---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_A_1_0_LdoMdllEnCalIdleLeg
369,M6,DATA,A,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_369,&---M6---DATA---A---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_A_1_1_LdoVrefctrl
370,M6,DATA,A,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_A_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_370,&---M6---DATA---A---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_A_1_1_LdoMdllWkLockOffset
371,M6,DATA,A,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_A_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_371,&---M6---DATA---A---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_A_1_1_LdoMdllEnCalIdleLeg
372,M6,DATA,A,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_372,&---M6---DATA---A---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_A_2_0_LdoVrefctrl
373,M6,DATA,A,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_A_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_373,&---M6---DATA---A---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_A_2_0_LdoMdllWkLockOffset
374,M6,DATA,A,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_A_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_374,&---M6---DATA---A---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_A_2_0_LdoMdllEnCalIdleLeg
375,M6,DATA,A,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_375,&---M6---DATA---A---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_A_2_1_LdoVrefctrl
376,M6,DATA,A,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_A_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_376,&---M6---DATA---A---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_A_2_1_LdoMdllWkLockOffset
377,M6,DATA,A,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_A_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_377,&---M6---DATA---A---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_A_2_1_LdoMdllEnCalIdleLeg
378,M6,DATA,A,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_378,&---M6---DATA---A---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_A_3_0_LdoVrefctrl
379,M6,DATA,A,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_A_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_379,&---M6---DATA---A---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_A_3_0_LdoMdllWkLockOffset
380,M6,DATA,A,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_A_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_380,&---M6---DATA---A---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_A_3_0_LdoMdllEnCalIdleLeg
381,M6,DATA,A,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_381,&---M6---DATA---A---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_A_3_1_LdoVrefctrl
382,M6,DATA,A,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_A_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_382,&---M6---DATA---A---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_A_3_1_LdoMdllWkLockOffset
383,M6,DATA,A,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_A_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_383,&---M6---DATA---A---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_A_3_1_LdoMdllEnCalIdleLeg
384,M6,DATA,A,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_384,&---M6---DATA---A---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_A_4_0_LdoVrefctrl
385,M6,DATA,A,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_A_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_385,&---M6---DATA---A---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_A_4_0_LdoMdllWkLockOffset
386,M6,DATA,A,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_A_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_386,&---M6---DATA---A---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_A_4_0_LdoMdllEnCalIdleLeg
387,M6,DATA,A,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_387,&---M6---DATA---A---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_A_4_1_LdoVrefctrl
388,M6,DATA,A,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_A_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_388,&---M6---DATA---A---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_A_4_1_LdoMdllWkLockOffset
389,M6,DATA,A,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_A_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_389,&---M6---DATA---A---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_A_4_1_LdoMdllEnCalIdleLeg
390,M6,DATA,B,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_390,&---M6---DATA---B---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_B_0_0_LdoVrefctrl
391,M6,DATA,B,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_B_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_391,&---M6---DATA---B---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_B_0_0_LdoMdllWkLockOffset
392,M6,DATA,B,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_B_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_392,&---M6---DATA---B---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_B_0_0_LdoMdllEnCalIdleLeg
393,M6,DATA,B,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_393,&---M6---DATA---B---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_B_0_1_LdoVrefctrl
394,M6,DATA,B,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_B_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_394,&---M6---DATA---B---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_B_0_1_LdoMdllWkLockOffset
395,M6,DATA,B,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_B_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_395,&---M6---DATA---B---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_B_0_1_LdoMdllEnCalIdleLeg
396,M6,DATA,B,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_396,&---M6---DATA---B---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_B_1_0_LdoVrefctrl
397,M6,DATA,B,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_B_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_397,&---M6---DATA---B---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_B_1_0_LdoMdllWkLockOffset
398,M6,DATA,B,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_B_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_398,&---M6---DATA---B---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_B_1_0_LdoMdllEnCalIdleLeg
399,M6,DATA,B,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_399,&---M6---DATA---B---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_B_1_1_LdoVrefctrl
400,M6,DATA,B,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_B_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_400,&---M6---DATA---B---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_B_1_1_LdoMdllWkLockOffset
401,M6,DATA,B,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_B_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_401,&---M6---DATA---B---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_B_1_1_LdoMdllEnCalIdleLeg
402,M6,DATA,B,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_402,&---M6---DATA---B---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_B_2_0_LdoVrefctrl
403,M6,DATA,B,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_B_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_403,&---M6---DATA---B---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_B_2_0_LdoMdllWkLockOffset
404,M6,DATA,B,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_B_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_404,&---M6---DATA---B---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_B_2_0_LdoMdllEnCalIdleLeg
405,M6,DATA,B,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_405,&---M6---DATA---B---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_B_2_1_LdoVrefctrl
406,M6,DATA,B,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_B_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_406,&---M6---DATA---B---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_B_2_1_LdoMdllWkLockOffset
407,M6,DATA,B,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_B_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_407,&---M6---DATA---B---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_B_2_1_LdoMdllEnCalIdleLeg
408,M6,DATA,B,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_408,&---M6---DATA---B---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_B_3_0_LdoVrefctrl
409,M6,DATA,B,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_B_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_409,&---M6---DATA---B---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_B_3_0_LdoMdllWkLockOffset
410,M6,DATA,B,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_B_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_410,&---M6---DATA---B---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_B_3_0_LdoMdllEnCalIdleLeg
411,M6,DATA,B,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_411,&---M6---DATA---B---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_B_3_1_LdoVrefctrl
412,M6,DATA,B,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_B_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_412,&---M6---DATA---B---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_B_3_1_LdoMdllWkLockOffset
413,M6,DATA,B,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_B_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_413,&---M6---DATA---B---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_B_3_1_LdoMdllEnCalIdleLeg
414,M6,DATA,B,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M6_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_414,&---M6---DATA---B---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M6_B_4_0_LdoVrefctrl
415,M6,DATA,B,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M6_B_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_415,&---M6---DATA---B---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M6_B_4_0_LdoMdllWkLockOffset
416,M6,DATA,B,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M6_B_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_416,&---M6---DATA---B---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M6_B_4_0_LdoMdllEnCalIdleLeg
417,M6,DATA,B,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M6_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_417,&---M6---DATA---B---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M6_B_4_1_LdoVrefctrl
418,M6,DATA,B,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M6_B_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_418,&---M6---DATA---B---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M6_B_4_1_LdoMdllWkLockOffset
419,M6,DATA,B,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M6_B_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_419,&---M6---DATA---B---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M6_B_4_1_LdoMdllEnCalIdleLeg
420,M7,DATA,A,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_A_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_420,&---M7---DATA---A---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_A_0_0_LdoVrefctrl
421,M7,DATA,A,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_A_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_421,&---M7---DATA---A---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_A_0_0_LdoMdllWkLockOffset
422,M7,DATA,A,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_A_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_422,&---M7---DATA---A---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_A_0_0_LdoMdllEnCalIdleLeg
423,M7,DATA,A,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_A_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_423,&---M7---DATA---A---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_A_0_1_LdoVrefctrl
424,M7,DATA,A,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_A_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_424,&---M7---DATA---A---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_A_0_1_LdoMdllWkLockOffset
425,M7,DATA,A,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_A_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_425,&---M7---DATA---A---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_A_0_1_LdoMdllEnCalIdleLeg
426,M7,DATA,A,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_A_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_426,&---M7---DATA---A---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_A_1_0_LdoVrefctrl
427,M7,DATA,A,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_A_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_427,&---M7---DATA---A---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_A_1_0_LdoMdllWkLockOffset
428,M7,DATA,A,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_A_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_428,&---M7---DATA---A---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_A_1_0_LdoMdllEnCalIdleLeg
429,M7,DATA,A,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_A_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_429,&---M7---DATA---A---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_A_1_1_LdoVrefctrl
430,M7,DATA,A,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_A_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_430,&---M7---DATA---A---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_A_1_1_LdoMdllWkLockOffset
431,M7,DATA,A,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_A_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_431,&---M7---DATA---A---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_A_1_1_LdoMdllEnCalIdleLeg
432,M7,DATA,A,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_A_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_432,&---M7---DATA---A---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_A_2_0_LdoVrefctrl
433,M7,DATA,A,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_A_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_433,&---M7---DATA---A---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_A_2_0_LdoMdllWkLockOffset
434,M7,DATA,A,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_A_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_434,&---M7---DATA---A---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_A_2_0_LdoMdllEnCalIdleLeg
435,M7,DATA,A,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_A_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_435,&---M7---DATA---A---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_A_2_1_LdoVrefctrl
436,M7,DATA,A,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_A_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_436,&---M7---DATA---A---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_A_2_1_LdoMdllWkLockOffset
437,M7,DATA,A,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_A_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_437,&---M7---DATA---A---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_A_2_1_LdoMdllEnCalIdleLeg
438,M7,DATA,A,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_A_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_438,&---M7---DATA---A---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_A_3_0_LdoVrefctrl
439,M7,DATA,A,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_A_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_439,&---M7---DATA---A---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_A_3_0_LdoMdllWkLockOffset
440,M7,DATA,A,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_A_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_440,&---M7---DATA---A---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_A_3_0_LdoMdllEnCalIdleLeg
441,M7,DATA,A,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_A_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_441,&---M7---DATA---A---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_A_3_1_LdoVrefctrl
442,M7,DATA,A,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_A_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_442,&---M7---DATA---A---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_A_3_1_LdoMdllWkLockOffset
443,M7,DATA,A,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_A_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_443,&---M7---DATA---A---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_A_3_1_LdoMdllEnCalIdleLeg
444,M7,DATA,A,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_A_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_444,&---M7---DATA---A---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_A_4_0_LdoVrefctrl
445,M7,DATA,A,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_A_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_445,&---M7---DATA---A---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_A_4_0_LdoMdllWkLockOffset
446,M7,DATA,A,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_A_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_446,&---M7---DATA---A---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_A_4_0_LdoMdllEnCalIdleLeg
447,M7,DATA,A,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_A_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_447,&---M7---DATA---A---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_A_4_1_LdoVrefctrl
448,M7,DATA,A,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_A_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_448,&---M7---DATA---A---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_A_4_1_LdoMdllWkLockOffset
449,M7,DATA,A,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_A_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_449,&---M7---DATA---A---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_A_4_1_LdoMdllEnCalIdleLeg
450,M7,DATA,B,0,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_B_0_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_450,&---M7---DATA---B---0---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_B_0_0_LdoVrefctrl
451,M7,DATA,B,0,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_B_0_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_451,&---M7---DATA---B---0---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_B_0_0_LdoMdllWkLockOffset
452,M7,DATA,B,0,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_B_0_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_452,&---M7---DATA---B---0---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_B_0_0_LdoMdllEnCalIdleLeg
453,M7,DATA,B,0,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_B_0_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_453,&---M7---DATA---B---0---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_B_0_1_LdoVrefctrl
454,M7,DATA,B,0,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_B_0_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_454,&---M7---DATA---B---0---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_B_0_1_LdoMdllWkLockOffset
455,M7,DATA,B,0,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_B_0_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_455,&---M7---DATA---B---0---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_B_0_1_LdoMdllEnCalIdleLeg
456,M7,DATA,B,1,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_B_1_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_456,&---M7---DATA---B---1---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_B_1_0_LdoVrefctrl
457,M7,DATA,B,1,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_B_1_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_457,&---M7---DATA---B---1---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_B_1_0_LdoMdllWkLockOffset
458,M7,DATA,B,1,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_B_1_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_458,&---M7---DATA---B---1---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_B_1_0_LdoMdllEnCalIdleLeg
459,M7,DATA,B,1,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_B_1_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_459,&---M7---DATA---B---1---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_B_1_1_LdoVrefctrl
460,M7,DATA,B,1,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_B_1_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_460,&---M7---DATA---B---1---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_B_1_1_LdoMdllWkLockOffset
461,M7,DATA,B,1,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_B_1_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_461,&---M7---DATA---B---1---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_B_1_1_LdoMdllEnCalIdleLeg
462,M7,DATA,B,2,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_B_2_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_462,&---M7---DATA---B---2---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_B_2_0_LdoVrefctrl
463,M7,DATA,B,2,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_B_2_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_463,&---M7---DATA---B---2---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_B_2_0_LdoMdllWkLockOffset
464,M7,DATA,B,2,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_B_2_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_464,&---M7---DATA---B---2---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_B_2_0_LdoMdllEnCalIdleLeg
465,M7,DATA,B,2,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_B_2_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_465,&---M7---DATA---B---2---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_B_2_1_LdoVrefctrl
466,M7,DATA,B,2,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_B_2_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_466,&---M7---DATA---B---2---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_B_2_1_LdoMdllWkLockOffset
467,M7,DATA,B,2,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_B_2_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_467,&---M7---DATA---B---2---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_B_2_1_LdoMdllEnCalIdleLeg
468,M7,DATA,B,3,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_B_3_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_468,&---M7---DATA---B---3---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_B_3_0_LdoVrefctrl
469,M7,DATA,B,3,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_B_3_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_469,&---M7---DATA---B---3---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_B_3_0_LdoMdllWkLockOffset
470,M7,DATA,B,3,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_B_3_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_470,&---M7---DATA---B---3---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_B_3_0_LdoMdllEnCalIdleLeg
471,M7,DATA,B,3,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_B_3_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_471,&---M7---DATA---B---3---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_B_3_1_LdoVrefctrl
472,M7,DATA,B,3,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_B_3_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_472,&---M7---DATA---B---3---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_B_3_1_LdoMdllWkLockOffset
473,M7,DATA,B,3,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_B_3_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_473,&---M7---DATA---B---3---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_B_3_1_LdoMdllEnCalIdleLeg
474,M7,DATA,B,4,0,LdoVrefctrl,ddrd_n0_ldo_mdll_ctl0,M7_B_4_0_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_474,&---M7---DATA---B---4---0---LdoVrefctrl---ddrd_n0_ldo_mdll_ctl0---M7_B_4_0_LdoVrefctrl
475,M7,DATA,B,4,0,LdoMdllWkLockOffset,ddrd_n0_ldo_mdll_ctl3,M7_B_4_0_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_475,&---M7---DATA---B---4---0---LdoMdllWkLockOffset---ddrd_n0_ldo_mdll_ctl3---M7_B_4_0_LdoMdllWkLockOffset
476,M7,DATA,B,4,0,LdoMdllEnCalIdleLeg,ddrd_n0_ldo_mdll_ctl2,M7_B_4_0_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_476,&---M7---DATA---B---4---0---LdoMdllEnCalIdleLeg---ddrd_n0_ldo_mdll_ctl2---M7_B_4_0_LdoMdllEnCalIdleLeg
477,M7,DATA,B,4,1,LdoVrefctrl,ddrd_n1_ldo_mdll_ctl0,M7_B_4_1_LdoVrefctrl,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_477,&---M7---DATA---B---4---1---LdoVrefctrl---ddrd_n1_ldo_mdll_ctl0---M7_B_4_1_LdoVrefctrl
478,M7,DATA,B,4,1,LdoMdllWkLockOffset,ddrd_n1_ldo_mdll_ctl3,M7_B_4_1_LdoMdllWkLockOffset,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_478,&---M7---DATA---B---4---1---LdoMdllWkLockOffset---ddrd_n1_ldo_mdll_ctl3---M7_B_4_1_LdoMdllWkLockOffset
479,M7,DATA,B,4,1,LdoMdllEnCalIdleLeg,ddrd_n1_ldo_mdll_ctl2,M7_B_4_1_LdoMdllEnCalIdleLeg,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_LDOMDLL_CAL_DATA_479,&---M7---DATA---B---4---1---LdoMdllEnCalIdleLeg---ddrd_n1_ldo_mdll_ctl2---M7_B_4_1_LdoMdllEnCalIdleLeg
