module mux_4 (
    input s[2], // selector signals
    input a,
    input b,
    input c,
    input d,
    output out
  ) {
  sig x;
  sig y;

  always {
    case (s[0]) {
      b0:
        x = a;
        y = c;
      b1:
        x = b;
        y = d;
      default:
        x = a;
        y = c;
    }
    
    case (s[1]) {
      b0:
        out = x;
      b1:
        out = y;
      default:
        out = x;
    }
  }
}