<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: D-Cache Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.4.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__NMSIS__Core__DCache.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">D-Cache Functions<div class="ingroups"><a class="el" href="group__NMSIS__Core__Cache.html">Cache Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that configure Data Cache.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8433f280786b22c34c284fcefedd3873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga8433f280786b22c34c284fcefedd3873">DCachePresent</a> (void)</td></tr>
<tr class="memdesc:ga8433f280786b22c34c284fcefedd3873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check DCache Unit Present or Not.  <a href="group__NMSIS__Core__DCache.html#ga8433f280786b22c34c284fcefedd3873">More...</a><br /></td></tr>
<tr class="separator:ga8433f280786b22c34c284fcefedd3873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90783ed69b3589cde6fe7dbabeb17c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaf90783ed69b3589cde6fe7dbabeb17c0">EnableDCache</a> (void)</td></tr>
<tr class="memdesc:gaf90783ed69b3589cde6fe7dbabeb17c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DCache.  <a href="group__NMSIS__Core__DCache.html#gaf90783ed69b3589cde6fe7dbabeb17c0">More...</a><br /></td></tr>
<tr class="separator:gaf90783ed69b3589cde6fe7dbabeb17c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab30be00d8a0583adac5d786149db433f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab30be00d8a0583adac5d786149db433f">DisableDCache</a> (void)</td></tr>
<tr class="memdesc:gab30be00d8a0583adac5d786149db433f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DCache.  <a href="group__NMSIS__Core__DCache.html#gab30be00d8a0583adac5d786149db433f">More...</a><br /></td></tr>
<tr class="separator:gab30be00d8a0583adac5d786149db433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8024b909deb0ec47aec2724982a5a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga6b8024b909deb0ec47aec2724982a5a8">EnableDCacheECC</a> (void)</td></tr>
<tr class="memdesc:ga6b8024b909deb0ec47aec2724982a5a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DCache ECC.  <a href="group__NMSIS__Core__DCache.html#ga6b8024b909deb0ec47aec2724982a5a8">More...</a><br /></td></tr>
<tr class="separator:ga6b8024b909deb0ec47aec2724982a5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9c9aa35bd8d89d9bb3edf4818cbe27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gabf9c9aa35bd8d89d9bb3edf4818cbe27">DisableDCacheECC</a> (void)</td></tr>
<tr class="memdesc:gabf9c9aa35bd8d89d9bb3edf4818cbe27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DCache ECC.  <a href="group__NMSIS__Core__DCache.html#gabf9c9aa35bd8d89d9bb3edf4818cbe27">More...</a><br /></td></tr>
<tr class="separator:gabf9c9aa35bd8d89d9bb3edf4818cbe27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2be57be2e95f62a5381ba1f87977b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gacc2be57be2e95f62a5381ba1f87977b3">GetDCacheInfo</a> (<a class="el" href="structCacheInfo__Type.html">CacheInfo_Type</a> *info)</td></tr>
<tr class="memdesc:gacc2be57be2e95f62a5381ba1f87977b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get D-Cache Information.  <a href="group__NMSIS__Core__DCache.html#gacc2be57be2e95f62a5381ba1f87977b3">More...</a><br /></td></tr>
<tr class="separator:gacc2be57be2e95f62a5381ba1f87977b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05ba668569d965974d7e4dd7979fdb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab05ba668569d965974d7e4dd7979fdb2">MInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gab05ba668569d965974d7e4dd7979fdb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one D-Cache line specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#gab05ba668569d965974d7e4dd7979fdb2">More...</a><br /></td></tr>
<tr class="separator:gab05ba668569d965974d7e4dd7979fdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342c670814a4aaced4e1d4aa6fe1d467"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga342c670814a4aaced4e1d4aa6fe1d467">MInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga342c670814a4aaced4e1d4aa6fe1d467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several D-Cache lines specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#ga342c670814a4aaced4e1d4aa6fe1d467">More...</a><br /></td></tr>
<tr class="separator:ga342c670814a4aaced4e1d4aa6fe1d467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fcf63354c7b35c45ec97a99455266a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga0fcf63354c7b35c45ec97a99455266a6">SInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga0fcf63354c7b35c45ec97a99455266a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one D-Cache line specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#ga0fcf63354c7b35c45ec97a99455266a6">More...</a><br /></td></tr>
<tr class="separator:ga0fcf63354c7b35c45ec97a99455266a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccfe988e87de3ba1a0db134a2d5647b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gabccfe988e87de3ba1a0db134a2d5647b">SInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gabccfe988e87de3ba1a0db134a2d5647b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several D-Cache lines specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#gabccfe988e87de3ba1a0db134a2d5647b">More...</a><br /></td></tr>
<tr class="separator:gabccfe988e87de3ba1a0db134a2d5647b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea171eac132f42366234f65cd3023480"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaea171eac132f42366234f65cd3023480">UInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gaea171eac132f42366234f65cd3023480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one D-Cache line specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#gaea171eac132f42366234f65cd3023480">More...</a><br /></td></tr>
<tr class="separator:gaea171eac132f42366234f65cd3023480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac616f2d955d1e1db8699f70304057199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gac616f2d955d1e1db8699f70304057199">UInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gac616f2d955d1e1db8699f70304057199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several D-Cache lines specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#gac616f2d955d1e1db8699f70304057199">More...</a><br /></td></tr>
<tr class="separator:gac616f2d955d1e1db8699f70304057199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e607ebf23f9df13ac604418ea9332f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga6e607ebf23f9df13ac604418ea9332f4">MFlushDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga6e607ebf23f9df13ac604418ea9332f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush one D-Cache line specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#ga6e607ebf23f9df13ac604418ea9332f4">More...</a><br /></td></tr>
<tr class="separator:ga6e607ebf23f9df13ac604418ea9332f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d1ed59634ce2ac7618738002d446ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga98d1ed59634ce2ac7618738002d446ec">MFlushDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga98d1ed59634ce2ac7618738002d446ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush several D-Cache lines specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#ga98d1ed59634ce2ac7618738002d446ec">More...</a><br /></td></tr>
<tr class="separator:ga98d1ed59634ce2ac7618738002d446ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d6a194b8a8248c005fed0f2e3ddba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga6a5d6a194b8a8248c005fed0f2e3ddba">SFlushDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga6a5d6a194b8a8248c005fed0f2e3ddba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush one D-Cache line specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#ga6a5d6a194b8a8248c005fed0f2e3ddba">More...</a><br /></td></tr>
<tr class="separator:ga6a5d6a194b8a8248c005fed0f2e3ddba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa490832ced9c60c8cc6afb1e274bb739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaa490832ced9c60c8cc6afb1e274bb739">SFlushDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gaa490832ced9c60c8cc6afb1e274bb739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush several D-Cache lines specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#gaa490832ced9c60c8cc6afb1e274bb739">More...</a><br /></td></tr>
<tr class="separator:gaa490832ced9c60c8cc6afb1e274bb739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82f762a057b37fbafe323471d229c85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab82f762a057b37fbafe323471d229c85">UFlushDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gab82f762a057b37fbafe323471d229c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush one D-Cache line specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#gab82f762a057b37fbafe323471d229c85">More...</a><br /></td></tr>
<tr class="separator:gab82f762a057b37fbafe323471d229c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5233b35e7e33e42e5e45fe1dbdac8c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gac5233b35e7e33e42e5e45fe1dbdac8c8">UFlushDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gac5233b35e7e33e42e5e45fe1dbdac8c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush several D-Cache lines specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#gac5233b35e7e33e42e5e45fe1dbdac8c8">More...</a><br /></td></tr>
<tr class="separator:gac5233b35e7e33e42e5e45fe1dbdac8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b9184fe3f7e4d846cf472c32307aff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad2b9184fe3f7e4d846cf472c32307aff">MFlushInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gad2b9184fe3f7e4d846cf472c32307aff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate one D-Cache line specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#gad2b9184fe3f7e4d846cf472c32307aff">More...</a><br /></td></tr>
<tr class="separator:gad2b9184fe3f7e4d846cf472c32307aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526942458f908c5b61c2d80f7cd45959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga526942458f908c5b61c2d80f7cd45959">MFlushInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga526942458f908c5b61c2d80f7cd45959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate several D-Cache lines specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#ga526942458f908c5b61c2d80f7cd45959">More...</a><br /></td></tr>
<tr class="separator:ga526942458f908c5b61c2d80f7cd45959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d3fab91ac85ab5c5ebe5fb3f31e9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaad6d3fab91ac85ab5c5ebe5fb3f31e9b">SFlushInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gaad6d3fab91ac85ab5c5ebe5fb3f31e9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate one D-Cache line specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#gaad6d3fab91ac85ab5c5ebe5fb3f31e9b">More...</a><br /></td></tr>
<tr class="separator:gaad6d3fab91ac85ab5c5ebe5fb3f31e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acb999cfbe40be946c53ec654cdf675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga6acb999cfbe40be946c53ec654cdf675">SFlushInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga6acb999cfbe40be946c53ec654cdf675"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate several D-Cache lines specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#ga6acb999cfbe40be946c53ec654cdf675">More...</a><br /></td></tr>
<tr class="separator:ga6acb999cfbe40be946c53ec654cdf675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531c9b3fe73c04f4ed471ac5e09e16c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga531c9b3fe73c04f4ed471ac5e09e16c6">UFlushInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga531c9b3fe73c04f4ed471ac5e09e16c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate one D-Cache line specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#ga531c9b3fe73c04f4ed471ac5e09e16c6">More...</a><br /></td></tr>
<tr class="separator:ga531c9b3fe73c04f4ed471ac5e09e16c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f2cea8854f1d1d8d377ce458e07765"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga54f2cea8854f1d1d8d377ce458e07765">UFlushInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga54f2cea8854f1d1d8d377ce458e07765"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate several D-Cache lines specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#ga54f2cea8854f1d1d8d377ce458e07765">More...</a><br /></td></tr>
<tr class="separator:ga54f2cea8854f1d1d8d377ce458e07765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2dc4b38fa3332a6c1815aebe3576e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga5d2dc4b38fa3332a6c1815aebe3576e7">MLockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga5d2dc4b38fa3332a6c1815aebe3576e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one D-Cache line specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#ga5d2dc4b38fa3332a6c1815aebe3576e7">More...</a><br /></td></tr>
<tr class="separator:ga5d2dc4b38fa3332a6c1815aebe3576e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ace26b8090ce18c8a7bea96ecdee0fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga5ace26b8090ce18c8a7bea96ecdee0fd">MLockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga5ace26b8090ce18c8a7bea96ecdee0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several D-Cache lines specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#ga5ace26b8090ce18c8a7bea96ecdee0fd">More...</a><br /></td></tr>
<tr class="separator:ga5ace26b8090ce18c8a7bea96ecdee0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04a1564bd90165809036011a2039762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad04a1564bd90165809036011a2039762">SLockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gad04a1564bd90165809036011a2039762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one D-Cache line specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#gad04a1564bd90165809036011a2039762">More...</a><br /></td></tr>
<tr class="separator:gad04a1564bd90165809036011a2039762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de7ab5e569e56c582a4e7eb0aca2a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga2de7ab5e569e56c582a4e7eb0aca2a3b">SLockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga2de7ab5e569e56c582a4e7eb0aca2a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several D-Cache lines specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#ga2de7ab5e569e56c582a4e7eb0aca2a3b">More...</a><br /></td></tr>
<tr class="separator:ga2de7ab5e569e56c582a4e7eb0aca2a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20886a44092fc702c46eb569039c724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad20886a44092fc702c46eb569039c724">ULockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gad20886a44092fc702c46eb569039c724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one D-Cache line specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#gad20886a44092fc702c46eb569039c724">More...</a><br /></td></tr>
<tr class="separator:gad20886a44092fc702c46eb569039c724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837ef5573c62e529c829d2b5889d11dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga837ef5573c62e529c829d2b5889d11dd">ULockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga837ef5573c62e529c829d2b5889d11dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several D-Cache lines specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#ga837ef5573c62e529c829d2b5889d11dd">More...</a><br /></td></tr>
<tr class="separator:ga837ef5573c62e529c829d2b5889d11dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf20dd50e0bf64907c4b57217471062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaecf20dd50e0bf64907c4b57217471062">MUnlockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gaecf20dd50e0bf64907c4b57217471062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one D-Cache line specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#gaecf20dd50e0bf64907c4b57217471062">More...</a><br /></td></tr>
<tr class="separator:gaecf20dd50e0bf64907c4b57217471062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf20392aecb5c68913c6329e5d8e5f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga5cf20392aecb5c68913c6329e5d8e5f8">MUnlockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga5cf20392aecb5c68913c6329e5d8e5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several D-Cache lines specified by address in M-Mode.  <a href="group__NMSIS__Core__DCache.html#ga5cf20392aecb5c68913c6329e5d8e5f8">More...</a><br /></td></tr>
<tr class="separator:ga5cf20392aecb5c68913c6329e5d8e5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7617b03b29b8002363779cf9801b25b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab7617b03b29b8002363779cf9801b25b">SUnlockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gab7617b03b29b8002363779cf9801b25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one D-Cache line specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#gab7617b03b29b8002363779cf9801b25b">More...</a><br /></td></tr>
<tr class="separator:gab7617b03b29b8002363779cf9801b25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95aa0a6868dfe1dd920c59de2a1b8d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab95aa0a6868dfe1dd920c59de2a1b8d0">SUnlockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gab95aa0a6868dfe1dd920c59de2a1b8d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several D-Cache lines specified by address in S-Mode.  <a href="group__NMSIS__Core__DCache.html#gab95aa0a6868dfe1dd920c59de2a1b8d0">More...</a><br /></td></tr>
<tr class="separator:gab95aa0a6868dfe1dd920c59de2a1b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44d70b1250ef92db399f46119d783a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gae44d70b1250ef92db399f46119d783a4">UUnlockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gae44d70b1250ef92db399f46119d783a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one D-Cache line specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#gae44d70b1250ef92db399f46119d783a4">More...</a><br /></td></tr>
<tr class="separator:gae44d70b1250ef92db399f46119d783a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1599397bb47af9542b9478a650f38f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga3c1599397bb47af9542b9478a650f38f">UUnlockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga3c1599397bb47af9542b9478a650f38f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several D-Cache lines specified by address in U-Mode.  <a href="group__NMSIS__Core__DCache.html#ga3c1599397bb47af9542b9478a650f38f">More...</a><br /></td></tr>
<tr class="separator:ga3c1599397bb47af9542b9478a650f38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b649b63f1853da9d45000de84d9abc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad9b649b63f1853da9d45000de84d9abc">MInvalDCache</a> (void)</td></tr>
<tr class="memdesc:gad9b649b63f1853da9d45000de84d9abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all D-Cache lines in M-Mode.  <a href="group__NMSIS__Core__DCache.html#gad9b649b63f1853da9d45000de84d9abc">More...</a><br /></td></tr>
<tr class="separator:gad9b649b63f1853da9d45000de84d9abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116d85ad3fcc4e9e80997f704e5d043a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga116d85ad3fcc4e9e80997f704e5d043a">SInvalDCache</a> (void)</td></tr>
<tr class="memdesc:ga116d85ad3fcc4e9e80997f704e5d043a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all D-Cache lines in S-Mode.  <a href="group__NMSIS__Core__DCache.html#ga116d85ad3fcc4e9e80997f704e5d043a">More...</a><br /></td></tr>
<tr class="separator:ga116d85ad3fcc4e9e80997f704e5d043a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e62828c92a3f299da5468bdd09ab16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad9e62828c92a3f299da5468bdd09ab16">UInvalDCache</a> (void)</td></tr>
<tr class="memdesc:gad9e62828c92a3f299da5468bdd09ab16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all D-Cache lines in U-Mode.  <a href="group__NMSIS__Core__DCache.html#gad9e62828c92a3f299da5468bdd09ab16">More...</a><br /></td></tr>
<tr class="separator:gad9e62828c92a3f299da5468bdd09ab16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8bcbc1416706a049aff497323118de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaba8bcbc1416706a049aff497323118de">MFlushDCache</a> (void)</td></tr>
<tr class="memdesc:gaba8bcbc1416706a049aff497323118de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush all D-Cache lines in M-Mode.  <a href="group__NMSIS__Core__DCache.html#gaba8bcbc1416706a049aff497323118de">More...</a><br /></td></tr>
<tr class="separator:gaba8bcbc1416706a049aff497323118de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844d78b425b05a5f461562d7be9df715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga844d78b425b05a5f461562d7be9df715">SFlushDCache</a> (void)</td></tr>
<tr class="memdesc:ga844d78b425b05a5f461562d7be9df715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush all D-Cache lines in S-Mode.  <a href="group__NMSIS__Core__DCache.html#ga844d78b425b05a5f461562d7be9df715">More...</a><br /></td></tr>
<tr class="separator:ga844d78b425b05a5f461562d7be9df715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e90fc37ce51b5e6bbf5b75d4c604d94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga0e90fc37ce51b5e6bbf5b75d4c604d94">UFlushDCache</a> (void)</td></tr>
<tr class="memdesc:ga0e90fc37ce51b5e6bbf5b75d4c604d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush all D-Cache lines in U-Mode.  <a href="group__NMSIS__Core__DCache.html#ga0e90fc37ce51b5e6bbf5b75d4c604d94">More...</a><br /></td></tr>
<tr class="separator:ga0e90fc37ce51b5e6bbf5b75d4c604d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1b0a2c6dab2434dfbf163f798e75c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaac1b0a2c6dab2434dfbf163f798e75c0">MFlushInvalDCache</a> (void)</td></tr>
<tr class="memdesc:gaac1b0a2c6dab2434dfbf163f798e75c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate all D-Cache lines in M-Mode.  <a href="group__NMSIS__Core__DCache.html#gaac1b0a2c6dab2434dfbf163f798e75c0">More...</a><br /></td></tr>
<tr class="separator:gaac1b0a2c6dab2434dfbf163f798e75c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1ac4091f16fb18eca22ba850ad5ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga5f1ac4091f16fb18eca22ba850ad5ce9">SFlushInvalDCache</a> (void)</td></tr>
<tr class="memdesc:ga5f1ac4091f16fb18eca22ba850ad5ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate all D-Cache lines in S-Mode.  <a href="group__NMSIS__Core__DCache.html#ga5f1ac4091f16fb18eca22ba850ad5ce9">More...</a><br /></td></tr>
<tr class="separator:ga5f1ac4091f16fb18eca22ba850ad5ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0787776bb202ff85236210d47c3f3893"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga0787776bb202ff85236210d47c3f3893">UFlushInvalDCache</a> (void)</td></tr>
<tr class="memdesc:ga0787776bb202ff85236210d47c3f3893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate all D-Cache lines in U-Mode.  <a href="group__NMSIS__Core__DCache.html#ga0787776bb202ff85236210d47c3f3893">More...</a><br /></td></tr>
<tr class="separator:ga0787776bb202ff85236210d47c3f3893"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that configure Data Cache. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga8433f280786b22c34c284fcefedd3873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8433f280786b22c34c284fcefedd3873">&#9670;&nbsp;</a></span>DCachePresent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t DCachePresent </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check DCache Unit Present or Not. </p>
<p>This function check dcache unit present or not via mcfg_info csr </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function might not work for some old nuclei processors</li>
<li>Please make sure the version of your nuclei processor contain DCACHE bit in mcfg_info </li>
</ul>
</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>1 if present otherwise 0 </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00742">742</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7fd083b254f2438fe5cbf9d667468324">CSR_MCFG_INFO</a>) &amp; <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga95afd8455685713863d0be88485f5b40">MCFG_INFO_DCACHE</a>) {</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    }</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga95afd8455685713863d0be88485f5b40"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga95afd8455685713863d0be88485f5b40">MCFG_INFO_DCACHE</a></div><div class="ttdeci">#define MCFG_INFO_DCACHE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00302">riscv_encoding.h:302</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00642">core_feature_base.h:642</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga7fd083b254f2438fe5cbf9d667468324"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7fd083b254f2438fe5cbf9d667468324">CSR_MCFG_INFO</a></div><div class="ttdeci">#define CSR_MCFG_INFO</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01058">riscv_encoding.h:1058</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l01058">CSR_MCFG_INFO</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00302">MCFG_INFO_DCACHE</a>.</p>

<p class="reference">Referenced by <a class="el" href="system__Device_8c_source.html#l01324">_premain_init()</a>.</p>

</div>
</div>
<a id="gab30be00d8a0583adac5d786149db433f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab30be00d8a0583adac5d786149db433f">&#9670;&nbsp;</a></span>DisableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void DisableDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable DCache. </p>
<p>This function Disable D-Cache </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>This <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a> register control D Cache enable. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__DCache.html#gaf90783ed69b3589cde6fe7dbabeb17c0">EnableDCache</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00775">775</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;{</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae82cbfc628bf4087720024122a9c9115">MCACHE_CTL_DC_EN</a>);</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_gae82cbfc628bf4087720024122a9c9115"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gae82cbfc628bf4087720024122a9c9115">MCACHE_CTL_DC_EN</a></div><div class="ttdeci">#define MCACHE_CTL_DC_EN</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00280">riscv_encoding.h:280</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00734">core_feature_base.h:734</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga6e79ed96b3346ea75923126b7c4d9d67"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a></div><div class="ttdeci">#define CSR_MCACHE_CTL</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00980">riscv_encoding.h:980</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00734">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00980">CSR_MCACHE_CTL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00280">MCACHE_CTL_DC_EN</a>.</p>

</div>
</div>
<a id="gabf9c9aa35bd8d89d9bb3edf4818cbe27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf9c9aa35bd8d89d9bb3edf4818cbe27">&#9670;&nbsp;</a></span>DisableDCacheECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void DisableDCacheECC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable DCache ECC. </p>
<p>This function disable D-Cache ECC </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>This <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a> register control D Cache ECC enable. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__DCache.html#ga6b8024b909deb0ec47aec2724982a5a8">EnableDCacheECC</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00805">805</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;{</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga24f8fec1fe980ff09a748634ded5f3ec">MCACHE_CTL_DC_ECC_EN</a>);</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga24f8fec1fe980ff09a748634ded5f3ec"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga24f8fec1fe980ff09a748634ded5f3ec">MCACHE_CTL_DC_ECC_EN</a></div><div class="ttdeci">#define MCACHE_CTL_DC_ECC_EN</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00281">riscv_encoding.h:281</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00734">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00980">CSR_MCACHE_CTL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00281">MCACHE_CTL_DC_ECC_EN</a>.</p>

</div>
</div>
<a id="gaf90783ed69b3589cde6fe7dbabeb17c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf90783ed69b3589cde6fe7dbabeb17c0">&#9670;&nbsp;</a></span>EnableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void EnableDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DCache. </p>
<p>This function enable D-Cache </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>This <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a> register control D Cache enable. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__DCache.html#gab30be00d8a0583adac5d786149db433f">DisableDCache</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00760">760</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;{</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae82cbfc628bf4087720024122a9c9115">MCACHE_CTL_DC_EN</a>);</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00697">core_feature_base.h:697</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00697">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00980">CSR_MCACHE_CTL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00280">MCACHE_CTL_DC_EN</a>.</p>

<p class="reference">Referenced by <a class="el" href="system__Device_8c_source.html#l01324">_premain_init()</a>.</p>

</div>
</div>
<a id="ga6b8024b909deb0ec47aec2724982a5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b8024b909deb0ec47aec2724982a5a8">&#9670;&nbsp;</a></span>EnableDCacheECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void EnableDCacheECC </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DCache ECC. </p>
<p>This function enable D-Cache ECC </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>This <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a> register control D Cache ECC enable. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__DCache.html#gabf9c9aa35bd8d89d9bb3edf4818cbe27">DisableDCacheECC</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00790">790</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;{</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga24f8fec1fe980ff09a748634ded5f3ec">MCACHE_CTL_DC_ECC_EN</a>);</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00697">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00980">CSR_MCACHE_CTL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00281">MCACHE_CTL_DC_ECC_EN</a>.</p>

</div>
</div>
<a id="gacc2be57be2e95f62a5381ba1f87977b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc2be57be2e95f62a5381ba1f87977b3">&#9670;&nbsp;</a></span>GetDCacheInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t GetDCacheInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structCacheInfo__Type.html">CacheInfo_Type</a> *&#160;</td>
          <td class="paramname"><em>info</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get D-Cache Information. </p>
<p>This function get D-Cache Information </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>You can use this function in combination with cache lines operations </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__ICache.html#ga69a3a0ce8c5e4494161991074387162e">GetICacheInfo</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00821">821</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;{</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordflow">if</span> (info == NULL) {</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    }</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="unionCSR__MDCFGINFO__Type.html">CSR_MDCFGINFO_Type</a> csr_ccfg;</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#a458a2abb27aa334c0fda73efc7972aad">d</a> = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gacb31b31285f7ea1d527a19f4388b01bd">CSR_MDCFG_INFO</a>);</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">setperway</a> = (1 &lt;&lt; csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#aa4a0f61c638dd81abdeca242b79dce72">b</a>.<a class="code" href="unionCSR__MDCFGINFO__Type.html#a023b173b517068119914ee656fc7a95b">set</a>) &lt;&lt; 3;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">ways</a> = (1 + csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#aa4a0f61c638dd81abdeca242b79dce72">b</a>.<a class="code" href="unionCSR__MDCFGINFO__Type.html#af9523adb1cddd68b9ebcf3684c676373">way</a>);</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">if</span> (csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#aa4a0f61c638dd81abdeca242b79dce72">b</a>.<a class="code" href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">lsize</a> == 0) {</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a> = 0;</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a> = (1 &lt;&lt; (csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#aa4a0f61c638dd81abdeca242b79dce72">b</a>.<a class="code" href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">lsize</a> - 1)) &lt;&lt; 3;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    }</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#aead3d43e2bd952914a9b81aacb86b94e">size</a> = info-&gt;<a class="code" href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">setperway</a> * info-&gt;<a class="code" href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">ways</a> * info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a>;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gacb31b31285f7ea1d527a19f4388b01bd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gacb31b31285f7ea1d527a19f4388b01bd">CSR_MDCFG_INFO</a></div><div class="ttdeci">#define CSR_MDCFG_INFO</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01057">riscv_encoding.h:1057</a></div></div>
<div class="ttc" id="astructCacheInfo__Type_html_a4921aea5a2a5e4527c06cd00e63e4ed5"><div class="ttname"><a href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">CacheInfo_Type::setperway</a></div><div class="ttdeci">uint32_t setperway</div><div class="ttdoc">Cache set per way.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00102">core_feature_cache.h:102</a></div></div>
<div class="ttc" id="astructCacheInfo__Type_html_a963618b4e0fa8b89df750f8170a2a8ed"><div class="ttname"><a href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">CacheInfo_Type::ways</a></div><div class="ttdeci">uint32_t ways</div><div class="ttdoc">Cache ways.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00101">core_feature_cache.h:101</a></div></div>
<div class="ttc" id="astructCacheInfo__Type_html_aca857f59d80919532a355a0508a0e236"><div class="ttname"><a href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">CacheInfo_Type::linesize</a></div><div class="ttdeci">uint32_t linesize</div><div class="ttdoc">Cache Line size in bytes.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00100">core_feature_cache.h:100</a></div></div>
<div class="ttc" id="astructCacheInfo__Type_html_aead3d43e2bd952914a9b81aacb86b94e"><div class="ttname"><a href="structCacheInfo__Type.html#aead3d43e2bd952914a9b81aacb86b94e">CacheInfo_Type::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdoc">Cache total size in bytes.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00103">core_feature_cache.h:103</a></div></div>
<div class="ttc" id="aunionCSR__MDCFGINFO__Type_html"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html">CSR_MDCFGINFO_Type</a></div><div class="ttdoc">Union type to access MDCFG_INFO CSR register.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00413">core_feature_base.h:413</a></div></div>
<div class="ttc" id="aunionCSR__MDCFGINFO__Type_html_a023b173b517068119914ee656fc7a95b"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a023b173b517068119914ee656fc7a95b">CSR_MDCFGINFO_Type::set</a></div><div class="ttdeci">rv_csr_t set</div><div class="ttdoc">bit: 0..3 D-Cache sets per way</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00415">core_feature_base.h:415</a></div></div>
<div class="ttc" id="aunionCSR__MDCFGINFO__Type_html_a458a2abb27aa334c0fda73efc7972aad"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a458a2abb27aa334c0fda73efc7972aad">CSR_MDCFGINFO_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00424">core_feature_base.h:424</a></div></div>
<div class="ttc" id="aunionCSR__MDCFGINFO__Type_html_aa4a0f61c638dd81abdeca242b79dce72"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#aa4a0f61c638dd81abdeca242b79dce72">CSR_MDCFGINFO_Type::b</a></div><div class="ttdeci">struct CSR_MDCFGINFO_Type::@15 b</div><div class="ttdoc">Structure used for bit access.</div></div>
<div class="ttc" id="aunionCSR__MDCFGINFO__Type_html_ab3ce74a5f243a63facff399be7643d89"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">CSR_MDCFGINFO_Type::lsize</a></div><div class="ttdeci">rv_csr_t lsize</div><div class="ttdoc">bit: 7..9 D-Cache line size</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00417">core_feature_base.h:417</a></div></div>
<div class="ttc" id="aunionCSR__MDCFGINFO__Type_html_af9523adb1cddd68b9ebcf3684c676373"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#af9523adb1cddd68b9ebcf3684c676373">CSR_MDCFGINFO_Type::way</a></div><div class="ttdeci">rv_csr_t way</div><div class="ttdoc">bit: 4..6 D-Cache way</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00416">core_feature_base.h:416</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="unionCSR__MDCFGINFO__Type.html#aa4a0f61c638dd81abdeca242b79dce72">CSR_MDCFGINFO_Type::b</a>, <a class="el" href="riscv__encoding_8h_source.html#l01057">CSR_MDCFG_INFO</a>, <a class="el" href="core__feature__base_8h_source.html#l00424">CSR_MDCFGINFO_Type::d</a>, <a class="el" href="core__feature__cache_8h_source.html#l00100">CacheInfo_Type::linesize</a>, <a class="el" href="core__feature__base_8h_source.html#l00417">CSR_MDCFGINFO_Type::lsize</a>, <a class="el" href="core__feature__base_8h_source.html#l00415">CSR_MDCFGINFO_Type::set</a>, <a class="el" href="core__feature__cache_8h_source.html#l00102">CacheInfo_Type::setperway</a>, <a class="el" href="core__feature__cache_8h_source.html#l00103">CacheInfo_Type::size</a>, <a class="el" href="core__feature__base_8h_source.html#l00416">CSR_MDCFGINFO_Type::way</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00101">CacheInfo_Type::ways</a>.</p>

</div>
</div>
<a id="gaba8bcbc1416706a049aff497323118de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba8bcbc1416706a049aff497323118de">&#9670;&nbsp;</a></span>MFlushDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush all D-Cache lines in M-Mode. </p>
<p>This function flush all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01543">1543</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;{</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a>);</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CPU__Intrinsic_html_ga683c246c3fdba09511675365a2fa8bd3"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a></div><div class="ttdeci">#define __RWMB()</div><div class="ttdoc">Read &amp; Write Memory barrier.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l02046">core_feature_base.h:2046</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00660">core_feature_base.h:660</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01077">riscv_encoding.h:1077</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_ga5fb9682e1f64a554b42c5fe7cf6f5aca"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a></div><div class="ttdeci">__STATIC_FORCEINLINE void FlushPipeCCM(void)</div><div class="ttdoc">Flush pipeline after CCM operation.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00153">core_feature_cache.h:153</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a></div><div class="ttdeci">@ CCM_DC_WB_ALL</div><div class="ttdoc">Flush all the valid and dirty D-Cache lines.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00088">core_feature_cache.h:88</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00088">CCM_DC_WB_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga6e607ebf23f9df13ac604418ea9332f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e607ebf23f9df13ac604418ea9332f4">&#9670;&nbsp;</a></span>MFlushDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush one D-Cache line specified by address in M-Mode. </p>
<p>This function flush one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00974">974</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;{</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01076">riscv_encoding.h:1076</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a></div><div class="ttdeci">@ CCM_DC_WB</div><div class="ttdoc">Flush the specific D-Cache line specified by CSR CCM_XBEGINADDR.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00083">core_feature_cache.h:83</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__eclic_8h_source.html#l00769">__ECLIC_SetVector()</a>.</p>

</div>
</div>
<a id="ga98d1ed59634ce2ac7618738002d446ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d1ed59634ce2ac7618738002d446ec">&#9670;&nbsp;</a></span>MFlushDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush several D-Cache lines specified by address in M-Mode. </p>
<p>This function flush several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00993">993</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;{</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        }</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    }</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gaac1b0a2c6dab2434dfbf163f798e75c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac1b0a2c6dab2434dfbf163f798e75c0">&#9670;&nbsp;</a></span>MFlushInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate all D-Cache lines in M-Mode. </p>
<p>This function flush and invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and locked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01591">1591</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;{</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a>);</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a></div><div class="ttdeci">@ CCM_DC_WBINVAL_ALL</div><div class="ttdoc">Unlock and flush and invalidate all the valid and dirty D-Cache lines.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00087">core_feature_cache.h:87</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_DC_WBINVAL_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gad2b9184fe3f7e4d846cf472c32307aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b9184fe3f7e4d846cf472c32307aff">&#9670;&nbsp;</a></span>MFlushInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate one D-Cache line specified by address in M-Mode. </p>
<p>This function flush and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01097">1097</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;{</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a></div><div class="ttdeci">@ CCM_DC_WBINVAL</div><div class="ttdoc">Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM_XBEGINADDR.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00084">core_feature_cache.h:84</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga526942458f908c5b61c2d80f7cd45959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga526942458f908c5b61c2d80f7cd45959">&#9670;&nbsp;</a></span>MFlushInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate several D-Cache lines specified by address in M-Mode. </p>
<p>This function flush and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01116">1116</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;{</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;        }</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    }</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gad9b649b63f1853da9d45000de84d9abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9b649b63f1853da9d45000de84d9abc">&#9670;&nbsp;</a></span>MInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all D-Cache lines in M-Mode. </p>
<p>This function invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01493">1493</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;{</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a>);</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a></div><div class="ttdeci">@ CCM_DC_INVAL_ALL</div><div class="ttdoc">Unlock and invalidate all the D-Cache lines.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00089">core_feature_cache.h:89</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00089">CCM_DC_INVAL_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gab05ba668569d965974d7e4dd7979fdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05ba668569d965974d7e4dd7979fdb2">&#9670;&nbsp;</a></span>MInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one D-Cache line specified by address in M-Mode. </p>
<p>This function unlock and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00849">849</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;{</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a></div><div class="ttdeci">@ CCM_DC_INVAL</div><div class="ttdoc">Unlock and invalidate D-Cache line specified by CSR CCM_XBEGINADDR.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00082">core_feature_cache.h:82</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga342c670814a4aaced4e1d4aa6fe1d467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga342c670814a4aaced4e1d4aa6fe1d467">&#9670;&nbsp;</a></span>MInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several D-Cache lines specified by address in M-Mode. </p>
<p>This function unlock and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00868">868</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        }</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    }</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga5d2dc4b38fa3332a6c1815aebe3576e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d2dc4b38fa3332a6c1815aebe3576e7">&#9670;&nbsp;</a></span>MLockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long MLockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one D-Cache line specified by address in M-Mode. </p>
<p>This function lock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01221">1221</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;{</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a>);</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga68f7537cd8e79434b1a191053d09d5f7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a></div><div class="ttdeci">#define CSR_CCM_MDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01078">riscv_encoding.h:1078</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a></div><div class="ttdeci">@ CCM_DC_LOCK</div><div class="ttdoc">Lock the specific D-Cache line specified by CSR CCM_XBEGINADDR.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00085">core_feature_cache.h:85</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, <a class="el" href="riscv__encoding_8h_source.html#l01078">CSR_CCM_MDATA</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga5ace26b8090ce18c8a7bea96ecdee0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ace26b8090ce18c8a7bea96ecdee0fd">&#9670;&nbsp;</a></span>MLockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long MLockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several D-Cache lines specified by address in M-Mode. </p>
<p>This function lock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01242">1242</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;{</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> fail_info = <a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a>;</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;            <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;            <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;            fail_info = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a>);</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a> != fail_info) {</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                <span class="keywordflow">return</span> fail_info;</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;            }</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;        }</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    }</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a>;</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a></div><div class="ttdeci">@ CCM_OP_SUCCESS</div><div class="ttdoc">Lock Succeed.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00071">core_feature_cache.h:71</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_DC_LOCK</a>, <a class="el" href="core__feature__cache_8h_source.html#l00071">CCM_OP_SUCCESS</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, <a class="el" href="riscv__encoding_8h_source.html#l01078">CSR_CCM_MDATA</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gaecf20dd50e0bf64907c4b57217471062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf20dd50e0bf64907c4b57217471062">&#9670;&nbsp;</a></span>MUnlockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MUnlockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one D-Cache line specified by address in M-Mode. </p>
<p>This function unlock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01370">1370</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;{</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a></div><div class="ttdeci">@ CCM_DC_UNLOCK</div><div class="ttdoc">Unlock the specific D-Cache line specified by CSR CCM_XBEGINADDR.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00086">core_feature_cache.h:86</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga5cf20392aecb5c68913c6329e5d8e5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf20392aecb5c68913c6329e5d8e5f8">&#9670;&nbsp;</a></span>MUnlockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MUnlockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several D-Cache lines specified by address in M-Mode. </p>
<p>This function unlock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01389">1389</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;{</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;        }</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    }</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01076">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01077">CSR_CCM_MCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga844d78b425b05a5f461562d7be9df715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844d78b425b05a5f461562d7be9df715">&#9670;&nbsp;</a></span>SFlushDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush all D-Cache lines in S-Mode. </p>
<p>This function flush all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01559">1559</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;{</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a>);</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01081">riscv_encoding.h:1081</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00088">CCM_DC_WB_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga6a5d6a194b8a8248c005fed0f2e3ddba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a5d6a194b8a8248c005fed0f2e3ddba">&#9670;&nbsp;</a></span>SFlushDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush one D-Cache line specified by address in S-Mode. </p>
<p>This function flush one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01015">1015</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;{</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01080">riscv_encoding.h:1080</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__eclic_8h_source.html#l01176">__ECLIC_SetVector_S()</a>.</p>

</div>
</div>
<a id="gaa490832ced9c60c8cc6afb1e274bb739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa490832ced9c60c8cc6afb1e274bb739">&#9670;&nbsp;</a></span>SFlushDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush several D-Cache lines specified by address in S-Mode. </p>
<p>This function flush several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01034">1034</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;{</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;        }</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    }</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga5f1ac4091f16fb18eca22ba850ad5ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1ac4091f16fb18eca22ba850ad5ce9">&#9670;&nbsp;</a></span>SFlushInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate all D-Cache lines in S-Mode. </p>
<p>This function flush and invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and locked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01607">1607</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;{</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a>);</div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_DC_WBINVAL_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gaad6d3fab91ac85ab5c5ebe5fb3f31e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6d3fab91ac85ab5c5ebe5fb3f31e9b">&#9670;&nbsp;</a></span>SFlushInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate one D-Cache line specified by address in S-Mode. </p>
<p>This function flush and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01138">1138</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;{</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga6acb999cfbe40be946c53ec654cdf675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6acb999cfbe40be946c53ec654cdf675">&#9670;&nbsp;</a></span>SFlushInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate several D-Cache lines specified by address in S-Mode. </p>
<p>This function flush and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01157">1157</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;{</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        }</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    }</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga116d85ad3fcc4e9e80997f704e5d043a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga116d85ad3fcc4e9e80997f704e5d043a">&#9670;&nbsp;</a></span>SInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all D-Cache lines in S-Mode. </p>
<p>This function invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01509">1509</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;{</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a>);</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00089">CCM_DC_INVAL_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga0fcf63354c7b35c45ec97a99455266a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fcf63354c7b35c45ec97a99455266a6">&#9670;&nbsp;</a></span>SInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one D-Cache line specified by address in S-Mode. </p>
<p>This function unlock and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00891">891</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;{</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gabccfe988e87de3ba1a0db134a2d5647b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccfe988e87de3ba1a0db134a2d5647b">&#9670;&nbsp;</a></span>SInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several D-Cache lines specified by address in S-Mode. </p>
<p>This function unlock and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00910">910</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;{</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        }</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    }</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gad04a1564bd90165809036011a2039762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad04a1564bd90165809036011a2039762">&#9670;&nbsp;</a></span>SLockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long SLockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one D-Cache line specified by address in S-Mode. </p>
<p>This function lock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01271">1271</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;{</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a>);</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga58c7d8ca64fe96544d85e57f4b6a3bca"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a></div><div class="ttdeci">#define CSR_CCM_SDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01082">riscv_encoding.h:1082</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, <a class="el" href="riscv__encoding_8h_source.html#l01082">CSR_CCM_SDATA</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga2de7ab5e569e56c582a4e7eb0aca2a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de7ab5e569e56c582a4e7eb0aca2a3b">&#9670;&nbsp;</a></span>SLockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long SLockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several D-Cache lines specified by address in S-Mode. </p>
<p>This function lock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01292">1292</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;{</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> fail_info = <a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a>;</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;            <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;            <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;            fail_info = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a>);</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a> != fail_info) {</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                <span class="keywordflow">return</span> fail_info;</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;            }</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;        }</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    }</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a>;</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_DC_LOCK</a>, <a class="el" href="core__feature__cache_8h_source.html#l00071">CCM_OP_SUCCESS</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, <a class="el" href="riscv__encoding_8h_source.html#l01082">CSR_CCM_SDATA</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gab7617b03b29b8002363779cf9801b25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7617b03b29b8002363779cf9801b25b">&#9670;&nbsp;</a></span>SUnlockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SUnlockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one D-Cache line specified by address in S-Mode. </p>
<p>This function unlock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01411">1411</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;{</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gab95aa0a6868dfe1dd920c59de2a1b8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95aa0a6868dfe1dd920c59de2a1b8d0">&#9670;&nbsp;</a></span>SUnlockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SUnlockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several D-Cache lines specified by address in S-Mode. </p>
<p>This function unlock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01430">1430</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;{</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        }</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    }</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01080">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01081">CSR_CCM_SCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga0e90fc37ce51b5e6bbf5b75d4c604d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e90fc37ce51b5e6bbf5b75d4c604d94">&#9670;&nbsp;</a></span>UFlushDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush all D-Cache lines in U-Mode. </p>
<p>This function flush all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01575">1575</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;{</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a>);</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01084">riscv_encoding.h:1084</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00088">CCM_DC_WB_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gab82f762a057b37fbafe323471d229c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab82f762a057b37fbafe323471d229c85">&#9670;&nbsp;</a></span>UFlushDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush one D-Cache line specified by address in U-Mode. </p>
<p>This function flush one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01056">1056</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;{</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01083">riscv_encoding.h:1083</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gac5233b35e7e33e42e5e45fe1dbdac8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5233b35e7e33e42e5e45fe1dbdac8c8">&#9670;&nbsp;</a></span>UFlushDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush several D-Cache lines specified by address in U-Mode. </p>
<p>This function flush several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01075">1075</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;{</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;        }</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    }</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga0787776bb202ff85236210d47c3f3893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0787776bb202ff85236210d47c3f3893">&#9670;&nbsp;</a></span>UFlushInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate all D-Cache lines in U-Mode. </p>
<p>This function flush and invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and locked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01623">1623</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;{</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a>);</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_DC_WBINVAL_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga531c9b3fe73c04f4ed471ac5e09e16c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga531c9b3fe73c04f4ed471ac5e09e16c6">&#9670;&nbsp;</a></span>UFlushInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate one D-Cache line specified by address in U-Mode. </p>
<p>This function flush and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01179">1179</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;{</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga54f2cea8854f1d1d8d377ce458e07765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54f2cea8854f1d1d8d377ce458e07765">&#9670;&nbsp;</a></span>UFlushInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate several D-Cache lines specified by address in U-Mode. </p>
<p>This function flush and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01198">1198</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;{</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;        }</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    }</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gad9e62828c92a3f299da5468bdd09ab16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9e62828c92a3f299da5468bdd09ab16">&#9670;&nbsp;</a></span>UInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all D-Cache lines in U-Mode. </p>
<p>This function invalidate all D-Cache lines. In U-Mode, this operation will be automatically translated to flush and invalidate operations by hardware. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01527">1527</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;{</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a>);</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00089">CCM_DC_INVAL_ALL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gaea171eac132f42366234f65cd3023480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea171eac132f42366234f65cd3023480">&#9670;&nbsp;</a></span>UInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one D-Cache line specified by address in U-Mode. </p>
<p>This function unlock and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00933">933</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;{</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gac616f2d955d1e1db8699f70304057199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac616f2d955d1e1db8699f70304057199">&#9670;&nbsp;</a></span>UInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several D-Cache lines specified by address in U-Mode. </p>
<p>This function unlock and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00952">952</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;{</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        }</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    }</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gad20886a44092fc702c46eb569039c724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad20886a44092fc702c46eb569039c724">&#9670;&nbsp;</a></span>ULockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long ULockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one D-Cache line specified by address in U-Mode. </p>
<p>This function lock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01321">1321</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;{</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a>);</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gad18936febc391b50b6ba078eb605758e"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a></div><div class="ttdeci">#define CSR_CCM_UDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01085">riscv_encoding.h:1085</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, <a class="el" href="riscv__encoding_8h_source.html#l01085">CSR_CCM_UDATA</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga837ef5573c62e529c829d2b5889d11dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837ef5573c62e529c829d2b5889d11dd">&#9670;&nbsp;</a></span>ULockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long ULockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several D-Cache lines specified by address in U-Mode. </p>
<p>This function lock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01342">1342</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;{</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> fail_info = <a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a>;</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;            <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;            <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;            fail_info = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a>);</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a> != fail_info) {</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                <span class="keywordflow">return</span> fail_info;</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;            }</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;        }</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    }</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__Cache.html#gga0a94b900668f476abc0587b061b7afcaa59b7659ff9fdd6d34f5bd24138b4363f">CCM_OP_SUCCESS</a>;</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_DC_LOCK</a>, <a class="el" href="core__feature__cache_8h_source.html#l00071">CCM_OP_SUCCESS</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, <a class="el" href="riscv__encoding_8h_source.html#l01085">CSR_CCM_UDATA</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="gae44d70b1250ef92db399f46119d783a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44d70b1250ef92db399f46119d783a4">&#9670;&nbsp;</a></span>UUnlockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UUnlockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one D-Cache line specified by address in U-Mode. </p>
<p>This function unlock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01452">1452</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;{</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
<a id="ga3c1599397bb47af9542b9478a650f38f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1599397bb47af9542b9478a650f38f">&#9670;&nbsp;</a></span>UUnlockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UUnlockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several D-Cache lines specified by address in U-Mode. </p>
<p>This function unlock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01471">1471</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;{</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;        }</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;        <a class="code" href="group__NMSIS__Core__Cache.html#ga5fb9682e1f64a554b42c5fe7cf6f5aca">FlushPipeCCM</a>();</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;        <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">__RWMB</a>();</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    }</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__base_8h_source.html#l02046">__RWMB</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01083">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l01084">CSR_CCM_UCOMMAND</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00153">FlushPipeCCM()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed May 14 2025 05:46:54 for NMSIS-Core by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
