
// Generated by Cadence Genus(TM) Synthesis Solution GENUS15.23 - 15.20-s040_1
// Generated on: Aug 10 2016 22:19:24

// Verification Directory fv/mac 

module fulladder_32(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladder_33(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladder_34(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladder_35(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  CKXOR2D1BWP g2(.A1 (C), .A2 (B), .Z (sum));
endmodule

module four_bit_adder_8(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z, UNCONNECTED_HIER_Z0, UNCONNECTED_HIER_Z1,
       UNCONNECTED_HIER_Z2, W0, W1, W2, n_6;
  fulladder_32 FA_0(.A (UNCONNECTED_HIER_Z), .B (B[0]), .C (C), .sum
       (sum[0]), .carry (W0));
  fulladder_33 FA_1(.A (UNCONNECTED_HIER_Z0), .B (B[1]), .C (W0), .sum
       (sum[1]), .carry (W1));
  fulladder_34 FA_2(.A (UNCONNECTED_HIER_Z1), .B (B[2]), .C (W1), .sum
       (sum[2]), .carry (W2));
  fulladder_35 FA_3(.A (UNCONNECTED_HIER_Z2), .B (B[3]), .C (W2), .sum
       (sum[3]), .carry (n_6));
endmodule

module eight_bit_adder_4(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z3, UNCONNECTED_HIER_Z4, UNCONNECTED_HIER_Z5,
       UNCONNECTED_HIER_Z6, W0;
  four_bit_adder_8 FBA_0(.A ({UNCONNECTED_HIER_Z6, UNCONNECTED_HIER_Z5,
       UNCONNECTED_HIER_Z4, UNCONNECTED_HIER_Z3}), .B (B[3:0]), .C (C),
       .sum (sum[3:0]), .carry (W0));
endmodule

module sixteen_bit_adder_2(A, B, C, sum, carry);
  input [15:0] A, B;
  input C;
  output [15:0] sum;
  output carry;
  wire [15:0] A, B;
  wire C;
  wire [15:0] sum;
  wire carry;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED_HIER_Z7, UNCONNECTED_HIER_Z8, UNCONNECTED_HIER_Z9,
       UNCONNECTED_HIER_Z10;
  wire UNCONNECTED_HIER_Z11, UNCONNECTED_HIER_Z12,
       UNCONNECTED_HIER_Z13, UNCONNECTED_HIER_Z14,
       UNCONNECTED_HIER_Z15, UNCONNECTED_HIER_Z16,
       UNCONNECTED_HIER_Z17, UNCONNECTED_HIER_Z18;
  wire n_2;
  eight_bit_adder_4 EBA_0(.A ({UNCONNECTED_HIER_Z14,
       UNCONNECTED_HIER_Z13, UNCONNECTED_HIER_Z12,
       UNCONNECTED_HIER_Z11, UNCONNECTED_HIER_Z10, UNCONNECTED_HIER_Z9,
       UNCONNECTED_HIER_Z8, UNCONNECTED_HIER_Z7}), .B
       ({UNCONNECTED_HIER_Z18, UNCONNECTED_HIER_Z17,
       UNCONNECTED_HIER_Z16, UNCONNECTED_HIER_Z15, B[3:0]}), .C (C),
       .sum ({UNCONNECTED1, UNCONNECTED0, UNCONNECTED, n_2, sum[3:0]}),
       .carry (UNCONNECTED2));
endmodule

module fulladder_16(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_17(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_18(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_19(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D1BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_adder_4(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladder_16 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]), .carry
       (W0));
  fulladder_17 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladder_18 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladder_19 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module fulladder_20(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_21(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_22(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_23(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_adder_5(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladder_20 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]), .carry
       (W0));
  fulladder_21 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladder_22 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladder_23 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module eight_bit_adder_2(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire W0;
  four_bit_adder_4 FBA_0(.A (A[3:0]), .B (B[3:0]), .C (C), .sum
       (sum[3:0]), .carry (W0));
  four_bit_adder_5 FBA_1(.A (A[7:4]), .B (B[7:4]), .C (W0), .sum
       (sum[7:4]), .carry (carry));
endmodule

module fulladder_24(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_25(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_26(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_27(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_adder_6(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladder_24 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]), .carry
       (W0));
  fulladder_25 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladder_26 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladder_27 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module fulladder_28(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_29(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_30(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_31(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_adder_7(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladder_28 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]), .carry
       (W0));
  fulladder_29 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladder_30 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladder_31 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module eight_bit_adder_3(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire W0;
  four_bit_adder_6 FBA_0(.A (A[3:0]), .B (B[3:0]), .C (C), .sum
       (sum[3:0]), .carry (W0));
  four_bit_adder_7 FBA_1(.A (A[7:4]), .B (B[7:4]), .C (W0), .sum
       (sum[7:4]), .carry (carry));
endmodule

module sixteen_bit_adder_1(A, B, C, sum, carry);
  input [15:0] A, B;
  input C;
  output [15:0] sum;
  output carry;
  wire [15:0] A, B;
  wire C;
  wire [15:0] sum;
  wire carry;
  wire W0;
  eight_bit_adder_2 EBA_0(.A (A[7:0]), .B (B[7:0]), .C (C), .sum
       (sum[7:0]), .carry (W0));
  eight_bit_adder_3 EBA_1(.A (A[15:8]), .B (B[15:8]), .C (W0), .sum
       (sum[15:8]), .carry (carry));
endmodule

module fulladder(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (A), .B (B), .CO (carry), .S (sum));
endmodule

module fulladder_1(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_2(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_3(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_adder(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z19, W0, W1, W2;
  fulladder FA_0(A[0], B[0], UNCONNECTED_HIER_Z19, sum[0], W0);
  fulladder_1 FA_1(A[1], B[1], W0, sum[1], W1);
  fulladder_2 FA_2(A[2], B[2], W1, sum[2], W2);
  fulladder_3 FA_3(A[3], B[3], W2, sum[3], carry);
endmodule

module fulladder_4(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_5(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_6(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_7(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_adder_1(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladder_4 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]), .carry
       (W0));
  fulladder_5 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]), .carry
       (W1));
  fulladder_6 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]), .carry
       (W2));
  fulladder_7 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]), .carry
       (carry));
endmodule

module eight_bit_adder(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z20, W0;
  four_bit_adder FBA_0(A[3:0], B[3:0], UNCONNECTED_HIER_Z20, sum[3:0],
       W0);
  four_bit_adder_1 FBA_1(A[7:4], B[7:4], W0, sum[7:4], carry);
endmodule

module fulladder_8(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_9(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_10(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_11(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_adder_2(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladder_8 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]), .carry
       (W0));
  fulladder_9 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]), .carry
       (W1));
  fulladder_10 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladder_11 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module fulladder_12(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_13(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_14(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladder_15(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_adder_3(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladder_12 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]), .carry
       (W0));
  fulladder_13 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladder_14 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladder_15 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module eight_bit_adder_1(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire W0;
  four_bit_adder_2 FBA_0(.A (A[3:0]), .B (B[3:0]), .C (C), .sum
       (sum[3:0]), .carry (W0));
  four_bit_adder_3 FBA_1(.A (A[7:4]), .B (B[7:4]), .C (W0), .sum
       (sum[7:4]), .carry (carry));
endmodule

module sixteen_bit_adder(A, B, C, sum, carry);
  input [15:0] A, B;
  input C;
  output [15:0] sum;
  output carry;
  wire [15:0] A, B;
  wire C;
  wire [15:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z21, W0;
  eight_bit_adder EBA_0(A[7:0], B[7:0], UNCONNECTED_HIER_Z21, sum[7:0],
       W0);
  eight_bit_adder_1 EBA_1(A[15:8], B[15:8], W0, sum[15:8], carry);
endmodule

module sixtyfour_bit_adder(A, B, C, sum, carry);
  input [63:0] A, B;
  input C;
  output [63:0] sum;
  output carry;
  wire [63:0] A, B;
  wire C;
  wire [63:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z22, UNCONNECTED_HIER_Z23,
       UNCONNECTED_HIER_Z24, UNCONNECTED_HIER_Z25,
       UNCONNECTED_HIER_Z26, UNCONNECTED_HIER_Z27,
       UNCONNECTED_HIER_Z28, UNCONNECTED_HIER_Z29;
  wire UNCONNECTED_HIER_Z30, UNCONNECTED_HIER_Z31,
       UNCONNECTED_HIER_Z32, UNCONNECTED_HIER_Z33,
       UNCONNECTED_HIER_Z34, UNCONNECTED_HIER_Z35,
       UNCONNECTED_HIER_Z36, UNCONNECTED_HIER_Z37;
  wire UNCONNECTED_HIER_Z38, UNCONNECTED_HIER_Z39,
       UNCONNECTED_HIER_Z40, UNCONNECTED_HIER_Z41,
       UNCONNECTED_HIER_Z42, UNCONNECTED_HIER_Z43,
       UNCONNECTED_HIER_Z44, UNCONNECTED_HIER_Z45;
  wire UNCONNECTED_HIER_Z46, UNCONNECTED_HIER_Z47,
       UNCONNECTED_HIER_Z48, UNCONNECTED_HIER_Z49,
       UNCONNECTED_HIER_Z50, W0, W1, W2;
  wire n_62, n_63, n_64, n_65, n_66, n_67, n_68, n_69;
  wire n_71, n_72, n_73, n_74;
  sixteen_bit_adder_2 EBA_0({UNCONNECTED_HIER_Z37,
       UNCONNECTED_HIER_Z36, UNCONNECTED_HIER_Z35,
       UNCONNECTED_HIER_Z34, UNCONNECTED_HIER_Z33,
       UNCONNECTED_HIER_Z32, UNCONNECTED_HIER_Z31,
       UNCONNECTED_HIER_Z30, UNCONNECTED_HIER_Z29,
       UNCONNECTED_HIER_Z28, UNCONNECTED_HIER_Z27,
       UNCONNECTED_HIER_Z26, UNCONNECTED_HIER_Z25,
       UNCONNECTED_HIER_Z24, UNCONNECTED_HIER_Z23,
       UNCONNECTED_HIER_Z22}, {UNCONNECTED_HIER_Z49,
       UNCONNECTED_HIER_Z48, UNCONNECTED_HIER_Z47,
       UNCONNECTED_HIER_Z46, UNCONNECTED_HIER_Z45,
       UNCONNECTED_HIER_Z44, UNCONNECTED_HIER_Z43,
       UNCONNECTED_HIER_Z42, UNCONNECTED_HIER_Z41,
       UNCONNECTED_HIER_Z40, UNCONNECTED_HIER_Z39,
       UNCONNECTED_HIER_Z38, B[35:32]}, W1, {n_62, n_63, n_64, n_65,
       n_66, n_67, n_68, n_69, n_71, n_72, n_73, n_74, sum[35:32]}, W2);
  sixteen_bit_adder_1 SBA_(A[31:16], B[31:16], W0, sum[31:16], W1);
  sixteen_bit_adder SBA_0(A[15:0], B[15:0], UNCONNECTED_HIER_Z50,
       sum[15:0], W0);
endmodule

module d_flipflop(d, clk, reset, q);
  input [35:0] d;
  input clk, reset;
  output [35:0] q;
  wire [35:0] d;
  wire clk, reset;
  wire [35:0] q;
  wire UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, n_0;
  CKND0BWP g3(.I (reset), .ZN (n_0));
  DFCNQD1BWP \q_reg[20] (.CDN (n_0), .CP (clk), .D (d[20]), .Q (q[20]));
  DFCNQD1BWP \q_reg[10] (.CDN (n_0), .CP (clk), .D (d[10]), .Q (q[10]));
  DFCNQD1BWP \q_reg[11] (.CDN (n_0), .CP (clk), .D (d[11]), .Q (q[11]));
  DFCNQD1BWP \q_reg[12] (.CDN (n_0), .CP (clk), .D (d[12]), .Q (q[12]));
  DFCNQD1BWP \q_reg[13] (.CDN (n_0), .CP (clk), .D (d[13]), .Q (q[13]));
  DFCNQD1BWP \q_reg[5] (.CDN (n_0), .CP (clk), .D (d[5]), .Q (q[5]));
  DFCNQD1BWP \q_reg[14] (.CDN (n_0), .CP (clk), .D (d[14]), .Q (q[14]));
  DFCNQD1BWP \q_reg[15] (.CDN (n_0), .CP (clk), .D (d[15]), .Q (q[15]));
  DFCNQD1BWP \q_reg[16] (.CDN (n_0), .CP (clk), .D (d[16]), .Q (q[16]));
  DFCNQD1BWP \q_reg[30] (.CDN (n_0), .CP (clk), .D (d[30]), .Q (q[30]));
  DFCNQD1BWP \q_reg[17] (.CDN (n_0), .CP (clk), .D (d[17]), .Q (q[17]));
  DFCNQD1BWP \q_reg[18] (.CDN (n_0), .CP (clk), .D (d[18]), .Q (q[18]));
  DFCNQD1BWP \q_reg[19] (.CDN (n_0), .CP (clk), .D (d[19]), .Q (q[19]));
  DFCNQD1BWP \q_reg[27] (.CDN (n_0), .CP (clk), .D (d[27]), .Q (q[27]));
  DFCND1BWP \q_reg[1] (.CDN (n_0), .CP (clk), .D (d[1]), .Q (q[1]), .QN
       (UNCONNECTED3));
  DFCND1BWP \q_reg[0] (.CDN (n_0), .CP (clk), .D (d[0]), .Q (q[0]), .QN
       (UNCONNECTED4));
  DFCNQD1BWP \q_reg[9] (.CDN (n_0), .CP (clk), .D (d[9]), .Q (q[9]));
  DFCNQD1BWP \q_reg[22] (.CDN (n_0), .CP (clk), .D (d[22]), .Q (q[22]));
  DFCNQD1BWP \q_reg[23] (.CDN (n_0), .CP (clk), .D (d[23]), .Q (q[23]));
  DFCNQD1BWP \q_reg[24] (.CDN (n_0), .CP (clk), .D (d[24]), .Q (q[24]));
  DFCNQD1BWP \q_reg[25] (.CDN (n_0), .CP (clk), .D (d[25]), .Q (q[25]));
  DFCNQD1BWP \q_reg[26] (.CDN (n_0), .CP (clk), .D (d[26]), .Q (q[26]));
  DFCNQD1BWP \q_reg[28] (.CDN (n_0), .CP (clk), .D (d[28]), .Q (q[28]));
  DFCNQD1BWP \q_reg[29] (.CDN (n_0), .CP (clk), .D (d[29]), .Q (q[29]));
  DFCND1BWP \q_reg[2] (.CDN (n_0), .CP (clk), .D (d[2]), .Q (q[2]), .QN
       (UNCONNECTED5));
  DFCNQD1BWP \q_reg[31] (.CDN (n_0), .CP (clk), .D (d[31]), .Q (q[31]));
  DFCNQD1BWP \q_reg[3] (.CDN (n_0), .CP (clk), .D (d[3]), .Q (q[3]));
  DFCNQD1BWP \q_reg[4] (.CDN (n_0), .CP (clk), .D (d[4]), .Q (q[4]));
  DFCNQD1BWP \q_reg[6] (.CDN (n_0), .CP (clk), .D (d[6]), .Q (q[6]));
  DFCNQD1BWP \q_reg[7] (.CDN (n_0), .CP (clk), .D (d[7]), .Q (q[7]));
  DFCNQD1BWP \q_reg[8] (.CDN (n_0), .CP (clk), .D (d[8]), .Q (q[8]));
  DFCNQD1BWP \q_reg[21] (.CDN (n_0), .CP (clk), .D (d[21]), .Q (q[21]));
endmodule

module d_flipflop_1(d, clk, reset, q);
  input [35:0] d;
  input clk, reset;
  output [35:0] q;
  wire [35:0] d;
  wire clk, reset;
  wire [35:0] q;
  wire n_0;
  DFCNQD1BWP \q_reg[34] (.CDN (n_0), .CP (clk), .D (d[34]), .Q (q[34]));
  DFCNQD1BWP \q_reg[9] (.CDN (n_0), .CP (clk), .D (d[9]), .Q (q[9]));
  DFCNQD1BWP \q_reg[10] (.CDN (n_0), .CP (clk), .D (d[10]), .Q (q[10]));
  DFCNQD1BWP \q_reg[11] (.CDN (n_0), .CP (clk), .D (d[11]), .Q (q[11]));
  DFCNQD1BWP \q_reg[12] (.CDN (n_0), .CP (clk), .D (d[12]), .Q (q[12]));
  DFCNQD1BWP \q_reg[5] (.CDN (n_0), .CP (clk), .D (d[5]), .Q (q[5]));
  DFCNQD1BWP \q_reg[13] (.CDN (n_0), .CP (clk), .D (d[13]), .Q (q[13]));
  DFCNQD1BWP \q_reg[14] (.CDN (n_0), .CP (clk), .D (d[14]), .Q (q[14]));
  DFCNQD1BWP \q_reg[15] (.CDN (n_0), .CP (clk), .D (d[15]), .Q (q[15]));
  DFCNQD1BWP \q_reg[0] (.CDN (n_0), .CP (clk), .D (d[0]), .Q (q[0]));
  DFCNQD1BWP \q_reg[16] (.CDN (n_0), .CP (clk), .D (d[16]), .Q (q[16]));
  DFCNQD1BWP \q_reg[17] (.CDN (n_0), .CP (clk), .D (d[17]), .Q (q[17]));
  DFCNQD1BWP \q_reg[18] (.CDN (n_0), .CP (clk), .D (d[18]), .Q (q[18]));
  DFCNQD1BWP \q_reg[19] (.CDN (n_0), .CP (clk), .D (d[19]), .Q (q[19]));
  DFCNQD1BWP \q_reg[1] (.CDN (n_0), .CP (clk), .D (d[1]), .Q (q[1]));
  DFCNQD1BWP \q_reg[20] (.CDN (n_0), .CP (clk), .D (d[20]), .Q (q[20]));
  DFCNQD1BWP \q_reg[21] (.CDN (n_0), .CP (clk), .D (d[21]), .Q (q[21]));
  DFCNQD1BWP \q_reg[27] (.CDN (n_0), .CP (clk), .D (d[27]), .Q (q[27]));
  DFCNQD1BWP \q_reg[31] (.CDN (n_0), .CP (clk), .D (d[31]), .Q (q[31]));
  DFCNQD1BWP \q_reg[23] (.CDN (n_0), .CP (clk), .D (d[23]), .Q (q[23]));
  DFCNQD1BWP \q_reg[24] (.CDN (n_0), .CP (clk), .D (d[24]), .Q (q[24]));
  DFCNQD1BWP \q_reg[25] (.CDN (n_0), .CP (clk), .D (d[25]), .Q (q[25]));
  DFCNQD1BWP \q_reg[26] (.CDN (n_0), .CP (clk), .D (d[26]), .Q (q[26]));
  DFCNQD1BWP \q_reg[28] (.CDN (n_0), .CP (clk), .D (d[28]), .Q (q[28]));
  DFCNQD1BWP \q_reg[29] (.CDN (n_0), .CP (clk), .D (d[29]), .Q (q[29]));
  DFCNQD1BWP \q_reg[2] (.CDN (n_0), .CP (clk), .D (d[2]), .Q (q[2]));
  DFCNQD1BWP \q_reg[30] (.CDN (n_0), .CP (clk), .D (d[30]), .Q (q[30]));
  DFCNQD1BWP \q_reg[22] (.CDN (n_0), .CP (clk), .D (d[22]), .Q (q[22]));
  DFCNQD1BWP \q_reg[32] (.CDN (n_0), .CP (clk), .D (d[32]), .Q (q[32]));
  DFCNQD1BWP \q_reg[33] (.CDN (n_0), .CP (clk), .D (d[33]), .Q (q[33]));
  DFCNQD1BWP \q_reg[35] (.CDN (n_0), .CP (clk), .D (d[35]), .Q (q[35]));
  DFCNQD1BWP \q_reg[3] (.CDN (n_0), .CP (clk), .D (d[3]), .Q (q[3]));
  DFCNQD1BWP \q_reg[4] (.CDN (n_0), .CP (clk), .D (d[4]), .Q (q[4]));
  DFCNQD1BWP \q_reg[6] (.CDN (n_0), .CP (clk), .D (d[6]), .Q (q[6]));
  DFCNQD1BWP \q_reg[7] (.CDN (n_0), .CP (clk), .D (d[7]), .Q (q[7]));
  DFCNQD1BWP \q_reg[8] (.CDN (n_0), .CP (clk), .D (d[8]), .Q (q[8]));
  INVD1BWP g39(.I (reset), .ZN (n_0));
endmodule

module wallace(a, b, q);
  input [8:1] a, b;
  output [16:1] q;
  wire [8:1] a, b;
  wire [16:1] q;
  wire [15:1] p4;
  wire [15:1] p1;
  wire [15:1] c5;
  wire [15:1] s5;
  wire c_128, c_135, n_0, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_31, n_32, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire n_68, n_69, n_70, n_71, n_72, n_74, n_76, n_77;
  wire n_79, n_80, n_82, n_83, n_86, n_87, n_89, n_90;
  wire n_92, n_93, n_94, n_95, n_98, n_99, n_100, n_101;
  wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
  wire n_112, n_113, n_114, n_115, n_116, n_117, n_118, n_119;
  wire n_120, n_121, n_122, n_123, n_124, n_125, n_126, n_127;
  wire n_129, n_130, n_131, n_132, n_133, n_134, n_135, n_137;
  wire n_138, n_139, n_140, n_141, n_143, n_144, n_145, n_146;
  wire n_147, n_148, n_149, n_150, n_153, n_154, n_155, n_156;
  wire n_157, n_158, n_159, n_160, n_161, n_163, n_164, n_165;
  wire n_166, n_167, n_168, n_169, n_170, n_171, n_172, n_173;
  wire n_174, n_175, n_177, n_178, n_179, n_180, n_181, n_182;
  wire n_183, n_184, n_185, n_186, n_187, n_188, n_189, n_190;
  wire n_191, n_192, n_193, n_196, n_197, n_198, n_199, n_200;
  wire n_201, n_202, n_203, n_204, n_205, n_207, n_208, n_210;
  wire n_211, n_212, n_213, n_214, n_215, n_216, n_217, n_218;
  wire n_220, n_221, n_222, n_223, n_224, n_225, n_226, n_227;
  wire n_228, n_229, n_230, n_231, n_232, n_234, n_236, n_237;
  wire n_238, n_239, n_240, n_241, n_242, n_243, n_244, n_245;
  wire n_247, n_248, n_249, n_250, n_251, n_253, n_254, n_292;
  wire n_297, n_301, n_303, n_304, n_305, n_311, n_312, n_317;
  wire n_318, n_319, n_320, n_322, \p2[1] , \p2[3] , \p3[2] , p5;
  wire s2, s_134, s_137;
  MUX2D4BWP g799(.I0 (n_250), .I1 (n_249), .S (n_251), .Z (n_253));
  AN2XD1BWP g800(.A1 (n_250), .A2 (n_251), .Z (n_254));
  XOR3D1BWP g801(.A1 (s_137), .A2 (c_135), .A3 (s_134), .Z (n_251));
  CKND2BWP g802(.I (n_249), .ZN (n_250));
  FCICOND1BWP g803(.A (c_128), .B (s2), .CI (n_292), .CON (n_249));
  MOAI22D1BWP g804(.A1 (\p3[2] ), .A2 (n_247), .B1 (n_247), .B2 (\p3[2]
       ), .ZN (s_134));
  MAOI222D1BWP g806(.A (n_243), .B (n_241), .C (n_239), .ZN (c_128));
  IND2D1BWP g807(.A1 (n_245), .B1 (n_248), .ZN (c_135));
  IND2D1BWP g808(.A1 (n_238), .B1 (n_244), .ZN (n_248));
  MOAI22D0BWP g809(.A1 (p4[1]), .A2 (n_242), .B1 (n_242), .B2 (p4[1]),
       .ZN (s_137));
  MAOI22D1BWP g810(.A1 (n_237), .A2 (p1[4]), .B1 (p1[4]), .B2 (n_237),
       .ZN (n_247));
  NR2XD0BWP g812(.A1 (n_236), .A2 (n_240), .ZN (n_245));
  ND2D1BWP g813(.A1 (n_236), .A2 (n_240), .ZN (n_244));
  CKND1BWP g815(.I (n_242), .ZN (p5));
  INVD1BWP g816(.I (n_241), .ZN (p1[2]));
  CKND2D1BWP g818(.A1 (a[3]), .A2 (b[1]), .ZN (n_243));
  AN2XD1BWP g819(.A1 (a[3]), .A2 (b[3]), .Z (\p3[2] ));
  ND2D1BWP g820(.A1 (a[5]), .A2 (b[1]), .ZN (n_242));
  ND2D1BWP g821(.A1 (a[1]), .A2 (b[3]), .ZN (n_241));
  ND2D1BWP g823(.A1 (a[3]), .A2 (b[2]), .ZN (n_240));
  CKND1BWP g824(.I (n_239), .ZN (\p2[1] ));
  CKND1BWP g825(.I (n_237), .ZN (\p2[3] ));
  CKND2D1BWP g829(.A1 (a[2]), .A2 (b[2]), .ZN (n_239));
  ND2D1BWP g830(.A1 (a[1]), .A2 (b[4]), .ZN (n_238));
  AN2XD1BWP g831(.A1 (a[4]), .A2 (b[1]), .Z (s2));
  ND2D1BWP g832(.A1 (a[2]), .A2 (b[4]), .ZN (n_237));
  ND2D2BWP g834(.A1 (a[2]), .A2 (b[3]), .ZN (n_236));
  AN2XD1BWP g2(.A1 (a[4]), .A2 (b[2]), .Z (p4[1]));
  AN2XD1BWP g835(.A1 (a[1]), .A2 (b[5]), .Z (p1[4]));
  XOR3D1BWP g2568(.A1 (n_106), .A2 (n_170), .A3 (n_234), .Z (q[15]));
  MAOI222D1BWP g2570(.A (n_232), .B (n_178), .C (n_186), .ZN (n_234));
  MOAI22D0BWP g2572(.A1 (n_216), .A2 (n_231), .B1 (n_216), .B2 (n_231),
       .ZN (q[13]));
  AOI22D1BWP g2573(.A1 (n_210), .A2 (n_231), .B1 (n_207), .B2 (n_189),
       .ZN (n_232));
  MOAI22D1BWP g2574(.A1 (n_222), .A2 (n_5), .B1 (n_222), .B2 (n_5), .ZN
       (q[12]));
  IOA21D2BWP g2575(.A1 (n_196), .A2 (n_208), .B (n_230), .ZN (n_231));
  IND2D1BWP g2576(.A1 (n_215), .B1 (n_5), .ZN (n_230));
  MOAI22D1BWP g2577(.A1 (n_225), .A2 (n_229), .B1 (n_225), .B2 (n_229),
       .ZN (q[11]));
  MOAI22D1BWP g2579(.A1 (n_221), .A2 (n_228), .B1 (n_221), .B2 (n_228),
       .ZN (q[10]));
  MAOI22D1BWP g2580(.A1 (n_228), .A2 (n_214), .B1 (n_197), .B2 (n_213),
       .ZN (n_229));
  MOAI22D1BWP g2581(.A1 (n_220), .A2 (n_226), .B1 (n_220), .B2 (n_226),
       .ZN (q[9]));
  MOAI22D1BWP g2582(.A1 (n_227), .A2 (n_217), .B1 (n_198), .B2 (n_202),
       .ZN (n_228));
  CKND2BWP g2583(.I (n_226), .ZN (n_227));
  OAI21D2BWP g2585(.A1 (n_223), .A2 (n_4), .B (n_218), .ZN (n_226));
  HA1D0BWP g2586(.A (n_212), .B (n_301), .CO (n_224), .S (n_225));
  AOI21D2BWP g2588(.A1 (n_199), .A2 (n_204), .B (n_205), .ZN (n_223));
  XNR2D1BWP g2589(.A1 (n_208), .A2 (n_196), .ZN (n_222));
  XNR2D1BWP g2590(.A1 (n_213), .A2 (n_197), .ZN (n_221));
  XNR2D1BWP g2591(.A1 (n_202), .A2 (n_198), .ZN (n_220));
  ND2D1BWP g2593(.A1 (n_192), .A2 (n_201), .ZN (n_218));
  NR2XD0BWP g2595(.A1 (n_198), .A2 (n_202), .ZN (n_217));
  NR2D1BWP g2596(.A1 (n_196), .A2 (n_208), .ZN (n_215));
  CKND2D1BWP g2597(.A1 (n_197), .A2 (n_213), .ZN (n_214));
  XNR2D1BWP g2598(.A1 (n_189), .A2 (n_207), .ZN (n_216));
  CKND1BWP g2600(.I (n_201), .ZN (n_211));
  FA1D0BWP g2602(.A (n_184), .B (n_155), .CI (n_183), .CO (n_212), .S
       (n_213));
  OR2D1BWP g2603(.A1 (n_207), .A2 (n_189), .Z (n_210));
  FA1D0BWP g2605(.A (n_173), .B (n_165), .CI (n_126), .CO (n_207), .S
       (n_208));
  NR2D1BWP g2606(.A1 (n_3), .A2 (n_193), .ZN (n_205));
  CKND2D1BWP g2607(.A1 (n_3), .A2 (n_193), .ZN (n_204));
  MUX2ND0BWP g2610(.I0 (n_186), .I1 (n_181), .S (n_178), .ZN (n_203));
  XOR3D1BWP g2611(.A1 (n_130), .A2 (n_177), .A3 (n_187), .Z (n_202));
  XOR3D2BWP g2612(.A1 (n_125), .A2 (n_174), .A3 (n_180), .Z (n_201));
  CKND1BWP g2613(.I (n_193), .ZN (n_200));
  INR2D2BWP g2615(.A1 (n_169), .B1 (n_190), .ZN (n_199));
  MAOI222D0BWP g2616(.A (n_180), .B (n_125), .C (n_188), .ZN (n_198));
  MAOI22D0BWP g2617(.A1 (n_177), .A2 (n_191), .B1 (n_130), .B2 (n_187),
       .ZN (n_197));
  MAOI222D1BWP g2618(.A (n_303), .B (n_159), .C (n_185), .ZN (n_196));
  CKXOR2D2BWP g2621(.A1 (n_179), .A2 (n_166), .Z (n_193));
  CKND2D1BWP g2622(.A1 (n_130), .A2 (n_187), .ZN (n_191));
  INR2XD0BWP g2623(.A1 (n_166), .B1 (n_179), .ZN (n_192));
  MAOI22D1BWP g2624(.A1 (c5[6]), .A2 (n_175), .B1 (c5[6]), .B2 (n_175),
       .ZN (n_190));
  MOAI22D0BWP g2625(.A1 (n_160), .A2 (n_182), .B1 (n_160), .B2 (n_182),
       .ZN (n_189));
  CKND1BWP g2626(.I (n_174), .ZN (n_188));
  CKND1BWP g2627(.I (n_181), .ZN (n_186));
  FA1D1BWP g2628(.A (n_140), .B (n_156), .CI (n_304), .CO (n_184), .S
       (n_187));
  FA1D0BWP g2629(.A (n_157), .B (n_154), .CI (n_141), .CO (n_185), .S
       (n_183));
  MOAI22D0BWP g2632(.A1 (n_163), .A2 (n_305), .B1 (n_163), .B2 (n_305),
       .ZN (n_182));
  MOAI22D0BWP g2633(.A1 (n_107), .A2 (n_171), .B1 (n_107), .B2 (n_171),
       .ZN (n_181));
  XOR3D2BWP g2634(.A1 (n_143), .A2 (n_150), .A3 (n_144), .Z (n_180));
  XOR3D2BWP g2635(.A1 (n_129), .A2 (n_139), .A3 (n_149), .Z (n_179));
  MAOI22D0BWP g2636(.A1 (n_163), .A2 (n_167), .B1 (n_160), .B2 (n_305),
       .ZN (n_178));
  OAI22D1BWP g2637(.A1 (n_168), .A2 (n_144), .B1 (n_143), .B2 (n_150),
       .ZN (n_177));
  MAOI222D1BWP g2639(.A (n_146), .B (n_121), .C (n_138), .ZN (n_173));
  XOR3D2BWP g2640(.A1 (n_31), .A2 (n_87), .A3 (n_320), .Z (n_175));
  IOA21D2BWP g2641(.A1 (n_129), .A2 (n_164), .B (n_172), .ZN (n_174));
  OAI21D1BWP g2642(.A1 (n_129), .A2 (n_164), .B (n_139), .ZN (n_172));
  MAOI22D0BWP g2643(.A1 (n_80), .A2 (n_147), .B1 (n_80), .B2 (n_147),
       .ZN (n_171));
  MAOI222D1BWP g2644(.A (n_147), .B (n_107), .C (n_99), .ZN (n_170));
  CKND1BWP g2645(.I (n_158), .ZN (n_169));
  AN2XD1BWP g2646(.A1 (n_143), .A2 (n_150), .Z (n_168));
  ND2D1BWP g2647(.A1 (n_160), .A2 (n_305), .ZN (n_167));
  OAI21D1BWP g2648(.A1 (n_95), .A2 (n_320), .B (n_94), .ZN (n_166));
  MOAI22D0BWP g2649(.A1 (n_82), .A2 (n_161), .B1 (n_82), .B2 (n_161),
       .ZN (n_165));
  CKND2BWP g2650(.I (n_149), .ZN (n_164));
  INR2D1BWP g2651(.A1 (n_82), .B1 (n_161), .ZN (n_163));
  CKXOR2D1BWP g2652(.A1 (s5[5]), .A2 (n_134), .Z (q[5]));
  INVD1BWP g2654(.I (n_153), .ZN (n_157));
  FA1D0BWP g2655(.A (n_89), .B (n_41), .CI (n_42), .CO (n_155), .S
       (n_156));
  FA1D0BWP g2656(.A (n_109), .B (n_44), .CI (n_7), .CO (n_160), .S
       (n_161));
  FA1D0BWP g2657(.A (n_110), .B (n_14), .CI (n_10), .CO (n_159), .S
       (n_154));
  CKND2D1BWP g2658(.A1 (s5[5]), .A2 (n_134), .ZN (n_158));
  MAOI222D0BWP g2659(.A (n_122), .B (n_319), .C (n_118), .ZN (n_153));
  CKND2BWP g2661(.I (n_148), .ZN (n_150));
  IOA21D1BWP g2663(.A1 (n_318), .A2 (n_123), .B (n_145), .ZN (n_148));
  CKXOR2D2BWP g2664(.A1 (n_127), .A2 (n_311), .Z (n_149));
  OAI21D1BWP g2665(.A1 (n_318), .A2 (n_123), .B (n_117), .ZN (n_145));
  NR2XD0BWP g2666(.A1 (n_34), .A2 (n_135), .ZN (n_147));
  XOR3D1BWP g2667(.A1 (n_48), .A2 (n_22), .A3 (n_114), .Z (n_146));
  MAOI22D0BWP g2668(.A1 (n_112), .A2 (n_131), .B1 (n_112), .B2 (n_131),
       .ZN (n_144));
  XOR3D1BWP g2670(.A1 (n_18), .A2 (n_49), .A3 (n_93), .Z (n_143));
  MOAI22D0BWP g2672(.A1 (n_98), .A2 (n_105), .B1 (n_98), .B2 (n_105),
       .ZN (q[4]));
  MAOI22D0BWP g2673(.A1 (n_111), .A2 (n_116), .B1 (n_111), .B2 (n_116),
       .ZN (n_141));
  CKND1BWP g2674(.I (n_137), .ZN (n_140));
  IOA21D1BWP g2675(.A1 (n_90), .A2 (n_101), .B (n_132), .ZN (n_137));
  ND2D1BWP g2676(.A1 (n_124), .A2 (n_133), .ZN (n_139));
  MAOI222D1BWP g2677(.A (n_115), .B (n_52), .C (n_69), .ZN (n_138));
  OAI21D1BWP g2678(.A1 (n_86), .A2 (n_322), .B (n_113), .ZN (n_133));
  OAI21D1BWP g2679(.A1 (n_90), .A2 (n_101), .B (n_120), .ZN (n_132));
  MAOI22D0BWP g2681(.A1 (n_27), .A2 (n_108), .B1 (n_27), .B2 (n_108),
       .ZN (n_135));
  INR2XD0BWP g2682(.A1 (n_98), .B1 (n_105), .ZN (n_134));
  MOAI22D0BWP g2683(.A1 (n_90), .A2 (n_119), .B1 (n_90), .B2 (n_119),
       .ZN (n_131));
  MOAI22D1BWP g2685(.A1 (n_318), .A2 (n_104), .B1 (n_318), .B2 (n_104),
       .ZN (n_127));
  MAOI222D1BWP g2686(.A (n_114), .B (n_22), .C (n_48), .ZN (n_126));
  MAOI222D1BWP g2687(.A (n_93), .B (n_50), .C (n_18), .ZN (n_130));
  MOAI22D0BWP g2688(.A1 (n_63), .A2 (n_92), .B1 (n_63), .B2 (n_92), .ZN
       (n_129));
  IND2D1BWP g2689(.A1 (n_63), .B1 (n_92), .ZN (n_125));
  ND2D1BWP g2690(.A1 (n_86), .A2 (n_322), .ZN (n_124));
  CKND1BWP g2691(.I (n_104), .ZN (n_123));
  CKND1BWP g2693(.I (n_119), .ZN (n_120));
  CKND1BWP g2694(.I (n_311), .ZN (n_117));
  CKND1BWP g2695(.I (n_116), .ZN (n_115));
  CKND1BWP g2696(.I (n_312), .ZN (n_113));
  CKND1BWP g2697(.I (n_101), .ZN (n_112));
  FA1D0BWP g2698(.A (n_45), .B (n_8), .CI (n_40), .CO (n_110), .S
       (n_122));
  FA1D0BWP g2699(.A (n_16), .B (n_13), .CI (n_43), .CO (n_109), .S
       (n_121));
  FA1D1BWP g2700(.A (n_46), .B (n_12), .CI (n_9), .CO (n_118), .S
       (n_119));
  FA1D0BWP g2701(.A (n_15), .B (n_39), .CI (n_11), .CO (n_114), .S
       (n_116));
  MUX2ND0BWP g2703(.I0 (n_51), .I1 (n_52), .S (n_69), .ZN (n_111));
  MOAI22D0BWP g2704(.A1 (n_54), .A2 (n_70), .B1 (n_54), .B2 (n_70), .ZN
       (n_108));
  MAOI22D0BWP g2705(.A1 (n_64), .A2 (n_71), .B1 (n_64), .B2 (n_71), .ZN
       (n_106));
  MAOI222D1BWP g2706(.A (n_100), .B (n_54), .C (n_27), .ZN (n_107));
  INR2XD0BWP g2707(.A1 (n_71), .B1 (n_64), .ZN (q[16]));
  CKND2D1BWP g2708(.A1 (n_77), .A2 (n_317), .ZN (n_105));
  CKXOR2D2BWP g2709(.A1 (n_79), .A2 (n_55), .Z (n_104));
  MOAI22D0BWP g2713(.A1 (n_26), .A2 (n_83), .B1 (n_26), .B2 (n_83), .ZN
       (n_101));
  CKND1BWP g2714(.I (n_70), .ZN (n_100));
  INVD1BWP g2715(.I (n_80), .ZN (n_99));
  AN2XD1BWP g2717(.A1 (n_31), .A2 (n_87), .Z (n_95));
  OR2D1BWP g2718(.A1 (n_31), .A2 (n_87), .Z (n_94));
  XOR3D1BWP g2719(.A1 (s2), .A2 (c_128), .A3 (n_292), .Z (n_98));
  MAOI222D0BWP g2721(.A (n_35), .B (n_32), .C (n_21), .ZN (n_93));
  MAOI222D0BWP g2722(.A (n_66), .B (n_29), .C (n_53), .ZN (n_92));
  AOI21D1BWP g2723(.A1 (n_6), .A2 (n_74), .B (n_76), .ZN (n_89));
  MAOI222D1BWP g2725(.A (n_56), .B (n_23), .C (n_55), .ZN (n_90));
  CKXOR2D1BWP g2727(.A1 (n_38), .A2 (n_61), .Z (q[2]));
  INR2D4BWP g2730(.A1 (n_17), .B1 (n_67), .ZN (n_87));
  IOA21D1BWP g2731(.A1 (p1[4]), .A2 (\p3[2] ), .B (n_68), .ZN (n_86));
  MAOI22D0BWP g2732(.A1 (n_28), .A2 (n_6), .B1 (n_6), .B2 (n_28), .ZN
       (n_83));
  MOAI22D1BWP g2733(.A1 (n_24), .A2 (n_56), .B1 (n_56), .B2 (n_24), .ZN
       (n_79));
  CKXOR2D1BWP g2735(.A1 (n_36), .A2 (n_58), .Z (n_82));
  XNR2D1BWP g2737(.A1 (n_65), .A2 (n_57), .ZN (n_80));
  NR2D1BWP g2738(.A1 (n_28), .A2 (n_25), .ZN (n_76));
  CKND2D1BWP g2740(.A1 (n_28), .A2 (n_25), .ZN (n_74));
  NR2XD0BWP g2742(.A1 (n_38), .A2 (n_61), .ZN (n_77));
  OAI21D1BWP g2743(.A1 (p1[4]), .A2 (\p3[2] ), .B (\p2[3] ), .ZN
       (n_68));
  INR2XD1BWP g2744(.A1 (s_137), .B1 (n_0), .ZN (n_67));
  XNR2D1BWP g2745(.A1 (p1[2]), .A2 (\p2[1] ), .ZN (n_72));
  NR2XD0BWP g2746(.A1 (n_65), .A2 (n_57), .ZN (n_71));
  NR2XD0BWP g2747(.A1 (n_36), .A2 (n_58), .ZN (n_70));
  NR2XD0BWP g2748(.A1 (n_59), .A2 (n_37), .ZN (n_69));
  CKND1BWP g2753(.I (n_51), .ZN (n_52));
  CKND1BWP g2754(.I (n_49), .ZN (n_50));
  AN2XD1BWP g2755(.A1 (a[1]), .A2 (b[1]), .Z (q[1]));
  ND2D1BWP g2757(.A1 (a[5]), .A2 (b[2]), .ZN (n_66));
  ND2D1BWP g2758(.A1 (a[2]), .A2 (b[7]), .ZN (n_46));
  CKND2D1BWP g2759(.A1 (a[7]), .A2 (b[8]), .ZN (n_65));
  ND2D1BWP g2760(.A1 (a[8]), .A2 (b[8]), .ZN (n_64));
  CKND2D1BWP g2761(.A1 (a[7]), .A2 (b[1]), .ZN (n_63));
  ND2D1BWP g2762(.A1 (a[2]), .A2 (b[5]), .ZN (n_62));
  CKND2D1BWP g2763(.A1 (a[2]), .A2 (b[1]), .ZN (n_61));
  ND2D1BWP g2764(.A1 (a[2]), .A2 (b[8]), .ZN (n_59));
  CKND2D1BWP g2765(.A1 (a[6]), .A2 (b[7]), .ZN (n_58));
  CKND2D1BWP g2766(.A1 (a[8]), .A2 (b[7]), .ZN (n_57));
  ND2D1BWP g2767(.A1 (a[2]), .A2 (b[6]), .ZN (n_56));
  ND2D1BWP g2768(.A1 (a[5]), .A2 (b[5]), .ZN (n_45));
  ND2D1BWP g2769(.A1 (a[3]), .A2 (b[5]), .ZN (n_55));
  ND2D1BWP g2770(.A1 (a[7]), .A2 (b[7]), .ZN (n_54));
  CKND2D1BWP g2771(.A1 (a[8]), .A2 (b[5]), .ZN (n_44));
  ND2D1BWP g2772(.A1 (a[6]), .A2 (b[1]), .ZN (n_53));
  CKND2D1BWP g2773(.A1 (a[4]), .A2 (b[8]), .ZN (n_43));
  CKND2D1BWP g2774(.A1 (a[3]), .A2 (b[8]), .ZN (n_51));
  CKND2D1BWP g2775(.A1 (a[7]), .A2 (b[3]), .ZN (n_42));
  ND2D1BWP g2776(.A1 (a[7]), .A2 (b[2]), .ZN (n_49));
  ND2D1BWP g2777(.A1 (a[8]), .A2 (b[2]), .ZN (n_41));
  CKND2D1BWP g2778(.A1 (a[8]), .A2 (b[4]), .ZN (n_48));
  ND2D1BWP g2779(.A1 (a[3]), .A2 (b[4]), .ZN (n_47));
  CKND2D1BWP g2780(.A1 (a[4]), .A2 (b[6]), .ZN (n_40));
  ND2D1BWP g2781(.A1 (a[6]), .A2 (b[5]), .ZN (n_39));
  CKND1BWP g2784(.I (n_25), .ZN (n_26));
  CKND1BWP g2785(.I (n_23), .ZN (n_24));
  ND2D1BWP g2788(.A1 (c_135), .A2 (s_134), .ZN (n_17));
  CKND2D1BWP g2789(.A1 (a[5]), .A2 (b[7]), .ZN (n_16));
  CKND2D1BWP g2790(.A1 (a[1]), .A2 (b[2]), .ZN (n_38));
  ND2D1BWP g2791(.A1 (a[3]), .A2 (b[7]), .ZN (n_37));
  CKND2D1BWP g2792(.A1 (a[5]), .A2 (b[8]), .ZN (n_36));
  ND2D1BWP g2793(.A1 (a[5]), .A2 (b[3]), .ZN (n_35));
  CKND2D1BWP g2794(.A1 (a[6]), .A2 (b[8]), .ZN (n_34));
  ND2D1BWP g2795(.A1 (a[5]), .A2 (b[6]), .ZN (n_15));
  ND2D2BWP g2796(.A1 (a[4]), .A2 (b[4]), .ZN (n_32));
  CKND2D1BWP g2797(.A1 (a[8]), .A2 (b[3]), .ZN (n_14));
  ND2D1BWP g2798(.A1 (a[6]), .A2 (b[6]), .ZN (n_13));
  CKND2D1BWP g2799(.A1 (p4[1]), .A2 (p5), .ZN (n_31));
  ND2D1BWP g2800(.A1 (a[3]), .A2 (b[6]), .ZN (n_12));
  ND2D1BWP g2801(.A1 (a[4]), .A2 (b[7]), .ZN (n_11));
  CKND2D1BWP g2802(.A1 (a[7]), .A2 (b[4]), .ZN (n_10));
  ND2D1BWP g2803(.A1 (a[1]), .A2 (b[8]), .ZN (n_9));
  ND2D1BWP g2804(.A1 (a[6]), .A2 (b[4]), .ZN (n_8));
  ND2D2BWP g2805(.A1 (a[4]), .A2 (b[3]), .ZN (n_29));
  CKND2D1BWP g2806(.A1 (a[7]), .A2 (b[6]), .ZN (n_7));
  ND2D1BWP g2807(.A1 (a[4]), .A2 (b[5]), .ZN (n_28));
  ND2D1BWP g2808(.A1 (a[8]), .A2 (b[6]), .ZN (n_27));
  ND2D1BWP g2809(.A1 (a[6]), .A2 (b[3]), .ZN (n_25));
  ND2D2BWP g2810(.A1 (a[1]), .A2 (b[7]), .ZN (n_23));
  CKND2D1BWP g2811(.A1 (a[7]), .A2 (b[5]), .ZN (n_22));
  ND2D1BWP g2812(.A1 (a[6]), .A2 (b[2]), .ZN (n_21));
  ND2D2BWP g2813(.A1 (a[1]), .A2 (b[6]), .ZN (n_20));
  AN2XD1BWP g2814(.A1 (a[8]), .A2 (b[1]), .Z (n_18));
  AN2XD1BWP g836(.A1 (a[5]), .A2 (b[4]), .Z (n_6));
  OAI22D2BWP g2816(.A1 (n_229), .A2 (n_224), .B1 (n_212), .B2 (n_301),
       .ZN (n_5));
  NR2D1BWP g2817(.A1 (n_192), .A2 (n_201), .ZN (n_4));
  IND2D1BWP g2818(.A1 (n_175), .B1 (c5[6]), .ZN (n_3));
  NR2D2BWP g2821(.A1 (c_135), .A2 (s_134), .ZN (n_0));
  BUFFD16BWP g2822(.I (n_254), .Z (c5[6]));
  BUFFD16BWP g2823(.I (n_254), .Z (c5[6]));
  BUFFD16BWP g2824(.I (n_253), .Z (s5[5]));
  BUFFD16BWP g2825(.I (n_253), .Z (s5[5]));
  XNR2D2BWP g2832(.A1 (n_240), .A2 (n_297), .ZN (n_292));
  CKXOR2D1BWP g2837(.A1 (n_236), .A2 (n_238), .Z (n_297));
  CKXOR2D2BWP g2838(.A1 (n_203), .A2 (n_232), .Z (q[14]));
  XOR3D2BWP g2839(.A1 (n_223), .A2 (n_192), .A3 (n_211), .Z (q[8]));
  XNR3D0BWP g2840(.A1 (n_199), .A2 (n_3), .A3 (n_200), .ZN (q[7]));
  XOR3D1BWP g2841(.A1 (n_159), .A2 (n_303), .A3 (n_185), .Z (n_301));
  CKXOR2D1BWP g2842(.A1 (n_158), .A2 (n_190), .Z (q[6]));
  XOR3D1BWP g2843(.A1 (n_146), .A2 (n_138), .A3 (n_121), .Z (n_303));
  XOR3D1BWP g2844(.A1 (n_122), .A2 (n_118), .A3 (n_319), .Z (n_304));
  XNR2D2BWP g2845(.A1 (n_34), .A2 (n_135), .ZN (n_305));
  CKXOR2D1BWP g2847(.A1 (n_77), .A2 (n_317), .Z (q[3]));
  XOR3D2BWP g2851(.A1 (n_21), .A2 (n_32), .A3 (n_35), .Z (n_311));
  XOR3D2BWP g2852(.A1 (n_20), .A2 (n_62), .A3 (n_47), .Z (n_312));
  CKXOR2D2BWP g2857(.A1 (n_243), .A2 (n_72), .Z (n_317));
  MAOI222D1BWP g2858(.A (n_20), .B (n_47), .C (n_62), .ZN (n_318));
  XNR2D1BWP g2859(.A1 (n_37), .A2 (n_59), .ZN (n_319));
  XOR3D1BWP g2860(.A1 (n_86), .A2 (n_312), .A3 (n_322), .Z (n_320));
  XNR3D1BWP g2862(.A1 (n_53), .A2 (n_29), .A3 (n_66), .ZN (n_322));
endmodule

module wallace_1(a, b, q);
  input [8:1] a, b;
  output [16:1] q;
  wire [8:1] a, b;
  wire [16:1] q;
  wire [15:1] p1;
  wire [15:1] p4;
  wire [15:1] c5;
  wire [15:1] s5;
  wire c_128, c_135, n_0, n_1, n_3, n_4, n_5, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_65;
  wire n_69, n_71, n_72, n_73, n_74, n_75, n_76, n_77;
  wire n_78, n_79, n_80, n_83, n_84, n_85, n_86, n_87;
  wire n_91, n_92, n_94, n_95, n_96, n_97, n_98, n_100;
  wire n_101, n_102, n_104, n_105, n_107, n_108, n_109, n_110;
  wire n_111, n_112, n_113, n_114, n_115, n_116, n_117, n_120;
  wire n_121, n_126, n_127, n_128, n_129, n_130, n_132, n_135;
  wire n_136, n_137, n_138, n_139, n_140, n_141, n_142, n_143;
  wire n_144, n_146, n_147, n_148, n_149, n_150, n_151, n_152;
  wire n_153, n_155, n_156, n_157, n_158, n_159, n_160, n_161;
  wire n_162, n_163, n_164, n_165, n_166, n_167, n_168, n_169;
  wire n_170, n_171, n_172, n_173, n_174, n_175, n_176, n_177;
  wire n_178, n_179, n_180, n_181, n_182, n_183, n_184, n_185;
  wire n_186, n_187, n_188, n_189, n_190, n_191, n_192, n_193;
  wire n_194, n_195, n_197, n_198, n_200, n_201, n_203, n_204;
  wire n_205, n_207, n_208, n_252, n_275, n_276, n_277, n_278;
  wire n_279, n_281, n_282, n_283, n_284, n_285, n_286, n_287;
  wire \p2[1] , \p2[3] , p3, \p3[2] , p5, s2, s_127, s_134;
  wire s_137;
  HA1D2BWP g799(.A (n_203), .B (n_205), .CO (n_208), .S (n_207));
  MOAI22D1BWP g800(.A1 (s_137), .A2 (n_204), .B1 (n_204), .B2 (s_137),
       .ZN (n_205));
  XNR2D1BWP g801(.A1 (s_134), .A2 (c_135), .ZN (n_204));
  MAOI222D1BWP g802(.A (n_252), .B (n_194), .C (n_201), .ZN (n_203));
  CKND1BWP g803(.I (n_252), .ZN (s_127));
  MOAI22D1BWP g804(.A1 (\p3[2] ), .A2 (n_200), .B1 (n_200), .B2 (\p3[2]
       ), .ZN (s_134));
  INVD1BWP g806(.I (n_201), .ZN (c_128));
  MAOI222D0BWP g807(.A (p3), .B (p1[2]), .C (\p2[1] ), .ZN (n_201));
  MAOI222D0BWP g808(.A (n_195), .B (n_192), .C (n_197), .ZN (c_135));
  MOAI22D0BWP g809(.A1 (p4[1]), .A2 (n_198), .B1 (n_198), .B2 (p4[1]),
       .ZN (s_137));
  MAOI22D0BWP g810(.A1 (n_193), .A2 (p1[4]), .B1 (p1[4]), .B2 (n_193),
       .ZN (n_200));
  CKND1BWP g812(.I (n_198), .ZN (p5));
  AN2XD1BWP g813(.A1 (a[3]), .A2 (b[1]), .Z (p3));
  AN2XD1BWP g814(.A1 (a[3]), .A2 (b[3]), .Z (\p3[2] ));
  CKND2D1BWP g815(.A1 (a[5]), .A2 (b[1]), .ZN (n_198));
  AN2XD1BWP g816(.A1 (a[1]), .A2 (b[3]), .Z (p1[2]));
  AN2XD1BWP g817(.A1 (a[4]), .A2 (b[2]), .Z (p4[1]));
  ND2D1BWP g818(.A1 (a[3]), .A2 (b[2]), .ZN (n_197));
  INVD1BWP g820(.I (n_194), .ZN (s2));
  CKND1BWP g821(.I (n_193), .ZN (\p2[3] ));
  AN2XD1BWP g825(.A1 (a[2]), .A2 (b[2]), .Z (\p2[1] ));
  ND2D1BWP g826(.A1 (a[1]), .A2 (b[4]), .ZN (n_195));
  ND2D1BWP g827(.A1 (a[4]), .A2 (b[1]), .ZN (n_194));
  ND2D1BWP g828(.A1 (a[2]), .A2 (b[4]), .ZN (n_193));
  ND2D1BWP g830(.A1 (a[2]), .A2 (b[3]), .ZN (n_192));
  AN2D2BWP g2(.A1 (a[1]), .A2 (b[5]), .Z (p1[4]));
  MOAI22D0BWP g2568(.A1 (n_94), .A2 (n_191), .B1 (n_94), .B2 (n_191),
       .ZN (q[15]));
  MOAI22D0BWP g2569(.A1 (n_148), .A2 (n_190), .B1 (n_148), .B2 (n_190),
       .ZN (n_191));
  FA1D0BWP g2570(.A (n_189), .B (n_166), .CI (n_155), .CO (n_190), .S
       (q[14]));
  FA1D0BWP g2571(.A (n_188), .B (n_167), .CI (n_171), .CO (n_189), .S
       (q[13]));
  FA1D0BWP g2572(.A (n_187), .B (n_172), .CI (n_176), .CO (n_188), .S
       (q[12]));
  FA1D0BWP g2573(.A (n_186), .B (n_177), .CI (n_178), .CO (n_187), .S
       (q[11]));
  FA1D0BWP g2574(.A (n_185), .B (n_179), .CI (n_174), .CO (n_186), .S
       (q[10]));
  FA1D1BWP g2575(.A (n_184), .B (n_175), .CI (n_165), .CO (n_185), .S
       (q[9]));
  MOAI22D0BWP g2576(.A1 (n_183), .A2 (n_181), .B1 (n_183), .B2 (n_181),
       .ZN (q[8]));
  FCICOND1BWP g2577(.A (n_169), .B (n_168), .CI (n_183), .CON (n_184));
  MOAI22D0BWP g2578(.A1 (n_180), .A2 (n_173), .B1 (n_180), .B2 (n_173),
       .ZN (q[7]));
  IAO21D2BWP g2579(.A1 (n_156), .A2 (n_163), .B (n_182), .ZN (n_183));
  AOI21D1BWP g2580(.A1 (n_156), .A2 (n_163), .B (n_170), .ZN (n_182));
  MOAI22D0BWP g2581(.A1 (n_157), .A2 (n_169), .B1 (n_157), .B2 (n_169),
       .ZN (n_181));
  INVD1BWP g2582(.I (n_170), .ZN (n_180));
  FA1D0BWP g2583(.A (n_161), .B (n_114), .CI (n_160), .CO (n_178), .S
       (n_179));
  FA1D0BWP g2584(.A (n_7), .B (n_159), .CI (n_117), .CO (n_176), .S
       (n_177));
  FA1D0BWP g2585(.A (n_149), .B (n_113), .CI (n_162), .CO (n_174), .S
       (n_175));
  FA1D0BWP g2586(.A (n_151), .B (n_116), .CI (n_146), .CO (n_171), .S
       (n_172));
  XNR2D1BWP g2587(.A1 (n_163), .A2 (n_156), .ZN (n_173));
  MOAI22D0BWP g2588(.A1 (n_135), .A2 (n_164), .B1 (n_135), .B2 (n_164),
       .ZN (q[6]));
  IND2D1BWP g2589(.A1 (n_135), .B1 (n_164), .ZN (n_170));
  XOR3D1BWP g2590(.A1 (n_1), .A2 (n_147), .A3 (n_275), .Z (n_169));
  CKND1BWP g2591(.I (n_157), .ZN (n_168));
  FA1D0BWP g2592(.A (n_139), .B (n_142), .CI (n_115), .CO (n_166), .S
       (n_167));
  MOAI22D0BWP g2593(.A1 (n_158), .A2 (n_275), .B1 (n_1), .B2 (n_147),
       .ZN (n_165));
  MOAI22D1BWP g2594(.A1 (c5[6]), .A2 (n_152), .B1 (c5[6]), .B2 (n_152),
       .ZN (n_164));
  MAOI22D1BWP g2595(.A1 (n_144), .A2 (n_153), .B1 (n_144), .B2 (n_153),
       .ZN (n_163));
  FA1D0BWP g2596(.A (n_126), .B (n_141), .CI (n_286), .CO (n_161), .S
       (n_162));
  FA1D0BWP g2597(.A (n_140), .B (n_128), .CI (n_5), .CO (n_159), .S
       (n_160));
  NR2XD0BWP g2598(.A1 (n_1), .A2 (n_147), .ZN (n_158));
  INR2D1BWP g2599(.A1 (n_144), .B1 (n_153), .ZN (n_157));
  IND2D1BWP g2600(.A1 (n_152), .B1 (c5[6]), .ZN (n_156));
  MOAI22D0BWP g2602(.A1 (n_130), .A2 (n_150), .B1 (n_130), .B2 (n_150),
       .ZN (n_155));
  XOR3D1BWP g2604(.A1 (n_120), .A2 (n_4), .A3 (n_137), .Z (n_153));
  MAOI222D1BWP g2606(.A (n_276), .B (n_104), .C (n_127), .ZN (n_151));
  XOR3D1BWP g2607(.A1 (n_26), .A2 (n_71), .A3 (n_287), .Z (n_152));
  MAOI22D0BWP g2608(.A1 (n_72), .A2 (n_143), .B1 (n_72), .B2 (n_143),
       .ZN (n_150));
  MAOI222D1BWP g2609(.A (n_278), .B (n_136), .C (n_132), .ZN (n_149));
  MAOI222D0BWP g2610(.A (n_143), .B (n_87), .C (n_130), .ZN (n_148));
  MAOI222D1BWP g2611(.A (n_4), .B (n_120), .C (n_137), .ZN (n_147));
  MOAI22D0BWP g2612(.A1 (n_86), .A2 (n_277), .B1 (n_86), .B2 (n_277),
       .ZN (n_146));
  MAOI222D1BWP g2614(.A (n_287), .B (n_71), .C (n_26), .ZN (n_144));
  HA1D0BWP g2615(.A (n_44), .B (n_129), .CO (n_143), .S (n_142));
  FA1D0BWP g2616(.A (n_100), .B (n_74), .CI (n_79), .CO (n_140), .S
       (n_141));
  INR2D1BWP g2617(.A1 (n_86), .B1 (n_277), .ZN (n_139));
  CKXOR2D1BWP g2618(.A1 (s5[5]), .A2 (n_121), .Z (q[5]));
  CKXOR2D1BWP g2619(.A1 (n_127), .A2 (n_104), .Z (n_138));
  FA1D0BWP g2622(.A (n_78), .B (n_97), .CI (n_282), .CO (n_136), .S
       (n_137));
  CKND2D1BWP g2623(.A1 (s5[5]), .A2 (n_121), .ZN (n_135));
  XOR3D1BWP g2626(.A1 (n_56), .A2 (n_24), .A3 (n_109), .Z (n_132));
  FA1D0BWP g2631(.A (n_80), .B (n_13), .CI (n_38), .CO (n_130), .S
       (n_129));
  MOAI22D0BWP g2632(.A1 (n_84), .A2 (n_92), .B1 (n_84), .B2 (n_92), .ZN
       (q[4]));
  MOAI22D0BWP g2633(.A1 (n_95), .A2 (n_107), .B1 (n_95), .B2 (n_107),
       .ZN (n_128));
  MAOI222D1BWP g2635(.A (n_281), .B (n_76), .C (n_283), .ZN (n_126));
  MAOI222D1BWP g2637(.A (n_108), .B (n_53), .C (n_83), .ZN (n_127));
  INR2XD0BWP g2642(.A1 (n_84), .B1 (n_92), .ZN (n_121));
  MAOI22D0BWP g2643(.A1 (n_36), .A2 (n_8), .B1 (n_36), .B2 (n_8), .ZN
       (n_120));
  MAOI222D1BWP g2646(.A (n_98), .B (n_50), .C (n_60), .ZN (n_117));
  MAOI222D1BWP g2647(.A (n_105), .B (n_61), .C (n_29), .ZN (n_116));
  MAOI222D0BWP g2648(.A (n_102), .B (n_54), .C (n_25), .ZN (n_115));
  MAOI222D1BWP g2649(.A (n_110), .B (n_48), .C (n_51), .ZN (n_114));
  MAOI222D1BWP g2650(.A (n_109), .B (n_24), .C (n_56), .ZN (n_113));
  IND2D1BWP g2652(.A1 (n_73), .B1 (n_284), .ZN (n_112));
  INR2XD0BWP g2653(.A1 (n_73), .B1 (n_284), .ZN (n_111));
  INVD1BWP g2654(.I (n_77), .ZN (n_110));
  CKND1BWP g2655(.I (n_107), .ZN (n_108));
  INVD1BWP g2660(.I (n_91), .ZN (n_101));
  INVD1BWP g2661(.I (n_96), .ZN (n_100));
  FA1D0BWP g2663(.A (n_45), .B (n_40), .CI (n_11), .CO (n_109), .S
       (n_97));
  FA1D0BWP g2664(.A (n_18), .B (n_42), .CI (n_39), .CO (n_105), .S
       (n_107));
  FA1D0BWP g2665(.A (n_15), .B (n_12), .CI (n_10), .CO (n_102), .S
       (n_104));
  FA1D0BWP g2666(.A (n_17), .B (n_41), .CI (n_9), .CO (n_98), .S
       (n_96));
  MUX2ND0BWP g2668(.I0 (n_52), .I1 (n_53), .S (n_83), .ZN (n_95));
  MAOI22D0BWP g2669(.A1 (n_37), .A2 (n_65), .B1 (n_37), .B2 (n_65), .ZN
       (n_94));
  INR2XD0BWP g2670(.A1 (n_65), .B1 (n_37), .ZN (q[16]));
  CKND2D1BWP g2672(.A1 (n_85), .A2 (n_285), .ZN (n_92));
  MOAI22D0BWP g2673(.A1 (n_58), .A2 (n_69), .B1 (n_58), .B2 (n_69), .ZN
       (n_91));
  INVD1BWP g2677(.I (n_72), .ZN (n_87));
  HA1D0BWP g2679(.A (n_16), .B (n_19), .CO (n_80), .S (n_86));
  HA1D0BWP g2680(.A (n_43), .B (n_46), .CO (n_85), .S (q[2]));
  HA1D0BWP g2681(.A (n_47), .B (n_14), .CO (n_83), .S (n_79));
  XOR3D1BWP g2682(.A1 (s2), .A2 (c_128), .A3 (s_127), .Z (n_84));
  MAOI222D1BWP g2684(.A (n_33), .B (n_3), .C (n_58), .ZN (n_78));
  CKND1BWP g2686(.I (n_75), .ZN (n_76));
  MAOI222D0BWP g2687(.A (n_62), .B (n_20), .C (n_22), .ZN (n_8));
  MAOI222D1BWP g2688(.A (n_31), .B (n_55), .C (n_49), .ZN (n_77));
  MAOI222D1BWP g2689(.A (n_35), .B (n_57), .C (n_59), .ZN (n_75));
  MAOI222D1BWP g2690(.A (n_63), .B (n_27), .C (n_23), .ZN (n_74));
  AOI22D1BWP g2692(.A1 (\p2[3] ), .A2 (n_0), .B1 (p1[4]), .B2 (\p3[2]
       ), .ZN (n_73));
  XNR2D1BWP g2693(.A1 (n_30), .A2 (n_34), .ZN (n_72));
  MAOI222D0BWP g2694(.A (s_137), .B (c_135), .C (s_134), .ZN (n_71));
  MAOI22D0BWP g2695(.A1 (n_32), .A2 (n_3), .B1 (n_3), .B2 (n_32), .ZN
       (n_69));
  NR2XD0BWP g2699(.A1 (n_30), .A2 (n_34), .ZN (n_65));
  CKND1BWP g2703(.I (n_52), .ZN (n_53));
  AN2XD1BWP g2705(.A1 (a[2]), .A2 (b[8]), .Z (n_47));
  ND2D1BWP g2706(.A1 (a[2]), .A2 (b[7]), .ZN (n_63));
  AN2XD1BWP g2707(.A1 (a[2]), .A2 (b[1]), .Z (n_46));
  CKND2D1BWP g2708(.A1 (a[5]), .A2 (b[3]), .ZN (n_45));
  AN2XD1BWP g2709(.A1 (a[6]), .A2 (b[8]), .Z (n_44));
  AN2XD1BWP g2710(.A1 (a[1]), .A2 (b[2]), .Z (n_43));
  ND2D1BWP g2711(.A1 (a[5]), .A2 (b[2]), .ZN (n_62));
  ND2D1BWP g2712(.A1 (a[7]), .A2 (b[5]), .ZN (n_61));
  ND2D1BWP g2713(.A1 (a[8]), .A2 (b[3]), .ZN (n_60));
  CKND2D1BWP g2714(.A1 (a[6]), .A2 (b[5]), .ZN (n_42));
  CKND2D1BWP g2715(.A1 (a[3]), .A2 (b[5]), .ZN (n_59));
  ND2D1BWP g2716(.A1 (a[6]), .A2 (b[4]), .ZN (n_41));
  AN2XD1BWP g2717(.A1 (a[3]), .A2 (b[4]), .Z (n_58));
  ND2D1BWP g2718(.A1 (a[1]), .A2 (b[7]), .ZN (n_57));
  ND2D1BWP g2719(.A1 (a[6]), .A2 (b[2]), .ZN (n_40));
  CKND2D1BWP g2720(.A1 (a[8]), .A2 (b[1]), .ZN (n_56));
  CKND2D1BWP g2721(.A1 (a[4]), .A2 (b[5]), .ZN (n_55));
  ND2D1BWP g2722(.A1 (a[7]), .A2 (b[6]), .ZN (n_54));
  ND2D1BWP g2724(.A1 (a[3]), .A2 (b[8]), .ZN (n_52));
  CKND2D1BWP g2725(.A1 (a[4]), .A2 (b[7]), .ZN (n_39));
  ND2D1BWP g2726(.A1 (a[8]), .A2 (b[2]), .ZN (n_51));
  ND2D1BWP g2727(.A1 (a[7]), .A2 (b[4]), .ZN (n_50));
  AN2XD1BWP g2728(.A1 (a[7]), .A2 (b[7]), .Z (n_38));
  ND2D1BWP g2729(.A1 (a[6]), .A2 (b[3]), .ZN (n_49));
  ND2D1BWP g2730(.A1 (a[7]), .A2 (b[3]), .ZN (n_48));
  CKND1BWP g2731(.I (n_32), .ZN (n_33));
  CKND1BWP g2732(.I (n_27), .ZN (n_28));
  AN2XD1BWP g2734(.A1 (a[1]), .A2 (b[1]), .Z (q[1]));
  ND2D1BWP g2735(.A1 (a[8]), .A2 (b[8]), .ZN (n_37));
  AN2XD1BWP g2736(.A1 (a[6]), .A2 (b[7]), .Z (n_19));
  CKND2D1BWP g2737(.A1 (a[5]), .A2 (b[6]), .ZN (n_18));
  CKND2D1BWP g2738(.A1 (a[7]), .A2 (b[1]), .ZN (n_36));
  CKND2D1BWP g2739(.A1 (a[5]), .A2 (b[5]), .ZN (n_17));
  AN2XD1BWP g2740(.A1 (a[5]), .A2 (b[8]), .Z (n_16));
  CKND2D1BWP g2741(.A1 (a[2]), .A2 (b[6]), .ZN (n_35));
  CKND2D1BWP g2742(.A1 (a[5]), .A2 (b[7]), .ZN (n_15));
  CKND2D1BWP g2743(.A1 (a[8]), .A2 (b[7]), .ZN (n_34));
  ND2D1BWP g2744(.A1 (a[2]), .A2 (b[5]), .ZN (n_32));
  AN2XD1BWP g2745(.A1 (a[3]), .A2 (b[7]), .Z (n_14));
  CKND2D1BWP g2746(.A1 (a[5]), .A2 (b[4]), .ZN (n_31));
  CKND2D1BWP g2747(.A1 (a[7]), .A2 (b[8]), .ZN (n_30));
  ND2D1BWP g2748(.A1 (a[8]), .A2 (b[4]), .ZN (n_29));
  ND2D2BWP g2749(.A1 (a[1]), .A2 (b[8]), .ZN (n_27));
  CKND2D1BWP g2750(.A1 (p4[1]), .A2 (p5), .ZN (n_26));
  ND2D1BWP g2751(.A1 (a[8]), .A2 (b[5]), .ZN (n_25));
  CKND2D1BWP g2752(.A1 (a[7]), .A2 (b[2]), .ZN (n_24));
  AN2XD1BWP g2753(.A1 (a[8]), .A2 (b[6]), .Z (n_13));
  ND2D1BWP g2754(.A1 (a[3]), .A2 (b[6]), .ZN (n_23));
  ND2D1BWP g2755(.A1 (a[6]), .A2 (b[1]), .ZN (n_22));
  ND2D1BWP g2756(.A1 (a[6]), .A2 (b[6]), .ZN (n_12));
  ND2D1BWP g2757(.A1 (a[4]), .A2 (b[3]), .ZN (n_20));
  CKND2D1BWP g2758(.A1 (a[4]), .A2 (b[4]), .ZN (n_11));
  CKND2D1BWP g2759(.A1 (a[4]), .A2 (b[8]), .ZN (n_10));
  CKND2D1BWP g2760(.A1 (a[4]), .A2 (b[6]), .ZN (n_9));
  XNR2D1BWP g831(.A1 (n_276), .A2 (n_138), .ZN (n_7));
  XNR2D1BWP g2764(.A1 (n_60), .A2 (n_279), .ZN (n_5));
  OA21D1BWP g2765(.A1 (n_101), .A2 (n_111), .B (n_112), .Z (n_4));
  AN2XD1BWP g2766(.A1 (a[1]), .A2 (b[6]), .Z (n_3));
  INR2D1BWP g2768(.A1 (n_8), .B1 (n_36), .ZN (n_1));
  OR2XD1BWP g2769(.A1 (p1[4]), .A2 (\p3[2] ), .Z (n_0));
  BUFFD16BWP g2770(.I (n_208), .Z (c5[6]));
  BUFFD16BWP g2771(.I (n_208), .Z (c5[6]));
  BUFFD16BWP g2772(.I (n_207), .Z (s5[5]));
  BUFFD16BWP g2773(.I (n_207), .Z (s5[5]));
  XOR3D1BWP g2786(.A1 (n_197), .A2 (n_195), .A3 (n_192), .Z (n_252));
  XOR3D1BWP g2809(.A1 (n_132), .A2 (n_278), .A3 (n_136), .Z (n_275));
  XOR3D1BWP g2810(.A1 (n_29), .A2 (n_61), .A3 (n_105), .Z (n_276));
  XOR3D1BWP g2811(.A1 (n_25), .A2 (n_54), .A3 (n_102), .Z (n_277));
  XOR3D1BWP g2812(.A1 (n_283), .A2 (n_281), .A3 (n_76), .Z (n_278));
  CKXOR2D1BWP g2813(.A1 (n_50), .A2 (n_98), .Z (n_279));
  CKXOR2D2BWP g2814(.A1 (n_85), .A2 (n_285), .Z (q[3]));
  XNR3D1BWP g2815(.A1 (n_63), .A2 (n_28), .A3 (n_23), .ZN (n_281));
  XOR3D1BWP g2816(.A1 (n_59), .A2 (n_57), .A3 (n_35), .Z (n_282));
  XOR3D1BWP g2817(.A1 (n_49), .A2 (n_55), .A3 (n_31), .Z (n_283));
  XNR3D1BWP g2818(.A1 (n_22), .A2 (n_20), .A3 (n_62), .ZN (n_284));
  XOR3D1BWP g2819(.A1 (p3), .A2 (p1[2]), .A3 (\p2[1] ), .Z (n_285));
  XOR3D1BWP g2820(.A1 (n_51), .A2 (n_48), .A3 (n_77), .Z (n_286));
  XOR3D1BWP g2821(.A1 (n_73), .A2 (n_91), .A3 (n_284), .Z (n_287));
endmodule

module wallace_2(a, b, q);
  input [8:1] a, b;
  output [16:1] q;
  wire [8:1] a, b;
  wire [16:1] q;
  wire [15:1] p1;
  wire [15:1] p4;
  wire [15:1] c5;
  wire [15:1] s5;
  wire c_128, c_135, n_0, n_1, n_2, n_4, n_5, n_6;
  wire n_7, n_8, n_9, n_10, n_11, n_12, n_13, n_14;
  wire n_15, n_16, n_17, n_18, n_19, n_20, n_21, n_22;
  wire n_23, n_24, n_25, n_26, n_27, n_28, n_29, n_30;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_39, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_66, n_67, n_68, n_69, n_70, n_71, n_72, n_73;
  wire n_74, n_75, n_76, n_77, n_78, n_79, n_84, n_85;
  wire n_86, n_87, n_88, n_89, n_91, n_92, n_93, n_95;
  wire n_96, n_98, n_99, n_100, n_101, n_102, n_104, n_105;
  wire n_106, n_107, n_108, n_109, n_112, n_113, n_118, n_119;
  wire n_120, n_121, n_122, n_123, n_127, n_128, n_129, n_130;
  wire n_131, n_132, n_133, n_134, n_135, n_136, n_137, n_138;
  wire n_140, n_141, n_143, n_144, n_145, n_147, n_148, n_149;
  wire n_150, n_151, n_152, n_153, n_155, n_156, n_157, n_159;
  wire n_160, n_161, n_162, n_163, n_164, n_165, n_166, n_167;
  wire n_168, n_169, n_170, n_171, n_172, n_173, n_174, n_175;
  wire n_176, n_177, n_178, n_179, n_180, n_181, n_182, n_183;
  wire n_184, n_186, n_187, n_189, n_190, n_192, n_193, n_195;
  wire n_196, n_228, n_238, n_239, n_240, n_241, n_242, n_243;
  wire n_244, n_245, n_246, n_247, n_248, \p2[1] , \p2[3] , p3;
  wire \p3[2] , p5, s2, s_127, s_134, s_137;
  HA1D0BWP g799(.A (n_192), .B (n_193), .CO (n_196), .S (n_195));
  XOR3D1BWP g800(.A1 (s_137), .A2 (c_135), .A3 (s_134), .Z (n_193));
  MAOI222D1BWP g801(.A (n_228), .B (n_183), .C (n_190), .ZN (n_192));
  CKND1BWP g802(.I (n_228), .ZN (s_127));
  MOAI22D0BWP g803(.A1 (\p3[2] ), .A2 (n_189), .B1 (\p3[2] ), .B2
       (n_189), .ZN (s_134));
  CKND1BWP g805(.I (n_190), .ZN (c_128));
  MAOI222D1BWP g806(.A (p3), .B (p1[2]), .C (\p2[1] ), .ZN (n_190));
  MAOI222D1BWP g807(.A (n_184), .B (n_181), .C (n_186), .ZN (c_135));
  MOAI22D0BWP g808(.A1 (p4[1]), .A2 (n_187), .B1 (n_187), .B2 (p4[1]),
       .ZN (s_137));
  MAOI22D0BWP g809(.A1 (n_182), .A2 (p1[4]), .B1 (p1[4]), .B2 (n_182),
       .ZN (n_189));
  CKND1BWP g811(.I (n_187), .ZN (p5));
  AN2XD1BWP g812(.A1 (a[3]), .A2 (b[1]), .Z (p3));
  AN2XD1BWP g813(.A1 (a[3]), .A2 (b[3]), .Z (\p3[2] ));
  ND2D1BWP g814(.A1 (a[5]), .A2 (b[1]), .ZN (n_187));
  AN2XD1BWP g815(.A1 (a[1]), .A2 (b[3]), .Z (p1[2]));
  AN2XD1BWP g816(.A1 (a[4]), .A2 (b[2]), .Z (p4[1]));
  ND2D1BWP g817(.A1 (a[3]), .A2 (b[2]), .ZN (n_186));
  INVD1BWP g819(.I (n_183), .ZN (s2));
  CKND1BWP g820(.I (n_182), .ZN (\p2[3] ));
  AN2XD1BWP g822(.A1 (a[2]), .A2 (b[2]), .Z (\p2[1] ));
  ND2D1BWP g823(.A1 (a[1]), .A2 (b[4]), .ZN (n_184));
  ND2D1BWP g824(.A1 (a[4]), .A2 (b[1]), .ZN (n_183));
  ND2D1BWP g825(.A1 (a[2]), .A2 (b[4]), .ZN (n_182));
  ND2D1BWP g827(.A1 (a[2]), .A2 (b[3]), .ZN (n_181));
  AN2XD1BWP g2(.A1 (a[1]), .A2 (b[5]), .Z (p1[4]));
  MOAI22D0BWP g2568(.A1 (n_85), .A2 (n_180), .B1 (n_85), .B2 (n_180),
       .ZN (q[15]));
  MOAI22D0BWP g2569(.A1 (n_138), .A2 (n_179), .B1 (n_138), .B2 (n_179),
       .ZN (n_180));
  FA1D0BWP g2570(.A (n_178), .B (n_156), .CI (n_239), .CO (n_179), .S
       (q[14]));
  FA1D0BWP g2571(.A (n_177), .B (n_157), .CI (n_160), .CO (n_178), .S
       (q[13]));
  FA1D0BWP g2572(.A (n_176), .B (n_161), .CI (n_167), .CO (n_177), .S
       (q[12]));
  FA1D0BWP g2573(.A (n_175), .B (n_169), .CI (n_168), .CO (n_176), .S
       (q[11]));
  FA1D0BWP g2574(.A (n_174), .B (n_165), .CI (n_170), .CO (n_175), .S
       (q[10]));
  FA1D0BWP g2575(.A (n_173), .B (n_166), .CI (n_162), .CO (n_174), .S
       (q[9]));
  FA1D0BWP g2576(.A (n_172), .B (n_163), .CI (n_149), .CO (n_173), .S
       (q[8]));
  MOAI22D0BWP g2577(.A1 (n_159), .A2 (n_164), .B1 (n_159), .B2 (n_164),
       .ZN (q[7]));
  IOA21D1BWP g2578(.A1 (n_148), .A2 (n_238), .B (n_171), .ZN (n_172));
  OAI21D1BWP g2579(.A1 (n_148), .A2 (n_238), .B (n_159), .ZN (n_171));
  FA1D0BWP g2580(.A (n_152), .B (n_105), .CI (n_151), .CO (n_169), .S
       (n_170));
  FA1D0BWP g2581(.A (n_5), .B (n_150), .CI (n_108), .CO (n_167), .S
       (n_168));
  FA1D0BWP g2582(.A (n_143), .B (n_109), .CI (n_153), .CO (n_165), .S
       (n_166));
  FA1D0BWP g2583(.A (n_144), .B (n_137), .CI (n_0), .CO (n_162), .S
       (n_163));
  FA1D0BWP g2584(.A (n_140), .B (n_107), .CI (n_136), .CO (n_160), .S
       (n_161));
  XNR2D1BWP g2585(.A1 (n_238), .A2 (n_148), .ZN (n_164));
  NR2D1BWP g2587(.A1 (n_127), .A2 (n_155), .ZN (n_159));
  FA1D0BWP g2589(.A (n_131), .B (n_134), .CI (n_106), .CO (n_156), .S
       (n_157));
  CKXOR2D1BWP g2590(.A1 (n_147), .A2 (c5[6]), .Z (n_155));
  FA1D0BWP g2592(.A (n_119), .B (n_133), .CI (n_4), .CO (n_152), .S
       (n_153));
  FA1D0BWP g2593(.A (n_132), .B (n_121), .CI (n_1), .CO (n_150), .S
       (n_151));
  NR2D1BWP g2594(.A1 (n_145), .A2 (n_141), .ZN (n_149));
  INR2D1BWP g2595(.A1 (c5[6]), .B1 (n_147), .ZN (n_148));
  FA1D1BWP g2598(.A (n_128), .B (n_66), .CI (n_12), .CO (n_145), .S
       (n_147));
  FA1D0BWP g2599(.A (n_248), .B (n_118), .CI (n_2), .CO (n_143), .S
       (n_144));
  XOR3D1BWP g2601(.A1 (n_112), .A2 (n_129), .A3 (n_242), .Z (n_141));
  MAOI222D1BWP g2603(.A (n_240), .B (n_95), .C (n_120), .ZN (n_140));
  MAOI222D0BWP g2605(.A (n_135), .B (n_79), .C (n_123), .ZN (n_138));
  MAOI222D1BWP g2606(.A (n_129), .B (n_112), .C (n_242), .ZN (n_137));
  MOAI22D0BWP g2607(.A1 (n_77), .A2 (n_241), .B1 (n_77), .B2 (n_241),
       .ZN (n_136));
  HA1D0BWP g2608(.A (n_45), .B (n_122), .CO (n_135), .S (n_134));
  FA1D0BWP g2609(.A (n_91), .B (n_68), .CI (n_71), .CO (n_132), .S
       (n_133));
  INR2XD0BWP g2610(.A1 (n_77), .B1 (n_241), .ZN (n_131));
  CKXOR2D1BWP g2611(.A1 (s5[5]), .A2 (n_113), .Z (q[5]));
  CKXOR2D1BWP g2612(.A1 (n_120), .A2 (n_95), .Z (n_130));
  FA1D1BWP g2617(.A (n_88), .B (n_246), .CI (n_67), .CO (n_129), .S
       (n_128));
  ND2D1BWP g2618(.A1 (s5[5]), .A2 (n_113), .ZN (n_127));
  FA1D0BWP g2626(.A (n_72), .B (n_11), .CI (n_36), .CO (n_123), .S
       (n_122));
  MOAI22D0BWP g2627(.A1 (n_74), .A2 (n_84), .B1 (n_74), .B2 (n_84), .ZN
       (q[4]));
  MOAI22D0BWP g2628(.A1 (n_86), .A2 (n_98), .B1 (n_86), .B2 (n_98), .ZN
       (n_121));
  MAOI222D1BWP g2629(.A (n_245), .B (n_69), .C (n_104), .ZN (n_119));
  MAOI222D1BWP g2630(.A (n_99), .B (n_52), .C (n_75), .ZN (n_120));
  MAOI222D1BWP g2631(.A (n_92), .B (n_247), .C (n_101), .ZN (n_118));
  INR2D1BWP g2636(.A1 (n_74), .B1 (n_84), .ZN (n_113));
  MAOI22D0BWP g2637(.A1 (n_33), .A2 (n_70), .B1 (n_33), .B2 (n_70), .ZN
       (n_112));
  MAOI222D1BWP g2640(.A (n_100), .B (n_27), .C (n_56), .ZN (n_109));
  MAOI222D1BWP g2641(.A (n_89), .B (n_49), .C (n_58), .ZN (n_108));
  MAOI222D1BWP g2642(.A (n_96), .B (n_59), .C (n_31), .ZN (n_107));
  MAOI222D1BWP g2643(.A (n_93), .B (n_53), .C (n_28), .ZN (n_106));
  MAOI222D1BWP g2644(.A (n_102), .B (n_60), .C (n_50), .ZN (n_105));
  CKND1BWP g2648(.I (n_98), .ZN (n_99));
  INVD1BWP g2652(.I (n_87), .ZN (n_91));
  FA1D0BWP g2654(.A (n_14), .B (n_35), .CI (n_39), .CO (n_102), .S
       (n_104));
  FA1D0BWP g2655(.A (n_44), .B (n_41), .CI (n_9), .CO (n_100), .S
       (n_101));
  FA1D0BWP g2656(.A (n_21), .B (n_43), .CI (n_37), .CO (n_96), .S
       (n_98));
  FA1D0BWP g2657(.A (n_18), .B (n_10), .CI (n_8), .CO (n_93), .S
       (n_95));
  FA1D0BWP g2658(.A (n_16), .B (n_40), .CI (n_38), .CO (n_92), .S
       (n_88));
  FA1D0BWP g2659(.A (n_20), .B (n_42), .CI (n_7), .CO (n_89), .S
       (n_87));
  MOAI22D0BWP g2660(.A1 (n_76), .A2 (n_73), .B1 (n_76), .B2 (n_73), .ZN
       (q[3]));
  MUX2ND0BWP g2661(.I0 (n_51), .I1 (n_52), .S (n_75), .ZN (n_86));
  MAOI22D0BWP g2662(.A1 (n_34), .A2 (n_78), .B1 (n_34), .B2 (n_78), .ZN
       (n_85));
  INR2XD0BWP g2663(.A1 (n_78), .B1 (n_34), .ZN (q[16]));
  IND2D1BWP g2664(.A1 (n_73), .B1 (n_76), .ZN (n_84));
  HA1D0BWP g2669(.A (n_13), .B (n_17), .CO (n_78), .S (n_79));
  HA1D0BWP g2670(.A (n_19), .B (n_22), .CO (n_72), .S (n_77));
  HA1D0BWP g2671(.A (n_48), .B (n_46), .CO (n_76), .S (q[2]));
  HA1D0BWP g2672(.A (n_47), .B (n_15), .CO (n_75), .S (n_71));
  XOR3D1BWP g2673(.A1 (s2), .A2 (c_128), .A3 (s_127), .Z (n_74));
  XNR3D1BWP g2674(.A1 (p1[2]), .A2 (\p2[1] ), .A3 (p3), .ZN (n_73));
  CKND1BWP g2675(.I (n_6), .ZN (n_69));
  MAOI222D1BWP g2676(.A (n_61), .B (n_23), .C (n_25), .ZN (n_70));
  MAOI222D1BWP g2677(.A (n_62), .B (n_29), .C (n_26), .ZN (n_68));
  MAOI222D0BWP g2678(.A (n_32), .B (n_54), .C (n_57), .ZN (n_6));
  MAOI222D1BWP g2679(.A (\p2[3] ), .B (\p3[2] ), .C (p1[4]), .ZN
       (n_67));
  MAOI222D1BWP g2680(.A (s_137), .B (c_135), .C (s_134), .ZN (n_66));
  CKND1BWP g2684(.I (n_54), .ZN (n_55));
  CKND1BWP g2685(.I (n_51), .ZN (n_52));
  AN2XD1BWP g2686(.A1 (a[1]), .A2 (b[2]), .Z (n_48));
  AN2XD1BWP g2687(.A1 (a[2]), .A2 (b[8]), .Z (n_47));
  ND2D1BWP g2688(.A1 (a[2]), .A2 (b[7]), .ZN (n_62));
  AN2XD1BWP g2689(.A1 (a[2]), .A2 (b[1]), .Z (n_46));
  ND2D1BWP g2690(.A1 (a[5]), .A2 (b[2]), .ZN (n_61));
  AN2XD1BWP g2691(.A1 (a[6]), .A2 (b[8]), .Z (n_45));
  ND2D1BWP g2692(.A1 (a[5]), .A2 (b[3]), .ZN (n_44));
  ND2D1BWP g2693(.A1 (a[7]), .A2 (b[3]), .ZN (n_60));
  ND2D1BWP g2694(.A1 (a[7]), .A2 (b[5]), .ZN (n_59));
  ND2D1BWP g2695(.A1 (a[8]), .A2 (b[3]), .ZN (n_58));
  ND2D1BWP g2696(.A1 (a[6]), .A2 (b[5]), .ZN (n_43));
  ND2D1BWP g2697(.A1 (a[3]), .A2 (b[5]), .ZN (n_57));
  ND2D1BWP g2698(.A1 (a[6]), .A2 (b[4]), .ZN (n_42));
  CKND2D1BWP g2699(.A1 (a[8]), .A2 (b[1]), .ZN (n_56));
  ND2D1BWP g2700(.A1 (a[1]), .A2 (b[7]), .ZN (n_54));
  ND2D1BWP g2701(.A1 (a[6]), .A2 (b[2]), .ZN (n_41));
  ND2D1BWP g2702(.A1 (a[3]), .A2 (b[4]), .ZN (n_40));
  CKND2D1BWP g2703(.A1 (a[4]), .A2 (b[5]), .ZN (n_39));
  ND2D1BWP g2704(.A1 (a[7]), .A2 (b[6]), .ZN (n_53));
  CKND2D1BWP g2705(.A1 (a[1]), .A2 (b[6]), .ZN (n_38));
  CKND2D1BWP g2706(.A1 (a[3]), .A2 (b[8]), .ZN (n_51));
  CKND2D1BWP g2707(.A1 (a[4]), .A2 (b[7]), .ZN (n_37));
  ND2D1BWP g2708(.A1 (a[8]), .A2 (b[2]), .ZN (n_50));
  ND2D1BWP g2709(.A1 (a[7]), .A2 (b[4]), .ZN (n_49));
  AN2XD1BWP g2710(.A1 (a[7]), .A2 (b[7]), .Z (n_36));
  CKND2D1BWP g2711(.A1 (a[6]), .A2 (b[3]), .ZN (n_35));
  CKND1BWP g2712(.I (n_29), .ZN (n_30));
  CKND1BWP g2713(.I (n_23), .ZN (n_24));
  AN2XD1BWP g2714(.A1 (a[1]), .A2 (b[1]), .Z (q[1]));
  CKND2D1BWP g2715(.A1 (a[8]), .A2 (b[8]), .ZN (n_34));
  AN2XD1BWP g2716(.A1 (a[6]), .A2 (b[7]), .Z (n_22));
  CKND2D1BWP g2717(.A1 (a[5]), .A2 (b[6]), .ZN (n_21));
  ND2D1BWP g2718(.A1 (a[7]), .A2 (b[1]), .ZN (n_33));
  CKND2D1BWP g2719(.A1 (a[5]), .A2 (b[5]), .ZN (n_20));
  AN2XD1BWP g2720(.A1 (a[5]), .A2 (b[8]), .Z (n_19));
  ND2D1BWP g2721(.A1 (a[2]), .A2 (b[6]), .ZN (n_32));
  CKND2D1BWP g2722(.A1 (a[5]), .A2 (b[7]), .ZN (n_18));
  AN2XD1BWP g2723(.A1 (a[8]), .A2 (b[7]), .Z (n_17));
  ND2D1BWP g2724(.A1 (a[2]), .A2 (b[5]), .ZN (n_16));
  AN2XD1BWP g2725(.A1 (a[3]), .A2 (b[7]), .Z (n_15));
  CKND2D1BWP g2726(.A1 (a[5]), .A2 (b[4]), .ZN (n_14));
  AN2XD1BWP g2727(.A1 (a[7]), .A2 (b[8]), .Z (n_13));
  ND2D1BWP g2728(.A1 (a[8]), .A2 (b[4]), .ZN (n_31));
  ND2D1BWP g2729(.A1 (a[1]), .A2 (b[8]), .ZN (n_29));
  ND2D1BWP g2730(.A1 (p4[1]), .A2 (p5), .ZN (n_12));
  ND2D1BWP g2731(.A1 (a[8]), .A2 (b[5]), .ZN (n_28));
  CKND2D1BWP g2732(.A1 (a[7]), .A2 (b[2]), .ZN (n_27));
  AN2XD1BWP g2733(.A1 (a[8]), .A2 (b[6]), .Z (n_11));
  CKND2D1BWP g2734(.A1 (a[3]), .A2 (b[6]), .ZN (n_26));
  ND2D1BWP g2735(.A1 (a[6]), .A2 (b[1]), .ZN (n_25));
  ND2D1BWP g2736(.A1 (a[6]), .A2 (b[6]), .ZN (n_10));
  ND2D1BWP g2737(.A1 (a[4]), .A2 (b[3]), .ZN (n_23));
  ND2D1BWP g2738(.A1 (a[4]), .A2 (b[4]), .ZN (n_9));
  CKND2D1BWP g2739(.A1 (a[4]), .A2 (b[8]), .ZN (n_8));
  CKND2D1BWP g2740(.A1 (a[4]), .A2 (b[6]), .ZN (n_7));
  XNR2D1BWP g828(.A1 (n_240), .A2 (n_130), .ZN (n_5));
  XNR2D1BWP g2741(.A1 (n_50), .A2 (n_244), .ZN (n_4));
  XNR3D1BWP g2743(.A1 (n_56), .A2 (n_27), .A3 (n_100), .ZN (n_2));
  XNR2D1BWP g2744(.A1 (n_58), .A2 (n_243), .ZN (n_1));
  INR2D1BWP g2745(.A1 (n_70), .B1 (n_33), .ZN (n_0));
  BUFFD16BWP g2746(.I (n_196), .Z (c5[6]));
  BUFFD16BWP g2747(.I (n_196), .Z (c5[6]));
  BUFFD16BWP g2748(.I (n_195), .Z (s5[5]));
  BUFFD16BWP g2749(.I (n_195), .Z (s5[5]));
  XOR3D1BWP g2750(.A1 (n_186), .A2 (n_184), .A3 (n_181), .Z (n_228));
  CKXOR2D2BWP g2759(.A1 (n_127), .A2 (n_155), .Z (q[6]));
  CKXOR2D2BWP g2760(.A1 (n_145), .A2 (n_141), .Z (n_238));
  XOR3D1BWP g2761(.A1 (n_123), .A2 (n_79), .A3 (n_135), .Z (n_239));
  XOR3D1BWP g2762(.A1 (n_31), .A2 (n_59), .A3 (n_96), .Z (n_240));
  XOR3D1BWP g2763(.A1 (n_28), .A2 (n_53), .A3 (n_93), .Z (n_241));
  XOR3D1BWP g2764(.A1 (n_101), .A2 (n_247), .A3 (n_92), .Z (n_242));
  CKXOR2D1BWP g2765(.A1 (n_49), .A2 (n_89), .Z (n_243));
  CKXOR2D1BWP g2766(.A1 (n_60), .A2 (n_102), .Z (n_244));
  XNR3D1BWP g2767(.A1 (n_30), .A2 (n_62), .A3 (n_26), .ZN (n_245));
  XNR3D1BWP g2768(.A1 (n_24), .A2 (n_61), .A3 (n_25), .ZN (n_246));
  XNR3D1BWP g2769(.A1 (n_55), .A2 (n_32), .A3 (n_57), .ZN (n_247));
  XOR3D1BWP g2770(.A1 (n_104), .A2 (n_6), .A3 (n_245), .Z (n_248));
endmodule

module wallace_3(a, b, q);
  input [8:1] a, b;
  output [16:1] q;
  wire [8:1] a, b;
  wire [16:1] q;
  wire [15:1] p1;
  wire [15:1] p4;
  wire [15:1] c5;
  wire [15:1] s5;
  wire c_128, c_135, n_0, n_1, n_2, n_3, n_4, n_5;
  wire n_6, n_7, n_8, n_9, n_10, n_11, n_12, n_13;
  wire n_14, n_15, n_16, n_17, n_18, n_19, n_20, n_21;
  wire n_22, n_23, n_24, n_25, n_26, n_27, n_28, n_29;
  wire n_30, n_31, n_32, n_33, n_34, n_35, n_36, n_37;
  wire n_38, n_39, n_40, n_41, n_42, n_43, n_44, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63, n_64, n_65, n_66, n_67, n_68, n_69;
  wire n_70, n_71, n_72, n_73, n_74, n_75, n_76, n_77;
  wire n_78, n_79, n_80, n_81, n_83, n_84, n_86, n_87;
  wire n_89, n_90, n_91, n_92, n_94, n_96, n_97, n_98;
  wire n_99, n_100, n_101, n_103, n_109, n_110, n_111, n_112;
  wire n_113, n_114, n_115, n_116, n_121, n_122, n_123, n_124;
  wire n_125, n_126, n_127, n_128, n_129, n_130, n_131, n_133;
  wire n_134, n_135, n_136, n_137, n_138, n_139, n_141, n_142;
  wire n_144, n_145, n_146, n_147, n_148, n_149, n_150, n_152;
  wire n_153, n_154, n_155, n_156, n_157, n_158, n_159, n_160;
  wire n_161, n_162, n_163, n_164, n_165, n_166, n_167, n_168;
  wire n_169, n_170, n_171, n_172, n_173, n_174, n_175, n_176;
  wire n_177, n_178, n_179, n_180, n_181, n_182, n_183, n_184;
  wire n_185, n_187, n_188, n_220, n_221, n_222, n_223, n_224;
  wire n_225, n_226, n_227, \p2[1] , \p2[3] , p3, \p3[2] , p5;
  wire s2, s_127, s_134, s_137;
  HA1D0BWP g799(.A (n_183), .B (n_185), .CO (n_188), .S (n_187));
  MOAI22D0BWP g800(.A1 (s_137), .A2 (n_184), .B1 (s_137), .B2 (n_184),
       .ZN (n_185));
  MAOI22D0BWP g801(.A1 (n_181), .A2 (s_134), .B1 (n_181), .B2 (s_134),
       .ZN (n_184));
  MAOI222D1BWP g802(.A (n_182), .B (n_177), .C (n_180), .ZN (n_183));
  CKND1BWP g803(.I (n_182), .ZN (s_127));
  INVD1BWP g804(.I (n_181), .ZN (c_135));
  FA1D0BWP g805(.A (n_176), .B (n_178), .CI (n_175), .CO (n_181), .S
       (n_182));
  XOR3D1BWP g806(.A1 (\p3[2] ), .A2 (\p2[3] ), .A3 (p1[4]), .Z (s_134));
  INVD1BWP g807(.I (n_180), .ZN (c_128));
  MAOI222D0BWP g808(.A (p3), .B (p1[2]), .C (\p2[1] ), .ZN (n_180));
  MUX2ND0BWP g809(.I0 (n_179), .I1 (p5), .S (p4[1]), .ZN (s_137));
  CKND1BWP g810(.I (n_179), .ZN (p5));
  AN2XD1BWP g811(.A1 (a[3]), .A2 (b[1]), .Z (p3));
  AN2XD1BWP g812(.A1 (a[3]), .A2 (b[3]), .Z (\p3[2] ));
  CKND2D1BWP g813(.A1 (a[5]), .A2 (b[1]), .ZN (n_179));
  AN2XD1BWP g814(.A1 (a[1]), .A2 (b[3]), .Z (p1[2]));
  AN2XD1BWP g815(.A1 (a[4]), .A2 (b[2]), .Z (p4[1]));
  ND2D1BWP g816(.A1 (a[3]), .A2 (b[2]), .ZN (n_178));
  INVD1BWP g817(.I (n_177), .ZN (s2));
  AN2XD1BWP g818(.A1 (a[2]), .A2 (b[2]), .Z (\p2[1] ));
  ND2D1BWP g819(.A1 (a[1]), .A2 (b[4]), .ZN (n_176));
  CKND2D1BWP g820(.A1 (a[4]), .A2 (b[1]), .ZN (n_177));
  AN2XD1BWP g821(.A1 (a[2]), .A2 (b[4]), .Z (\p2[3] ));
  AN2XD1BWP g822(.A1 (a[1]), .A2 (b[5]), .Z (p1[4]));
  ND2D1BWP g823(.A1 (a[2]), .A2 (b[3]), .ZN (n_175));
  MOAI22D0BWP g2568(.A1 (n_74), .A2 (n_174), .B1 (n_74), .B2 (n_174),
       .ZN (q[15]));
  MOAI22D0BWP g2569(.A1 (n_136), .A2 (n_173), .B1 (n_136), .B2 (n_173),
       .ZN (n_174));
  FA1D0BWP g2570(.A (n_172), .B (n_153), .CI (n_141), .CO (n_173), .S
       (q[14]));
  FA1D0BWP g2571(.A (n_171), .B (n_154), .CI (n_156), .CO (n_172), .S
       (q[13]));
  FA1D0BWP g2572(.A (n_170), .B (n_157), .CI (n_162), .CO (n_171), .S
       (q[12]));
  FA1D0BWP g2573(.A (n_169), .B (n_163), .CI (n_164), .CO (n_170), .S
       (q[11]));
  FA1D0BWP g2574(.A (n_168), .B (n_160), .CI (n_165), .CO (n_169), .S
       (q[10]));
  FA1D0BWP g2575(.A (n_167), .B (n_161), .CI (n_158), .CO (n_168), .S
       (q[9]));
  FA1D0BWP g2576(.A (n_166), .B (n_159), .CI (n_146), .CO (n_167), .S
       (q[8]));
  FA1D0BWP g2577(.A (n_155), .B (n_220), .CI (n_145), .CO (n_166), .S
       (q[7]));
  FA1D0BWP g2578(.A (n_149), .B (n_98), .CI (n_148), .CO (n_164), .S
       (n_165));
  FA1D0BWP g2579(.A (n_3), .B (n_147), .CI (n_99), .CO (n_162), .S
       (n_163));
  FA1D0BWP g2580(.A (n_137), .B (n_97), .CI (n_150), .CO (n_160), .S
       (n_161));
  FA1D0BWP g2581(.A (n_2), .B (n_135), .CI (n_112), .CO (n_158), .S
       (n_159));
  FA1D0BWP g2582(.A (n_139), .B (n_100), .CI (n_134), .CO (n_156), .S
       (n_157));
  MOAI22D0BWP g2583(.A1 (n_121), .A2 (n_152), .B1 (n_121), .B2 (n_152),
       .ZN (q[6]));
  INR2D0BWP g2584(.A1 (n_152), .B1 (n_121), .ZN (n_155));
  FA1D0BWP g2585(.A (n_127), .B (n_130), .CI (n_101), .CO (n_153), .S
       (n_154));
  MOAI22D0BWP g2586(.A1 (c5[6]), .A2 (n_144), .B1 (c5[6]), .B2 (n_144),
       .ZN (n_152));
  FA1D0BWP g2588(.A (n_109), .B (n_129), .CI (n_1), .CO (n_149), .S
       (n_150));
  FA1D0BWP g2589(.A (n_128), .B (n_111), .CI (n_0), .CO (n_147), .S
       (n_148));
  NR2D1BWP g2590(.A1 (n_142), .A2 (n_221), .ZN (n_146));
  INR2D1BWP g2591(.A1 (c5[6]), .B1 (n_144), .ZN (n_145));
  FA1D0BWP g2595(.A (n_122), .B (n_58), .CI (n_9), .CO (n_142), .S
       (n_144));
  MOAI22D0BWP g2596(.A1 (n_116), .A2 (n_138), .B1 (n_116), .B2 (n_138),
       .ZN (n_141));
  MAOI222D1BWP g2600(.A (n_222), .B (n_86), .C (n_110), .ZN (n_139));
  MAOI22D0BWP g2601(.A1 (n_59), .A2 (n_131), .B1 (n_59), .B2 (n_131),
       .ZN (n_138));
  MAOI222D1BWP g2602(.A (n_225), .B (n_123), .C (n_224), .ZN (n_137));
  MAOI222D1BWP g2603(.A (n_131), .B (n_116), .C (n_70), .ZN (n_136));
  MAOI222D1BWP g2604(.A (n_125), .B (n_115), .C (n_124), .ZN (n_135));
  MOAI22D0BWP g2605(.A1 (n_69), .A2 (n_223), .B1 (n_69), .B2 (n_223),
       .ZN (n_134));
  CKXOR2D1BWP g2606(.A1 (n_225), .A2 (n_123), .Z (n_133));
  HA1D0BWP g2608(.A (n_42), .B (n_113), .CO (n_131), .S (n_130));
  FA1D0BWP g2609(.A (n_83), .B (n_61), .CI (n_63), .CO (n_128), .S
       (n_129));
  INR2D1BWP g2610(.A1 (n_69), .B1 (n_223), .ZN (n_127));
  CKXOR2D1BWP g2611(.A1 (s5[5]), .A2 (n_103), .Z (q[5]));
  CKXOR2D1BWP g2612(.A1 (n_110), .A2 (n_86), .Z (n_126));
  FA1D0BWP g2615(.A (n_78), .B (n_71), .CI (n_60), .CO (n_125), .S
       (n_122));
  FA1D0BWP g2616(.A (n_77), .B (n_80), .CI (n_79), .CO (n_123), .S
       (n_124));
  ND2D1BWP g2617(.A1 (s5[5]), .A2 (n_103), .ZN (n_121));
  INVD1BWP g2624(.I (n_114), .ZN (n_115));
  FA1D0BWP g2625(.A (n_64), .B (n_8), .CI (n_31), .CO (n_116), .S
       (n_113));
  HA1D0BWP g2626(.A (n_17), .B (n_62), .CO (n_112), .S (n_114));
  MOAI22D0BWP g2627(.A1 (n_66), .A2 (n_73), .B1 (n_66), .B2 (n_73), .ZN
       (q[4]));
  MOAI22D0BWP g2628(.A1 (n_75), .A2 (n_89), .B1 (n_75), .B2 (n_89), .ZN
       (n_111));
  MAOI222D1BWP g2629(.A (n_72), .B (n_91), .C (n_96), .ZN (n_109));
  MAOI222D1BWP g2630(.A (n_90), .B (n_49), .C (n_67), .ZN (n_110));
  INR2XD0BWP g2636(.A1 (n_66), .B1 (n_73), .ZN (n_103));
  MAOI222D0BWP g2638(.A (n_84), .B (n_50), .C (n_24), .ZN (n_101));
  MAOI222D1BWP g2639(.A (n_87), .B (n_53), .C (n_26), .ZN (n_100));
  MAOI222D0BWP g2640(.A (n_81), .B (n_46), .C (n_52), .ZN (n_99));
  MAOI222D1BWP g2641(.A (n_94), .B (n_54), .C (n_47), .ZN (n_98));
  MAOI222D1BWP g2642(.A (n_92), .B (n_23), .C (n_51), .ZN (n_97));
  CKND1BWP g2645(.I (n_89), .ZN (n_90));
  INVD1BWP g2648(.I (n_76), .ZN (n_83));
  FA1D0BWP g2650(.A (n_10), .B (n_30), .CI (n_34), .CO (n_94), .S
       (n_96));
  FA1D0BWP g2651(.A (n_41), .B (n_36), .CI (n_6), .CO (n_92), .S
       (n_80));
  FA1D0BWP g2652(.A (n_14), .B (n_39), .CI (n_37), .CO (n_91), .S
       (n_79));
  FA1D0BWP g2653(.A (n_18), .B (n_40), .CI (n_32), .CO (n_87), .S
       (n_89));
  FA1D0BWP g2654(.A (n_13), .B (n_7), .CI (n_5), .CO (n_84), .S (n_86));
  FA1D0BWP g2655(.A (n_12), .B (n_35), .CI (n_33), .CO (n_77), .S
       (n_78));
  FA1D0BWP g2656(.A (n_16), .B (n_38), .CI (n_4), .CO (n_81), .S
       (n_76));
  MOAI22D0BWP g2657(.A1 (n_68), .A2 (n_65), .B1 (n_68), .B2 (n_65), .ZN
       (q[3]));
  MUX2ND0BWP g2658(.I0 (n_48), .I1 (n_49), .S (n_67), .ZN (n_75));
  MAOI22D0BWP g2659(.A1 (n_29), .A2 (n_57), .B1 (n_29), .B2 (n_57), .ZN
       (n_74));
  INR2D1BWP g2660(.A1 (n_57), .B1 (n_29), .ZN (q[16]));
  IND2D1BWP g2661(.A1 (n_65), .B1 (n_68), .ZN (n_73));
  XOR3D1BWP g2662(.A1 (n_22), .A2 (n_25), .A3 (n_56), .Z (n_72));
  XOR3D1BWP g2663(.A1 (n_21), .A2 (n_20), .A3 (n_55), .Z (n_71));
  INVD1BWP g2664(.I (n_59), .ZN (n_70));
  HA1D0BWP g2665(.A (n_15), .B (n_19), .CO (n_64), .S (n_69));
  HA1D0BWP g2666(.A (n_45), .B (n_43), .CO (n_68), .S (q[2]));
  HA1D0BWP g2667(.A (n_44), .B (n_11), .CO (n_67), .S (n_63));
  XOR3D1BWP g2668(.A1 (s2), .A2 (c_128), .A3 (s_127), .Z (n_66));
  XNR3D1BWP g2669(.A1 (p1[2]), .A2 (\p2[1] ), .A3 (p3), .ZN (n_65));
  MAOI222D0BWP g2670(.A (n_55), .B (n_20), .C (n_21), .ZN (n_62));
  MAOI222D1BWP g2671(.A (n_56), .B (n_25), .C (n_22), .ZN (n_61));
  MAOI222D1BWP g2672(.A (\p2[3] ), .B (\p3[2] ), .C (p1[4]), .ZN
       (n_60));
  MAOI222D1BWP g2673(.A (s_137), .B (c_135), .C (s_134), .ZN (n_58));
  XNR2D1BWP g2674(.A1 (n_27), .A2 (n_28), .ZN (n_59));
  NR2XD0BWP g2675(.A1 (n_27), .A2 (n_28), .ZN (n_57));
  CKND1BWP g2676(.I (n_48), .ZN (n_49));
  AN2XD1BWP g2677(.A1 (a[1]), .A2 (b[2]), .Z (n_45));
  AN2XD1BWP g2678(.A1 (a[2]), .A2 (b[8]), .Z (n_44));
  ND2D1BWP g2679(.A1 (a[2]), .A2 (b[7]), .ZN (n_56));
  AN2XD1BWP g2680(.A1 (a[2]), .A2 (b[1]), .Z (n_43));
  ND2D1BWP g2681(.A1 (a[5]), .A2 (b[2]), .ZN (n_55));
  AN2XD1BWP g2682(.A1 (a[6]), .A2 (b[8]), .Z (n_42));
  CKND2D1BWP g2683(.A1 (a[5]), .A2 (b[3]), .ZN (n_41));
  ND2D1BWP g2684(.A1 (a[7]), .A2 (b[3]), .ZN (n_54));
  ND2D1BWP g2685(.A1 (a[7]), .A2 (b[5]), .ZN (n_53));
  ND2D1BWP g2686(.A1 (a[8]), .A2 (b[3]), .ZN (n_52));
  CKND2D1BWP g2687(.A1 (a[6]), .A2 (b[5]), .ZN (n_40));
  CKND2D1BWP g2688(.A1 (a[3]), .A2 (b[5]), .ZN (n_39));
  ND2D1BWP g2689(.A1 (a[6]), .A2 (b[4]), .ZN (n_38));
  ND2D1BWP g2690(.A1 (a[8]), .A2 (b[1]), .ZN (n_51));
  CKND2D1BWP g2691(.A1 (a[1]), .A2 (b[7]), .ZN (n_37));
  CKND2D1BWP g2692(.A1 (a[6]), .A2 (b[2]), .ZN (n_36));
  ND2D1BWP g2693(.A1 (a[3]), .A2 (b[4]), .ZN (n_35));
  CKND2D1BWP g2694(.A1 (a[4]), .A2 (b[5]), .ZN (n_34));
  CKND2D1BWP g2695(.A1 (a[7]), .A2 (b[6]), .ZN (n_50));
  ND2D1BWP g2696(.A1 (a[1]), .A2 (b[6]), .ZN (n_33));
  ND2D1BWP g2697(.A1 (a[3]), .A2 (b[8]), .ZN (n_48));
  CKND2D1BWP g2698(.A1 (a[4]), .A2 (b[7]), .ZN (n_32));
  ND2D1BWP g2699(.A1 (a[8]), .A2 (b[2]), .ZN (n_47));
  ND2D1BWP g2700(.A1 (a[7]), .A2 (b[4]), .ZN (n_46));
  AN2XD1BWP g2701(.A1 (a[7]), .A2 (b[7]), .Z (n_31));
  CKND2D1BWP g2702(.A1 (a[6]), .A2 (b[3]), .ZN (n_30));
  AN2XD1BWP g2703(.A1 (a[1]), .A2 (b[1]), .Z (q[1]));
  ND2D1BWP g2704(.A1 (a[8]), .A2 (b[8]), .ZN (n_29));
  AN2XD1BWP g2705(.A1 (a[6]), .A2 (b[7]), .Z (n_19));
  CKND2D1BWP g2706(.A1 (a[5]), .A2 (b[6]), .ZN (n_18));
  AN2XD1BWP g2707(.A1 (a[7]), .A2 (b[1]), .Z (n_17));
  CKND2D1BWP g2708(.A1 (a[5]), .A2 (b[5]), .ZN (n_16));
  AN2XD1BWP g2709(.A1 (a[5]), .A2 (b[8]), .Z (n_15));
  CKND2D1BWP g2710(.A1 (a[2]), .A2 (b[6]), .ZN (n_14));
  CKND2D1BWP g2711(.A1 (a[5]), .A2 (b[7]), .ZN (n_13));
  CKND2D1BWP g2712(.A1 (a[8]), .A2 (b[7]), .ZN (n_28));
  CKND2D1BWP g2713(.A1 (a[2]), .A2 (b[5]), .ZN (n_12));
  AN2XD1BWP g2714(.A1 (a[3]), .A2 (b[7]), .Z (n_11));
  CKND2D1BWP g2715(.A1 (a[5]), .A2 (b[4]), .ZN (n_10));
  CKND2D1BWP g2716(.A1 (a[7]), .A2 (b[8]), .ZN (n_27));
  ND2D1BWP g2717(.A1 (a[8]), .A2 (b[4]), .ZN (n_26));
  ND2D1BWP g2718(.A1 (a[1]), .A2 (b[8]), .ZN (n_25));
  CKND2D1BWP g2719(.A1 (p4[1]), .A2 (p5), .ZN (n_9));
  CKND2D1BWP g2720(.A1 (a[8]), .A2 (b[5]), .ZN (n_24));
  ND2D1BWP g2721(.A1 (a[7]), .A2 (b[2]), .ZN (n_23));
  AN2XD1BWP g2722(.A1 (a[8]), .A2 (b[6]), .Z (n_8));
  CKND2D1BWP g2723(.A1 (a[3]), .A2 (b[6]), .ZN (n_22));
  CKND2D1BWP g2724(.A1 (a[6]), .A2 (b[1]), .ZN (n_21));
  ND2D1BWP g2725(.A1 (a[6]), .A2 (b[6]), .ZN (n_7));
  CKND2D1BWP g2726(.A1 (a[4]), .A2 (b[3]), .ZN (n_20));
  CKND2D1BWP g2727(.A1 (a[4]), .A2 (b[4]), .ZN (n_6));
  CKND2D1BWP g2728(.A1 (a[4]), .A2 (b[8]), .ZN (n_5));
  CKND2D1BWP g2729(.A1 (a[4]), .A2 (b[6]), .ZN (n_4));
  XNR2D1BWP g2(.A1 (n_222), .A2 (n_126), .ZN (n_3));
  XNR2D1BWP g2730(.A1 (n_224), .A2 (n_133), .ZN (n_2));
  XNR2D1BWP g2731(.A1 (n_47), .A2 (n_227), .ZN (n_1));
  XNR2D1BWP g2732(.A1 (n_52), .A2 (n_226), .ZN (n_0));
  BUFFD16BWP g2733(.I (n_188), .Z (c5[6]));
  BUFFD16BWP g2734(.I (n_188), .Z (c5[6]));
  BUFFD16BWP g2735(.I (n_187), .Z (s5[5]));
  BUFFD16BWP g2736(.I (n_187), .Z (s5[5]));
  CKXOR2D2BWP g2737(.A1 (n_142), .A2 (n_221), .Z (n_220));
  XNR3D1BWP g2738(.A1 (n_114), .A2 (n_124), .A3 (n_125), .ZN (n_221));
  XOR3D1BWP g2739(.A1 (n_26), .A2 (n_53), .A3 (n_87), .Z (n_222));
  XOR3D1BWP g2740(.A1 (n_24), .A2 (n_50), .A3 (n_84), .Z (n_223));
  XOR3D1BWP g2741(.A1 (n_51), .A2 (n_23), .A3 (n_92), .Z (n_224));
  XOR3D1BWP g2742(.A1 (n_96), .A2 (n_72), .A3 (n_91), .Z (n_225));
  CKXOR2D1BWP g2743(.A1 (n_46), .A2 (n_81), .Z (n_226));
  CKXOR2D1BWP g2744(.A1 (n_54), .A2 (n_94), .Z (n_227));
endmodule

module fulladdercop_8(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D1BWP g22(.A (A), .B (B), .CO (carry), .S (sum));
endmodule

module fulladdercop_9(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0, n_1;
  MOAI22D1BWP g41(.A1 (C), .A2 (n_0), .B1 (C), .B2 (n_0), .ZN (sum));
  INVD1BWP g42(.I (n_1), .ZN (carry));
  MAOI222D0BWP g43(.A (B), .B (A), .C (C), .ZN (n_1));
  XNR2D1BWP g44(.A1 (A), .A2 (B), .ZN (n_0));
endmodule

module fulladdercop_10(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D1BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_11(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_addercop_2(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z51, W0, W1, W2;
  fulladdercop_8 FA_0(.A (A[0]), .B (B[0]), .C (UNCONNECTED_HIER_Z51),
       .sum (sum[0]), .carry (W0));
  fulladdercop_9 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_10 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladdercop_11 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module fulladdercop_12(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D1BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_13(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_14(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D1BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_15(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D1BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_addercop_3(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladdercop_12 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]),
       .carry (W0));
  fulladdercop_13 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_14 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladdercop_15 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module eight_bit_addercop_1(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z52, W0;
  four_bit_addercop_2 FBA_0(.A (A[3:0]), .B (B[3:0]), .C
       (UNCONNECTED_HIER_Z52), .sum (sum[3:0]), .carry (W0));
  four_bit_addercop_3 FBA_1(.A (A[7:4]), .B (B[7:4]), .C (W0), .sum
       (sum[7:4]), .carry (carry));
endmodule

module sixteen_bit_addercop(A, B, C, sum, carry);
  input [15:0] A, B;
  input C;
  output [15:0] sum;
  output carry;
  wire [15:0] A, B;
  wire C;
  wire [15:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z53;
  eight_bit_addercop_1 EBA_1(A[15:8], B[15:8], UNCONNECTED_HIER_Z53,
       sum[15:8], carry);
endmodule

module fulladdercop_16(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_17(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_18(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_19(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module four_bit_addercop_4(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z54, UNCONNECTED_HIER_Z55,
       UNCONNECTED_HIER_Z56, UNCONNECTED_HIER_Z57, W0, W1, W2;
  fulladdercop_16 FA_0(.A (UNCONNECTED_HIER_Z54), .B (B[0]), .C (C),
       .sum (sum[0]), .carry (W0));
  fulladdercop_17 FA_1(.A (UNCONNECTED_HIER_Z55), .B (B[1]), .C (W0),
       .sum (sum[1]), .carry (W1));
  fulladdercop_18 FA_2(.A (UNCONNECTED_HIER_Z56), .B (B[2]), .C (W1),
       .sum (sum[2]), .carry (W2));
  fulladdercop_19 FA_3(.A (UNCONNECTED_HIER_Z57), .B (B[3]), .C (W2),
       .sum (sum[3]), .carry (carry));
endmodule

module fulladdercop_20(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_21(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_22(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_23(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module four_bit_addercop_5(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z58, UNCONNECTED_HIER_Z59,
       UNCONNECTED_HIER_Z60, UNCONNECTED_HIER_Z61, W0, W1, W2;
  fulladdercop_20 FA_0(.A (UNCONNECTED_HIER_Z58), .B (B[0]), .C (C),
       .sum (sum[0]), .carry (W0));
  fulladdercop_21 FA_1(.A (UNCONNECTED_HIER_Z59), .B (B[1]), .C (W0),
       .sum (sum[1]), .carry (W1));
  fulladdercop_22 FA_2(.A (UNCONNECTED_HIER_Z60), .B (B[2]), .C (W1),
       .sum (sum[2]), .carry (W2));
  fulladdercop_23 FA_3(.A (UNCONNECTED_HIER_Z61), .B (B[3]), .C (W2),
       .sum (sum[3]), .carry (carry));
endmodule

module eight_bit_addercop_2(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z62, UNCONNECTED_HIER_Z63,
       UNCONNECTED_HIER_Z64, UNCONNECTED_HIER_Z65,
       UNCONNECTED_HIER_Z66, UNCONNECTED_HIER_Z67,
       UNCONNECTED_HIER_Z68, UNCONNECTED_HIER_Z69;
  wire W0;
  four_bit_addercop_4 FBA_0(.A ({UNCONNECTED_HIER_Z65,
       UNCONNECTED_HIER_Z64, UNCONNECTED_HIER_Z63,
       UNCONNECTED_HIER_Z62}), .B (B[3:0]), .C (C), .sum (sum[3:0]),
       .carry (W0));
  four_bit_addercop_5 FBA_1(.A ({UNCONNECTED_HIER_Z69,
       UNCONNECTED_HIER_Z68, UNCONNECTED_HIER_Z67,
       UNCONNECTED_HIER_Z66}), .B (B[7:4]), .C (W0), .sum (sum[7:4]),
       .carry (carry));
endmodule

module sixteen_bit_addercop_1(A, B, C, sum, carry);
  input [15:0] A, B;
  input C;
  output [15:0] sum;
  output carry;
  wire [15:0] A, B;
  wire C;
  wire [15:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z70, UNCONNECTED_HIER_Z71,
       UNCONNECTED_HIER_Z72, UNCONNECTED_HIER_Z73,
       UNCONNECTED_HIER_Z74, UNCONNECTED_HIER_Z75,
       UNCONNECTED_HIER_Z76, UNCONNECTED_HIER_Z77;
  eight_bit_addercop_2 EBA_0(.A ({UNCONNECTED_HIER_Z77,
       UNCONNECTED_HIER_Z76, UNCONNECTED_HIER_Z75,
       UNCONNECTED_HIER_Z74, UNCONNECTED_HIER_Z73,
       UNCONNECTED_HIER_Z72, UNCONNECTED_HIER_Z71,
       UNCONNECTED_HIER_Z70}), .B (B[7:0]), .C (C), .sum (sum[7:0]),
       .carry (sum[8]));
endmodule

module thirtytwo_bit_addercop(A, B, C, sum, carry);
  input [31:0] A, B;
  input C;
  output [31:0] sum;
  output carry;
  wire [31:0] A, B;
  wire C;
  wire [31:0] sum;
  wire carry;
  wire UNCONNECTED6, UNCONNECTED7, UNCONNECTED8, UNCONNECTED9,
       UNCONNECTED10, UNCONNECTED11, UNCONNECTED12, UNCONNECTED13;
  wire UNCONNECTED14, UNCONNECTED15, UNCONNECTED16, UNCONNECTED17,
       UNCONNECTED18, UNCONNECTED19, UNCONNECTED20, UNCONNECTED21;
  wire UNCONNECTED_HIER_Z78, UNCONNECTED_HIER_Z79,
       UNCONNECTED_HIER_Z80, UNCONNECTED_HIER_Z81,
       UNCONNECTED_HIER_Z82, UNCONNECTED_HIER_Z83,
       UNCONNECTED_HIER_Z84, UNCONNECTED_HIER_Z85;
  wire UNCONNECTED_HIER_Z86, UNCONNECTED_HIER_Z87,
       UNCONNECTED_HIER_Z88, UNCONNECTED_HIER_Z89,
       UNCONNECTED_HIER_Z90, UNCONNECTED_HIER_Z91,
       UNCONNECTED_HIER_Z92, UNCONNECTED_HIER_Z93;
  wire UNCONNECTED_HIER_Z94, UNCONNECTED_HIER_Z95,
       UNCONNECTED_HIER_Z96, UNCONNECTED_HIER_Z97,
       UNCONNECTED_HIER_Z98, UNCONNECTED_HIER_Z99,
       UNCONNECTED_HIER_Z100, UNCONNECTED_HIER_Z101;
  wire UNCONNECTED_HIER_Z102, UNCONNECTED_HIER_Z103,
       UNCONNECTED_HIER_Z104, UNCONNECTED_HIER_Z105,
       UNCONNECTED_HIER_Z106, UNCONNECTED_HIER_Z107,
       UNCONNECTED_HIER_Z108, UNCONNECTED_HIER_Z109;
  wire UNCONNECTED_HIER_Z110, UNCONNECTED_HIER_Z111,
       UNCONNECTED_HIER_Z112, UNCONNECTED_HIER_Z113,
       UNCONNECTED_HIER_Z114, UNCONNECTED_HIER_Z115,
       UNCONNECTED_HIER_Z116, UNCONNECTED_HIER_Z117;
  wire UNCONNECTED_HIER_Z118, W0;
  sixteen_bit_addercop EBA_0({A[15:8], UNCONNECTED_HIER_Z85,
       UNCONNECTED_HIER_Z84, UNCONNECTED_HIER_Z83,
       UNCONNECTED_HIER_Z82, UNCONNECTED_HIER_Z81,
       UNCONNECTED_HIER_Z80, UNCONNECTED_HIER_Z79,
       UNCONNECTED_HIER_Z78}, {B[15:8], UNCONNECTED_HIER_Z93,
       UNCONNECTED_HIER_Z92, UNCONNECTED_HIER_Z91,
       UNCONNECTED_HIER_Z90, UNCONNECTED_HIER_Z89,
       UNCONNECTED_HIER_Z88, UNCONNECTED_HIER_Z87,
       UNCONNECTED_HIER_Z86}, UNCONNECTED_HIER_Z94, {sum[15:8],
       UNCONNECTED13, UNCONNECTED12, UNCONNECTED11, UNCONNECTED10,
       UNCONNECTED9, UNCONNECTED8, UNCONNECTED7, UNCONNECTED6}, W0);
  sixteen_bit_addercop_1 EBA_1({UNCONNECTED_HIER_Z110,
       UNCONNECTED_HIER_Z109, UNCONNECTED_HIER_Z108,
       UNCONNECTED_HIER_Z107, UNCONNECTED_HIER_Z106,
       UNCONNECTED_HIER_Z105, UNCONNECTED_HIER_Z104,
       UNCONNECTED_HIER_Z103, UNCONNECTED_HIER_Z102,
       UNCONNECTED_HIER_Z101, UNCONNECTED_HIER_Z100,
       UNCONNECTED_HIER_Z99, UNCONNECTED_HIER_Z98,
       UNCONNECTED_HIER_Z97, UNCONNECTED_HIER_Z96,
       UNCONNECTED_HIER_Z95}, {UNCONNECTED_HIER_Z118,
       UNCONNECTED_HIER_Z117, UNCONNECTED_HIER_Z116,
       UNCONNECTED_HIER_Z115, UNCONNECTED_HIER_Z114,
       UNCONNECTED_HIER_Z113, UNCONNECTED_HIER_Z112,
       UNCONNECTED_HIER_Z111, B[23:16]}, W0, {UNCONNECTED20,
       UNCONNECTED19, UNCONNECTED18, UNCONNECTED17, UNCONNECTED16,
       UNCONNECTED15, UNCONNECTED14, sum[24:16]}, UNCONNECTED21);
endmodule

module fulladdercop_40(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (A), .B (B), .CO (carry), .S (sum));
endmodule

module fulladdercop_41(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (C), .CI (A), .CO (carry), .S (sum));
endmodule

module fulladdercop_42(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  IOA21D1BWP g42(.A1 (A), .A2 (C), .B (n_0), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_0));
endmodule

module fulladdercop_43(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_addercop_10(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z119, W0, W1, W2;
  fulladdercop_40 FA_0(.A (A[0]), .B (B[0]), .C
       (UNCONNECTED_HIER_Z119), .sum (sum[0]), .carry (W0));
  fulladdercop_41 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_42 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladdercop_43 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module fulladdercop_44(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_45(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  IOA21D2BWP g42(.A1 (A), .A2 (C), .B (n_0), .ZN (carry));
  OAI21D2BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_0));
endmodule

module fulladdercop_46(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  IOA21D2BWP g42(.A1 (A), .A2 (C), .B (n_0), .ZN (carry));
  OAI21D2BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_0));
endmodule

module fulladdercop_47(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  IOA21D1BWP g42(.A1 (A), .A2 (C), .B (n_0), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_0));
endmodule

module four_bit_addercop_11(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladdercop_44 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]),
       .carry (W0));
  fulladdercop_45 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_46 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladdercop_47 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module eight_bit_addercop_5(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z120, W0;
  four_bit_addercop_10 FBA_0(.A (A[3:0]), .B (B[3:0]), .C
       (UNCONNECTED_HIER_Z120), .sum (sum[3:0]), .carry (W0));
  four_bit_addercop_11 FBA_1(.A (A[7:4]), .B (B[7:4]), .C (W0), .sum
       (sum[7:4]), .carry (carry));
endmodule

module sixteen_bit_addercop_2(A, B, C, sum, carry);
  input [15:0] A, B;
  input C;
  output [15:0] sum;
  output carry;
  wire [15:0] A, B;
  wire C;
  wire [15:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z121;
  eight_bit_addercop_5 EBA_1(.A (A[15:8]), .B (B[15:8]), .C
       (UNCONNECTED_HIER_Z121), .sum (sum[15:8]), .carry (carry));
endmodule

module fulladdercop_48(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  FA1D0BWP g41(.A (B), .B (n_0), .CI (C), .CO (carry), .S (sum));
  BUFFD0BWP drc_bufs(.I (A), .Z (n_0));
endmodule

module fulladdercop_49(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_50(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D1BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_51(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_addercop_12(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladdercop_48 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]),
       .carry (W0));
  fulladdercop_49 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_50 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladdercop_51 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module fulladdercop_52(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D0BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_53(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D1BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_54(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (C), .B (A), .CI (B), .CO (carry), .S (sum));
endmodule

module fulladdercop_55(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module four_bit_addercop_13(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladdercop_52 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]),
       .carry (W0));
  fulladdercop_53 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_54 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladdercop_55 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module eight_bit_addercop_6(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire W0;
  four_bit_addercop_12 FBA_0(.A (A[3:0]), .B (B[3:0]), .C (C), .sum
       (sum[3:0]), .carry (W0));
  four_bit_addercop_13 FBA_1(.A (A[7:4]), .B (B[7:4]), .C (W0), .sum
       (sum[7:4]), .carry (carry));
endmodule

module fulladdercop_56(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  AN2XD1BWP g2(.A1 (A), .A2 (C), .Z (carry));
  CKXOR2D2BWP g27(.A1 (A), .A2 (C), .Z (sum));
endmodule

module four_bit_addercop_14(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z122;
  fulladdercop_56 FA_0(.A (A[0]), .B (UNCONNECTED_HIER_Z122), .C (C),
       .sum (sum[0]), .carry (sum[1]));
endmodule

module eight_bit_addercop_7(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire UNCONNECTED22, UNCONNECTED23, UNCONNECTED24,
       UNCONNECTED_HIER_Z123, UNCONNECTED_HIER_Z124,
       UNCONNECTED_HIER_Z125, UNCONNECTED_HIER_Z126,
       UNCONNECTED_HIER_Z127;
  wire UNCONNECTED_HIER_Z128, UNCONNECTED_HIER_Z129;
  four_bit_addercop_14 FBA_0(.A ({UNCONNECTED_HIER_Z125,
       UNCONNECTED_HIER_Z124, UNCONNECTED_HIER_Z123, A[0]}), .B
       ({UNCONNECTED_HIER_Z129, UNCONNECTED_HIER_Z128,
       UNCONNECTED_HIER_Z127, UNCONNECTED_HIER_Z126}), .C (C), .sum
       ({UNCONNECTED23, UNCONNECTED22, sum[1:0]}), .carry
       (UNCONNECTED24));
endmodule

module sixteen_bit_addercop_3(A, B, C, sum, carry);
  input [15:0] A, B;
  input C;
  output [15:0] sum;
  output carry;
  wire [15:0] A, B;
  wire C;
  wire [15:0] sum;
  wire carry;
  wire UNCONNECTED25, UNCONNECTED26, UNCONNECTED27, UNCONNECTED28,
       UNCONNECTED29, UNCONNECTED30, UNCONNECTED31,
       UNCONNECTED_HIER_Z130;
  wire UNCONNECTED_HIER_Z131, UNCONNECTED_HIER_Z132,
       UNCONNECTED_HIER_Z133, UNCONNECTED_HIER_Z134,
       UNCONNECTED_HIER_Z135, UNCONNECTED_HIER_Z136,
       UNCONNECTED_HIER_Z137, UNCONNECTED_HIER_Z138;
  wire UNCONNECTED_HIER_Z139, UNCONNECTED_HIER_Z140,
       UNCONNECTED_HIER_Z141, UNCONNECTED_HIER_Z142,
       UNCONNECTED_HIER_Z143, UNCONNECTED_HIER_Z144, W0;
  eight_bit_addercop_6 EBA_0(.A (A[7:0]), .B (B[7:0]), .C (C), .sum
       (sum[7:0]), .carry (W0));
  eight_bit_addercop_7 EBA_1(.A ({UNCONNECTED_HIER_Z136,
       UNCONNECTED_HIER_Z135, UNCONNECTED_HIER_Z134,
       UNCONNECTED_HIER_Z133, UNCONNECTED_HIER_Z132,
       UNCONNECTED_HIER_Z131, UNCONNECTED_HIER_Z130, A[8]}), .B
       ({UNCONNECTED_HIER_Z144, UNCONNECTED_HIER_Z143,
       UNCONNECTED_HIER_Z142, UNCONNECTED_HIER_Z141,
       UNCONNECTED_HIER_Z140, UNCONNECTED_HIER_Z139,
       UNCONNECTED_HIER_Z138, UNCONNECTED_HIER_Z137}), .C (W0), .sum
       ({UNCONNECTED30, UNCONNECTED29, UNCONNECTED28, UNCONNECTED27,
       UNCONNECTED26, UNCONNECTED25, sum[9:8]}), .carry
       (UNCONNECTED31));
endmodule

module thirtytwo_bit_addercop_1(A, B, C, sum, carry);
  input [31:0] A, B;
  input C;
  output [31:0] sum;
  output carry;
  wire [31:0] A, B;
  wire C;
  wire [31:0] sum;
  wire carry;
  wire UNCONNECTED32, UNCONNECTED33, UNCONNECTED34, UNCONNECTED35,
       UNCONNECTED36, UNCONNECTED37, UNCONNECTED38, UNCONNECTED39;
  wire UNCONNECTED40, UNCONNECTED41, UNCONNECTED42, UNCONNECTED43,
       UNCONNECTED44, UNCONNECTED45, UNCONNECTED46,
       UNCONNECTED_HIER_Z145;
  wire UNCONNECTED_HIER_Z146, UNCONNECTED_HIER_Z147,
       UNCONNECTED_HIER_Z148, UNCONNECTED_HIER_Z149,
       UNCONNECTED_HIER_Z150, UNCONNECTED_HIER_Z151,
       UNCONNECTED_HIER_Z152, UNCONNECTED_HIER_Z153;
  wire UNCONNECTED_HIER_Z154, UNCONNECTED_HIER_Z155,
       UNCONNECTED_HIER_Z156, UNCONNECTED_HIER_Z157,
       UNCONNECTED_HIER_Z158, UNCONNECTED_HIER_Z159,
       UNCONNECTED_HIER_Z160, UNCONNECTED_HIER_Z161;
  wire UNCONNECTED_HIER_Z162, UNCONNECTED_HIER_Z163,
       UNCONNECTED_HIER_Z164, UNCONNECTED_HIER_Z165,
       UNCONNECTED_HIER_Z166, UNCONNECTED_HIER_Z167,
       UNCONNECTED_HIER_Z168, UNCONNECTED_HIER_Z169;
  wire UNCONNECTED_HIER_Z170, UNCONNECTED_HIER_Z171,
       UNCONNECTED_HIER_Z172, UNCONNECTED_HIER_Z173,
       UNCONNECTED_HIER_Z174, UNCONNECTED_HIER_Z175,
       UNCONNECTED_HIER_Z176, W0;
  sixteen_bit_addercop_2 EBA_0(.A ({A[15:8], UNCONNECTED_HIER_Z152,
       UNCONNECTED_HIER_Z151, UNCONNECTED_HIER_Z150,
       UNCONNECTED_HIER_Z149, UNCONNECTED_HIER_Z148,
       UNCONNECTED_HIER_Z147, UNCONNECTED_HIER_Z146,
       UNCONNECTED_HIER_Z145}), .B ({B[15:8], UNCONNECTED_HIER_Z160,
       UNCONNECTED_HIER_Z159, UNCONNECTED_HIER_Z158,
       UNCONNECTED_HIER_Z157, UNCONNECTED_HIER_Z156,
       UNCONNECTED_HIER_Z155, UNCONNECTED_HIER_Z154,
       UNCONNECTED_HIER_Z153}), .C (UNCONNECTED_HIER_Z161), .sum
       ({sum[15:8], UNCONNECTED39, UNCONNECTED38, UNCONNECTED37,
       UNCONNECTED36, UNCONNECTED35, UNCONNECTED34, UNCONNECTED33,
       UNCONNECTED32}), .carry (W0));
  sixteen_bit_addercop_3 EBA_1(.A ({UNCONNECTED_HIER_Z168,
       UNCONNECTED_HIER_Z167, UNCONNECTED_HIER_Z166,
       UNCONNECTED_HIER_Z165, UNCONNECTED_HIER_Z164,
       UNCONNECTED_HIER_Z163, UNCONNECTED_HIER_Z162, A[24:16]}), .B
       ({UNCONNECTED_HIER_Z176, UNCONNECTED_HIER_Z175,
       UNCONNECTED_HIER_Z174, UNCONNECTED_HIER_Z173,
       UNCONNECTED_HIER_Z172, UNCONNECTED_HIER_Z171,
       UNCONNECTED_HIER_Z170, UNCONNECTED_HIER_Z169, B[23:16]}), .C
       (W0), .sum ({UNCONNECTED45, UNCONNECTED44, UNCONNECTED43,
       UNCONNECTED42, UNCONNECTED41, UNCONNECTED40, sum[25:16]}),
       .carry (UNCONNECTED46));
endmodule

module fulladdercop_80(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D0BWP g22(.A (A), .B (B), .CO (carry), .S (sum));
endmodule

module fulladdercop_81(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  IOA21D1BWP g42(.A1 (A), .A2 (C), .B (n_0), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_0));
endmodule

module fulladdercop_82(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  IOA21D1BWP g42(.A1 (A), .A2 (C), .B (n_0), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_0));
endmodule

module fulladdercop_83(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  IOA21D1BWP g42(.A1 (A), .A2 (C), .B (n_0), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_0));
endmodule

module four_bit_addercop_20(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z177, W0, W1, W2;
  fulladdercop_80 FA_0(.A (A[0]), .B (B[0]), .C
       (UNCONNECTED_HIER_Z177), .sum (sum[0]), .carry (W0));
  fulladdercop_81 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_82 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladdercop_83 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module fulladdercop_84(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  IOA21D1BWP g42(.A1 (A), .A2 (C), .B (n_0), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_0));
endmodule

module fulladdercop_85(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0, n_1;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  ND2D1BWP g42(.A1 (n_0), .A2 (n_1), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_1));
  ND2D1BWP g44(.A1 (A), .A2 (C), .ZN (n_0));
endmodule

module fulladdercop_86(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0, n_1;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  ND2D1BWP g42(.A1 (n_0), .A2 (n_1), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_1));
  ND2D1BWP g44(.A1 (A), .A2 (C), .ZN (n_0));
endmodule

module fulladdercop_87(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0, n_1;
  XOR3D1BWP g41(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
  ND2D1BWP g42(.A1 (n_0), .A2 (n_1), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_1));
  ND2D1BWP g44(.A1 (A), .A2 (C), .ZN (n_0));
endmodule

module four_bit_addercop_21(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire W0, W1, W2;
  fulladdercop_84 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]),
       .carry (W0));
  fulladdercop_85 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_86 FA_2(.A (A[2]), .B (B[2]), .C (W1), .sum (sum[2]),
       .carry (W2));
  fulladdercop_87 FA_3(.A (A[3]), .B (B[3]), .C (W2), .sum (sum[3]),
       .carry (carry));
endmodule

module eight_bit_addercop_10(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z178, W0;
  four_bit_addercop_20 FBA_0(.A (A[3:0]), .B (B[3:0]), .C
       (UNCONNECTED_HIER_Z178), .sum (sum[3:0]), .carry (W0));
  four_bit_addercop_21 FBA_1(.A (A[7:4]), .B (B[7:4]), .C (W0), .sum
       (sum[7:4]), .carry (carry));
endmodule

module fulladdercop_88(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0, n_2;
  ND2D1BWP g42(.A1 (n_0), .A2 (n_2), .ZN (carry));
  OAI21D1BWP g43(.A1 (A), .A2 (C), .B (B), .ZN (n_2));
  ND2D1BWP g45(.A1 (A), .A2 (C), .ZN (n_0));
  XOR3D2BWP g2(.A1 (C), .A2 (A), .A3 (B), .Z (sum));
endmodule

module fulladdercop_89(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  FA1D2BWP g41(.A (B), .B (A), .CI (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_90(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  HA1D4BWP g22(.A (n_0), .B (C), .CO (carry), .S (sum));
  CKBD1BWP drc_bufs(.I (B), .Z (n_0));
endmodule

module fulladdercop_91(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  HA1D4BWP g22(.A (n_0), .B (C), .CO (carry), .S (sum));
  CKBD1BWP drc_bufs(.I (B), .Z (n_0));
endmodule

module four_bit_addercop_22(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z179, UNCONNECTED_HIER_Z180, W0, W1, W2;
  fulladdercop_88 FA_0(.A (A[0]), .B (B[0]), .C (C), .sum (sum[0]),
       .carry (W0));
  fulladdercop_89 FA_1(.A (A[1]), .B (B[1]), .C (W0), .sum (sum[1]),
       .carry (W1));
  fulladdercop_90 FA_2(.A (UNCONNECTED_HIER_Z179), .B (B[2]), .C (W1),
       .sum (sum[2]), .carry (W2));
  fulladdercop_91 FA_3(.A (UNCONNECTED_HIER_Z180), .B (B[3]), .C (W2),
       .sum (sum[3]), .carry (carry));
endmodule

module fulladdercop_92(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  HA1D4BWP g22(.A (n_0), .B (C), .CO (carry), .S (sum));
  CKBD1BWP drc_bufs(.I (B), .Z (n_0));
endmodule

module fulladdercop_93(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  HA1D4BWP g22(.A (n_0), .B (C), .CO (carry), .S (sum));
  CKBD1BWP drc_bufs(.I (B), .Z (n_0));
endmodule

module fulladdercop_94(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  HA1D1BWP g22(.A (B), .B (C), .CO (carry), .S (sum));
endmodule

module fulladdercop_95(A, B, C, sum, carry);
  input A, B, C;
  output sum, carry;
  wire A, B, C;
  wire sum, carry;
  wire n_0;
  MOAI22D1BWP g16(.A1 (n_0), .A2 (C), .B1 (C), .B2 (n_0), .ZN (sum));
  CKND1BWP g17(.I (B), .ZN (n_0));
endmodule

module four_bit_addercop_23(A, B, C, sum, carry);
  input [3:0] A, B;
  input C;
  output [3:0] sum;
  output carry;
  wire [3:0] A, B;
  wire C;
  wire [3:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z181, UNCONNECTED_HIER_Z182,
       UNCONNECTED_HIER_Z183, UNCONNECTED_HIER_Z184, W0, W1, W2, n_6;
  fulladdercop_92 FA_0(.A (UNCONNECTED_HIER_Z181), .B (B[0]), .C (C),
       .sum (sum[0]), .carry (W0));
  fulladdercop_93 FA_1(.A (UNCONNECTED_HIER_Z182), .B (B[1]), .C (W0),
       .sum (sum[1]), .carry (W1));
  fulladdercop_94 FA_2(.A (UNCONNECTED_HIER_Z183), .B (B[2]), .C (W1),
       .sum (sum[2]), .carry (W2));
  fulladdercop_95 FA_3(.A (UNCONNECTED_HIER_Z184), .B (B[3]), .C (W2),
       .sum (sum[3]), .carry (n_6));
endmodule

module eight_bit_addercop_11(A, B, C, sum, carry);
  input [7:0] A, B;
  input C;
  output [7:0] sum;
  output carry;
  wire [7:0] A, B;
  wire C;
  wire [7:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z185, UNCONNECTED_HIER_Z186,
       UNCONNECTED_HIER_Z187, UNCONNECTED_HIER_Z188,
       UNCONNECTED_HIER_Z189, UNCONNECTED_HIER_Z190, W0, n_6;
  four_bit_addercop_22 FBA_0(.A ({UNCONNECTED_HIER_Z186,
       UNCONNECTED_HIER_Z185, A[1:0]}), .B (B[3:0]), .C (C), .sum
       (sum[3:0]), .carry (W0));
  four_bit_addercop_23 FBA_1(.A ({UNCONNECTED_HIER_Z190,
       UNCONNECTED_HIER_Z189, UNCONNECTED_HIER_Z188,
       UNCONNECTED_HIER_Z187}), .B (B[7:4]), .C (W0), .sum (sum[7:4]),
       .carry (n_6));
endmodule

module sixteen_bit_addercop_5(A, B, C, sum, carry);
  input [15:0] A, B;
  input C;
  output [15:0] sum;
  output carry;
  wire [15:0] A, B;
  wire C;
  wire [15:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z191, UNCONNECTED_HIER_Z192,
       UNCONNECTED_HIER_Z193, UNCONNECTED_HIER_Z194,
       UNCONNECTED_HIER_Z195, UNCONNECTED_HIER_Z196,
       UNCONNECTED_HIER_Z197, W0;
  wire n_5;
  eight_bit_addercop_10 EBA_0(.A (A[7:0]), .B (B[7:0]), .C
       (UNCONNECTED_HIER_Z191), .sum (sum[7:0]), .carry (W0));
  eight_bit_addercop_11 EBA_1(.A ({UNCONNECTED_HIER_Z197,
       UNCONNECTED_HIER_Z196, UNCONNECTED_HIER_Z195,
       UNCONNECTED_HIER_Z194, UNCONNECTED_HIER_Z193,
       UNCONNECTED_HIER_Z192, A[9:8]}), .B (B[15:8]), .C (W0), .sum
       (sum[15:8]), .carry (n_5));
endmodule

module thirtytwo_bit_addercop_2(A, B, C, sum, carry);
  input [31:0] A, B;
  input C;
  output [31:0] sum;
  output carry;
  wire [31:0] A, B;
  wire C;
  wire [31:0] sum;
  wire carry;
  wire UNCONNECTED_HIER_Z198, UNCONNECTED_HIER_Z199,
       UNCONNECTED_HIER_Z200, UNCONNECTED_HIER_Z201,
       UNCONNECTED_HIER_Z202, UNCONNECTED_HIER_Z203,
       UNCONNECTED_HIER_Z204, n_1;
  sixteen_bit_addercop_5 EBA_1(.A ({UNCONNECTED_HIER_Z203,
       UNCONNECTED_HIER_Z202, UNCONNECTED_HIER_Z201,
       UNCONNECTED_HIER_Z200, UNCONNECTED_HIER_Z199,
       UNCONNECTED_HIER_Z198, A[25:16]}), .B (B[31:16]), .C
       (UNCONNECTED_HIER_Z204), .sum (sum[31:16]), .carry (n_1));
endmodule

module wallace16b(A, B, prod);
  input [15:0] A, B;
  output [31:0] prod;
  wire [15:0] A, B;
  wire [31:0] prod;
  wire [31:0] p0;
  wire [31:0] p1;
  wire [31:0] p2;
  wire [31:0] p3;
  wire [31:0] sum0;
  wire [31:0] sum1;
  wire UNCONNECTED47, UNCONNECTED48, UNCONNECTED49, UNCONNECTED50,
       UNCONNECTED51, UNCONNECTED52, UNCONNECTED53, UNCONNECTED54;
  wire UNCONNECTED55, UNCONNECTED56, UNCONNECTED57, UNCONNECTED58,
       UNCONNECTED59, UNCONNECTED60, UNCONNECTED61, UNCONNECTED62;
  wire UNCONNECTED63, UNCONNECTED64, UNCONNECTED65, UNCONNECTED66,
       UNCONNECTED67, UNCONNECTED68, UNCONNECTED69, UNCONNECTED70;
  wire UNCONNECTED71, UNCONNECTED72, UNCONNECTED73, UNCONNECTED74,
       UNCONNECTED75, UNCONNECTED76, UNCONNECTED77, UNCONNECTED78;
  wire UNCONNECTED79, UNCONNECTED80, UNCONNECTED81, UNCONNECTED82,
       UNCONNECTED83, UNCONNECTED84, UNCONNECTED85, UNCONNECTED86;
  wire UNCONNECTED87, UNCONNECTED88, UNCONNECTED89, UNCONNECTED90,
       UNCONNECTED91, UNCONNECTED92, UNCONNECTED93,
       UNCONNECTED_HIER_Z205;
  wire UNCONNECTED_HIER_Z206, UNCONNECTED_HIER_Z207,
       UNCONNECTED_HIER_Z208, UNCONNECTED_HIER_Z209,
       UNCONNECTED_HIER_Z210, UNCONNECTED_HIER_Z211,
       UNCONNECTED_HIER_Z212, UNCONNECTED_HIER_Z213;
  wire UNCONNECTED_HIER_Z214, UNCONNECTED_HIER_Z215,
       UNCONNECTED_HIER_Z216, UNCONNECTED_HIER_Z217,
       UNCONNECTED_HIER_Z218, UNCONNECTED_HIER_Z219,
       UNCONNECTED_HIER_Z220, UNCONNECTED_HIER_Z221;
  wire UNCONNECTED_HIER_Z222, UNCONNECTED_HIER_Z223,
       UNCONNECTED_HIER_Z224, UNCONNECTED_HIER_Z225,
       UNCONNECTED_HIER_Z226, UNCONNECTED_HIER_Z227,
       UNCONNECTED_HIER_Z228, UNCONNECTED_HIER_Z229;
  wire UNCONNECTED_HIER_Z230, UNCONNECTED_HIER_Z231,
       UNCONNECTED_HIER_Z232, UNCONNECTED_HIER_Z233,
       UNCONNECTED_HIER_Z234, UNCONNECTED_HIER_Z235,
       UNCONNECTED_HIER_Z236, UNCONNECTED_HIER_Z237;
  wire UNCONNECTED_HIER_Z238, UNCONNECTED_HIER_Z239,
       UNCONNECTED_HIER_Z240, UNCONNECTED_HIER_Z241,
       UNCONNECTED_HIER_Z242, UNCONNECTED_HIER_Z243,
       UNCONNECTED_HIER_Z244, UNCONNECTED_HIER_Z245;
  wire UNCONNECTED_HIER_Z246, UNCONNECTED_HIER_Z247,
       UNCONNECTED_HIER_Z248, UNCONNECTED_HIER_Z249,
       UNCONNECTED_HIER_Z250, UNCONNECTED_HIER_Z251,
       UNCONNECTED_HIER_Z252, UNCONNECTED_HIER_Z253;
  wire UNCONNECTED_HIER_Z254, UNCONNECTED_HIER_Z255,
       UNCONNECTED_HIER_Z256, UNCONNECTED_HIER_Z257,
       UNCONNECTED_HIER_Z258, UNCONNECTED_HIER_Z259,
       UNCONNECTED_HIER_Z260, UNCONNECTED_HIER_Z261;
  wire UNCONNECTED_HIER_Z262, UNCONNECTED_HIER_Z263,
       UNCONNECTED_HIER_Z264, UNCONNECTED_HIER_Z265,
       UNCONNECTED_HIER_Z266, UNCONNECTED_HIER_Z267,
       UNCONNECTED_HIER_Z268, UNCONNECTED_HIER_Z269;
  wire UNCONNECTED_HIER_Z270, UNCONNECTED_HIER_Z271,
       UNCONNECTED_HIER_Z272, UNCONNECTED_HIER_Z273,
       UNCONNECTED_HIER_Z274, UNCONNECTED_HIER_Z275,
       UNCONNECTED_HIER_Z276, UNCONNECTED_HIER_Z277;
  wire UNCONNECTED_HIER_Z278, UNCONNECTED_HIER_Z279,
       UNCONNECTED_HIER_Z280, UNCONNECTED_HIER_Z281,
       UNCONNECTED_HIER_Z282, UNCONNECTED_HIER_Z283,
       UNCONNECTED_HIER_Z284, UNCONNECTED_HIER_Z285;
  wire UNCONNECTED_HIER_Z286, UNCONNECTED_HIER_Z287,
       UNCONNECTED_HIER_Z288, UNCONNECTED_HIER_Z289,
       UNCONNECTED_HIER_Z290, UNCONNECTED_HIER_Z291,
       UNCONNECTED_HIER_Z292, UNCONNECTED_HIER_Z293;
  wire UNCONNECTED_HIER_Z294, UNCONNECTED_HIER_Z295,
       UNCONNECTED_HIER_Z296, UNCONNECTED_HIER_Z297,
       UNCONNECTED_HIER_Z298, UNCONNECTED_HIER_Z299,
       UNCONNECTED_HIER_Z300, UNCONNECTED_HIER_Z301;
  wire UNCONNECTED_HIER_Z302, UNCONNECTED_HIER_Z303,
       UNCONNECTED_HIER_Z304, UNCONNECTED_HIER_Z305,
       UNCONNECTED_HIER_Z306, UNCONNECTED_HIER_Z307,
       UNCONNECTED_HIER_Z308, UNCONNECTED_HIER_Z309;
  wire UNCONNECTED_HIER_Z310, UNCONNECTED_HIER_Z311,
       UNCONNECTED_HIER_Z312, UNCONNECTED_HIER_Z313,
       UNCONNECTED_HIER_Z314, UNCONNECTED_HIER_Z315,
       UNCONNECTED_HIER_Z316, c;
  wallace m0(A[7:0], B[7:0], {p0[15:8], prod[7:0]});
  wallace_1 m1(A[15:8], B[7:0], p1[23:8]);
  wallace_2 m2(A[7:0], B[15:8], p2[23:8]);
  wallace_3 m3(A[15:8], B[15:8], p3[31:16]);
  thirtytwo_bit_addercop t1({UNCONNECTED_HIER_Z228,
       UNCONNECTED_HIER_Z227, UNCONNECTED_HIER_Z226,
       UNCONNECTED_HIER_Z225, UNCONNECTED_HIER_Z224,
       UNCONNECTED_HIER_Z223, UNCONNECTED_HIER_Z222,
       UNCONNECTED_HIER_Z221, UNCONNECTED_HIER_Z220,
       UNCONNECTED_HIER_Z219, UNCONNECTED_HIER_Z218,
       UNCONNECTED_HIER_Z217, UNCONNECTED_HIER_Z216,
       UNCONNECTED_HIER_Z215, UNCONNECTED_HIER_Z214,
       UNCONNECTED_HIER_Z213, p0[15:8], UNCONNECTED_HIER_Z212,
       UNCONNECTED_HIER_Z211, UNCONNECTED_HIER_Z210,
       UNCONNECTED_HIER_Z209, UNCONNECTED_HIER_Z208,
       UNCONNECTED_HIER_Z207, UNCONNECTED_HIER_Z206,
       UNCONNECTED_HIER_Z205}, {UNCONNECTED_HIER_Z244,
       UNCONNECTED_HIER_Z243, UNCONNECTED_HIER_Z242,
       UNCONNECTED_HIER_Z241, UNCONNECTED_HIER_Z240,
       UNCONNECTED_HIER_Z239, UNCONNECTED_HIER_Z238,
       UNCONNECTED_HIER_Z237, p1[23:8], UNCONNECTED_HIER_Z236,
       UNCONNECTED_HIER_Z235, UNCONNECTED_HIER_Z234,
       UNCONNECTED_HIER_Z233, UNCONNECTED_HIER_Z232,
       UNCONNECTED_HIER_Z231, UNCONNECTED_HIER_Z230,
       UNCONNECTED_HIER_Z229}, UNCONNECTED_HIER_Z245, {UNCONNECTED61,
       UNCONNECTED60, UNCONNECTED59, UNCONNECTED58, UNCONNECTED57,
       UNCONNECTED56, UNCONNECTED55, sum0[24:8], UNCONNECTED54,
       UNCONNECTED53, UNCONNECTED52, UNCONNECTED51, UNCONNECTED50,
       UNCONNECTED49, UNCONNECTED48, UNCONNECTED47}, UNCONNECTED62);
  thirtytwo_bit_addercop_1 t2({UNCONNECTED_HIER_Z260,
       UNCONNECTED_HIER_Z259, UNCONNECTED_HIER_Z258,
       UNCONNECTED_HIER_Z257, UNCONNECTED_HIER_Z256,
       UNCONNECTED_HIER_Z255, UNCONNECTED_HIER_Z254, sum0[24:8],
       UNCONNECTED_HIER_Z253, UNCONNECTED_HIER_Z252,
       UNCONNECTED_HIER_Z251, UNCONNECTED_HIER_Z250,
       UNCONNECTED_HIER_Z249, UNCONNECTED_HIER_Z248,
       UNCONNECTED_HIER_Z247, UNCONNECTED_HIER_Z246},
       {UNCONNECTED_HIER_Z276, UNCONNECTED_HIER_Z275,
       UNCONNECTED_HIER_Z274, UNCONNECTED_HIER_Z273,
       UNCONNECTED_HIER_Z272, UNCONNECTED_HIER_Z271,
       UNCONNECTED_HIER_Z270, UNCONNECTED_HIER_Z269, p2[23:8],
       UNCONNECTED_HIER_Z268, UNCONNECTED_HIER_Z267,
       UNCONNECTED_HIER_Z266, UNCONNECTED_HIER_Z265,
       UNCONNECTED_HIER_Z264, UNCONNECTED_HIER_Z263,
       UNCONNECTED_HIER_Z262, UNCONNECTED_HIER_Z261},
       UNCONNECTED_HIER_Z277, {UNCONNECTED76, UNCONNECTED75,
       UNCONNECTED74, UNCONNECTED73, UNCONNECTED72, UNCONNECTED71,
       sum1[25:16], prod[15:8], UNCONNECTED70, UNCONNECTED69,
       UNCONNECTED68, UNCONNECTED67, UNCONNECTED66, UNCONNECTED65,
       UNCONNECTED64, UNCONNECTED63}, UNCONNECTED77);
  thirtytwo_bit_addercop_2 t3({UNCONNECTED_HIER_Z299,
       UNCONNECTED_HIER_Z298, UNCONNECTED_HIER_Z297,
       UNCONNECTED_HIER_Z296, UNCONNECTED_HIER_Z295,
       UNCONNECTED_HIER_Z294, sum1[25:16], UNCONNECTED_HIER_Z293,
       UNCONNECTED_HIER_Z292, UNCONNECTED_HIER_Z291,
       UNCONNECTED_HIER_Z290, UNCONNECTED_HIER_Z289,
       UNCONNECTED_HIER_Z288, UNCONNECTED_HIER_Z287,
       UNCONNECTED_HIER_Z286, UNCONNECTED_HIER_Z285,
       UNCONNECTED_HIER_Z284, UNCONNECTED_HIER_Z283,
       UNCONNECTED_HIER_Z282, UNCONNECTED_HIER_Z281,
       UNCONNECTED_HIER_Z280, UNCONNECTED_HIER_Z279,
       UNCONNECTED_HIER_Z278}, {p3[31:16], UNCONNECTED_HIER_Z315,
       UNCONNECTED_HIER_Z314, UNCONNECTED_HIER_Z313,
       UNCONNECTED_HIER_Z312, UNCONNECTED_HIER_Z311,
       UNCONNECTED_HIER_Z310, UNCONNECTED_HIER_Z309,
       UNCONNECTED_HIER_Z308, UNCONNECTED_HIER_Z307,
       UNCONNECTED_HIER_Z306, UNCONNECTED_HIER_Z305,
       UNCONNECTED_HIER_Z304, UNCONNECTED_HIER_Z303,
       UNCONNECTED_HIER_Z302, UNCONNECTED_HIER_Z301,
       UNCONNECTED_HIER_Z300}, UNCONNECTED_HIER_Z316, {prod[31:16],
       UNCONNECTED93, UNCONNECTED92, UNCONNECTED91, UNCONNECTED90,
       UNCONNECTED89, UNCONNECTED88, UNCONNECTED87, UNCONNECTED86,
       UNCONNECTED85, UNCONNECTED84, UNCONNECTED83, UNCONNECTED82,
       UNCONNECTED81, UNCONNECTED80, UNCONNECTED79, UNCONNECTED78}, c);
endmodule

module mac(A, B, clk, reset, out);
  input [15:0] A, B;
  input clk, reset;
  output [35:0] out;
  wire [15:0] A, B;
  wire clk, reset;
  wire [35:0] out;
  wire [35:0] adderin;
  wire [35:0] feedback;
  wire [63:0] addout;
  wire [35:0] prod;
  wire UNCONNECTED94, UNCONNECTED95, UNCONNECTED96, UNCONNECTED97,
       UNCONNECTED_HIER_Z317, UNCONNECTED_HIER_Z318,
       UNCONNECTED_HIER_Z319, UNCONNECTED_HIER_Z320;
  wire UNCONNECTED_HIER_Z321, UNCONNECTED_HIER_Z322,
       UNCONNECTED_HIER_Z323, UNCONNECTED_HIER_Z324,
       UNCONNECTED_HIER_Z325, UNCONNECTED_HIER_Z326,
       UNCONNECTED_HIER_Z327, UNCONNECTED_HIER_Z328;
  wire UNCONNECTED_HIER_Z329, UNCONNECTED_HIER_Z330,
       UNCONNECTED_HIER_Z331, UNCONNECTED_HIER_Z332,
       UNCONNECTED_HIER_Z333, UNCONNECTED_HIER_Z334,
       UNCONNECTED_HIER_Z335, UNCONNECTED_HIER_Z336;
  wire UNCONNECTED_HIER_Z337, UNCONNECTED_HIER_Z338,
       UNCONNECTED_HIER_Z339, UNCONNECTED_HIER_Z340,
       UNCONNECTED_HIER_Z341, UNCONNECTED_HIER_Z342,
       UNCONNECTED_HIER_Z343, UNCONNECTED_HIER_Z344;
  wire UNCONNECTED_HIER_Z345, UNCONNECTED_HIER_Z346,
       UNCONNECTED_HIER_Z347, UNCONNECTED_HIER_Z348,
       UNCONNECTED_HIER_Z349, UNCONNECTED_HIER_Z350,
       UNCONNECTED_HIER_Z351, UNCONNECTED_HIER_Z352;
  wire UNCONNECTED_HIER_Z353, UNCONNECTED_HIER_Z354,
       UNCONNECTED_HIER_Z355, UNCONNECTED_HIER_Z356,
       UNCONNECTED_HIER_Z357, UNCONNECTED_HIER_Z358,
       UNCONNECTED_HIER_Z359, UNCONNECTED_HIER_Z360;
  wire UNCONNECTED_HIER_Z361, UNCONNECTED_HIER_Z362,
       UNCONNECTED_HIER_Z363, UNCONNECTED_HIER_Z364,
       UNCONNECTED_HIER_Z365, UNCONNECTED_HIER_Z366,
       UNCONNECTED_HIER_Z367, UNCONNECTED_HIER_Z368;
  wire UNCONNECTED_HIER_Z369, UNCONNECTED_HIER_Z370,
       UNCONNECTED_HIER_Z371, UNCONNECTED_HIER_Z372,
       UNCONNECTED_HIER_Z373, UNCONNECTED_HIER_Z374,
       UNCONNECTED_HIER_Z375, UNCONNECTED_HIER_Z376;
  wire UNCONNECTED_HIER_Z377, UNCONNECTED_HIER_Z378,
       UNCONNECTED_HIER_Z379, UNCONNECTED_HIER_Z380,
       UNCONNECTED_HIER_Z381, car;
  sixtyfour_bit_adder add({UNCONNECTED_HIER_Z348,
       UNCONNECTED_HIER_Z347, UNCONNECTED_HIER_Z346,
       UNCONNECTED_HIER_Z345, UNCONNECTED_HIER_Z344,
       UNCONNECTED_HIER_Z343, UNCONNECTED_HIER_Z342,
       UNCONNECTED_HIER_Z341, UNCONNECTED_HIER_Z340,
       UNCONNECTED_HIER_Z339, UNCONNECTED_HIER_Z338,
       UNCONNECTED_HIER_Z337, UNCONNECTED_HIER_Z336,
       UNCONNECTED_HIER_Z335, UNCONNECTED_HIER_Z334,
       UNCONNECTED_HIER_Z333, UNCONNECTED_HIER_Z332,
       UNCONNECTED_HIER_Z331, UNCONNECTED_HIER_Z330,
       UNCONNECTED_HIER_Z329, UNCONNECTED_HIER_Z328,
       UNCONNECTED_HIER_Z327, UNCONNECTED_HIER_Z326,
       UNCONNECTED_HIER_Z325, UNCONNECTED_HIER_Z324,
       UNCONNECTED_HIER_Z323, UNCONNECTED_HIER_Z322,
       UNCONNECTED_HIER_Z321, UNCONNECTED_HIER_Z320,
       UNCONNECTED_HIER_Z319, UNCONNECTED_HIER_Z318,
       UNCONNECTED_HIER_Z317, adderin[31:0]}, {UNCONNECTED_HIER_Z376,
       UNCONNECTED_HIER_Z375, UNCONNECTED_HIER_Z374,
       UNCONNECTED_HIER_Z373, UNCONNECTED_HIER_Z372,
       UNCONNECTED_HIER_Z371, UNCONNECTED_HIER_Z370,
       UNCONNECTED_HIER_Z369, UNCONNECTED_HIER_Z368,
       UNCONNECTED_HIER_Z367, UNCONNECTED_HIER_Z366,
       UNCONNECTED_HIER_Z365, UNCONNECTED_HIER_Z364,
       UNCONNECTED_HIER_Z363, UNCONNECTED_HIER_Z362,
       UNCONNECTED_HIER_Z361, UNCONNECTED_HIER_Z360,
       UNCONNECTED_HIER_Z359, UNCONNECTED_HIER_Z358,
       UNCONNECTED_HIER_Z357, UNCONNECTED_HIER_Z356,
       UNCONNECTED_HIER_Z355, UNCONNECTED_HIER_Z354,
       UNCONNECTED_HIER_Z353, UNCONNECTED_HIER_Z352,
       UNCONNECTED_HIER_Z351, UNCONNECTED_HIER_Z350,
       UNCONNECTED_HIER_Z349, feedback}, UNCONNECTED_HIER_Z377,
       {addout[63:36], out}, car);
  d_flipflop d1({UNCONNECTED_HIER_Z381, UNCONNECTED_HIER_Z380,
       UNCONNECTED_HIER_Z379, UNCONNECTED_HIER_Z378, prod[31:0]}, clk,
       reset, {UNCONNECTED97, UNCONNECTED96, UNCONNECTED95,
       UNCONNECTED94, adderin[31:0]});
  d_flipflop_1 d2(out, clk, reset, feedback);
  wallace16b w(A, B, prod[31:0]);
endmodule

