karpluscseucscedu kevin karplu subject decoupling cap onboard ive used onchip capacitor reduce groundbounce noise small systolic array chip 50pf load clock line design wa 2micron nwell cmo using mosi scalable design rule thought bypas capacitor 1 dont help much simultaneou output switchingthere still large inductance bypas capacitor load capacitor signal line ground return still get ground power line bounce 2 help lot onchip load high load clock line 3 transient trying suppres really high frequency forget large area polythinoxidediff capacitor since rc time constant large make metal2 metal poly diff sandwich put lot hole poly layer allowing frequent diffmetal1 contact forget exactly wide poly line thi design id probably omit diff altogether use solid poly sheet instead using m2 m1 poly substrate ha high resistance ignored speed 4 probably better trying tune ymy circuit run slightly slower edge lower voltage swing especially output signalling spending chip area capacitor spare space die since circuit wa big mosi tiny chip next size wa twice big needed kevin karplu kevin karplu karplusceucscedu due budgetary constraint light end tunnel turned