#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-top' 'zebu_top' '-l' 'zebu_vcs.log' '+define+SIMULATE_ONLY' '-o' 'zebu_simv' '+incdir+/global/apps/syn_2020.09-SP5-1/dw/sim_ver+' '-y' '/global/apps/syn_2020.09-SP5-1/dw/sim_ver' '+libext+.v+' '-full64' '-sverilog' '+v2k' '-kdb' '-timescale=1ns/10ps' '-debug_access+all' '-debug_region+cell+encrypt' '-skip_translate_body' '+define+SYNTHESIS' '+define+FPGA_INFER_MEMORIES' '+define+NO_2CYC_CHECKER' '+define+NO_3CYC_CHECKER' '+incdir+/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog' '+incdir+/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/RTL' '-f' '/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/compile_manifest' '-f' '/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/RTL/compile_manifest' '-assert' 'svaext' '/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/verilog/zebu_top.v' 2>&1
