OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__nor2_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__buf_1 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a21oi_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__o21a_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a31o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__a41o_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__and2b_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__dfxtp_2 has no liberty cell.
[WARNING ORD-1011] LEF master sky130_fd_sc_hd__inv_2 has no liberty cell.
if {[info exists ::env(CLOCK_PORT)] && $::env(CLOCK_PORT) != ""} { 
    create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
} else {
    create_clock -name __VIRTUAL_CLK__ -period $::env(CLOCK_PERIOD)
    set ::env(CLOCK_PORT) __VIRTUAL_CLK__
}
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.033442
set_load  $cap_load [all_outputs]
puts "\[INFO\]: Setting clock uncertainity to: $::env(SYNTH_CLOCK_UNCERTAINITY)"
[INFO]: Setting clock uncertainity to: 0.25
set_clock_uncertainty $::env(SYNTH_CLOCK_UNCERTAINITY) [get_clocks $::env(CLOCK_PORT)]
puts "\[INFO\]: Setting clock transition to: $::env(SYNTH_CLOCK_TRANSITION)"
[INFO]: Setting clock transition to: 0.15
set_clock_transition $::env(SYNTH_CLOCK_TRANSITION) [get_clocks $::env(CLOCK_PORT)]
puts "\[INFO\]: Setting timing derate to: [expr {$::env(SYNTH_TIMING_DERATE) * 10}] %"
[INFO]: Setting timing derate to: 0.5 %
set_timing_derate -early [expr {1-$::env(SYNTH_TIMING_DERATE)}]
set_timing_derate -late [expr {1+$::env(SYNTH_TIMING_DERATE)}]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.11    0.38    0.38 v _27_/Q (sky130_fd_sc_hd__dfxtp_2)
     5    0.04                           outputs[2] (net)
                  0.11    0.01    0.39 v _18_/B1 (sky130_fd_sc_hd__a21oi_2)
                  0.09    0.13    0.51 ^ _18_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.00                           _07_ (net)
                  0.10    0.01    0.52 ^ _20_/A (sky130_fd_sc_hd__nor2_2)
                  0.02    0.04    0.56 v _20_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _02_ (net)
                  0.02    0.00    0.57 v _27_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.37    0.37 v _25_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           outputs[0] (net)
                  0.10    0.00    0.37 v _13_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.17    0.54 v _13_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _04_ (net)
                  0.11    0.01    0.55 v _14_/B (sky130_fd_sc_hd__nor2_2)
                  0.05    0.08    0.63 ^ _14_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           _00_ (net)
                  0.05    0.00    0.64 ^ _25_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.37    0.37 v _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.10    0.00    0.37 v _15_/A (sky130_fd_sc_hd__buf_1)
                  0.11    0.16    0.53 v _15_/X (sky130_fd_sc_hd__buf_1)
     5    0.02                           _05_ (net)
                  0.11    0.00    0.53 v _17_/A2 (sky130_fd_sc_hd__o21a_2)
                  0.02    0.20    0.73 v _17_/X (sky130_fd_sc_hd__o21a_2)
     1    0.00                           _01_ (net)
                  0.02    0.00    0.73 v _26_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.42    0.42 ^ _28_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[3] (net)
                  0.20    0.00    0.42 ^ _22_/B1 (sky130_fd_sc_hd__a31o_2)
                  0.03    0.12    0.55 ^ _22_/X (sky130_fd_sc_hd__a31o_2)
     1    0.00                           _10_ (net)
                  0.03    0.00    0.55 ^ _23_/B (sky130_fd_sc_hd__and2b_2)
                  0.03    0.12    0.67 ^ _23_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _11_ (net)
                  0.04    0.00    0.67 ^ _24_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    0.74 ^ _24_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _03_ (net)
                  0.04    0.00    0.74 ^ _28_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.74   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.37    0.37 v _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.10    0.00    0.37 v outputs[1] (out)
                                  0.37   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  2.12   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.04    0.03    2.03 v reset (in)
     5    0.02                           reset (net)
                  0.04    0.00    2.03 v _12_/A (sky130_fd_sc_hd__nor2_2)
                  0.08    0.11    2.14 ^ _12_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           buffers_in[0] (net)
                  0.09    0.01    2.15 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.19 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[1] (net)
                  0.03    0.01    2.20 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.24 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[2] (net)
                  0.04    0.01    2.25 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.28 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.02    0.01    2.29 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.32 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[4] (net)
                  0.04    0.01    2.33 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.36 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[5] (net)
                  0.02    0.01    2.37 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.41 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[6] (net)
                  0.04    0.01    2.41 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.44 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[7] (net)
                  0.02    0.01    2.45 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.49 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[8] (net)
                  0.04    0.01    2.50 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.52 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[9] (net)
                  0.02    0.01    2.53 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.18    0.12    2.65 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.18    0.00    2.65 ^ chain (out)
                                  2.65   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.04    0.03    2.03 v reset (in)
     5    0.02                           reset (net)
                  0.04    0.00    2.03 v _21_/B1 (sky130_fd_sc_hd__a41o_2)
                  0.03    0.23    2.25 v _21_/X (sky130_fd_sc_hd__a41o_2)
     1    0.00                           _09_ (net)
                  0.04    0.00    2.26 v _23_/A_N (sky130_fd_sc_hd__and2b_2)
                  0.03    0.20    2.46 ^ _23_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _11_ (net)
                  0.04    0.00    2.46 ^ _24_/A (sky130_fd_sc_hd__buf_1)
                  0.04    0.07    2.54 ^ _24_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _03_ (net)
                  0.04    0.00    2.54 ^ _28_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.54   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04    9.71   library setup time
                                  9.71   data required time
-----------------------------------------------------------------------------
                                  9.71   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.24    0.50    0.50 ^ _27_/Q (sky130_fd_sc_hd__dfxtp_2)
     5    0.05                           outputs[2] (net)
                  0.24    0.00    0.50 ^ outputs[2] (out)
                                  0.50   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.21    0.48    0.48 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.04                           outputs[0] (net)
                  0.21    0.00    0.48 ^ outputs[0] (out)
                                  0.48   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  7.27   slack (MET)


Startpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.47    0.47 ^ _28_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[3] (net)
                  0.20    0.00    0.47 ^ outputs[3] (out)
                                  0.47   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.04    0.03    2.03 v reset (in)
     5    0.02                           reset (net)
                  0.04    0.00    2.03 v _12_/A (sky130_fd_sc_hd__nor2_2)
                  0.08    0.11    2.14 ^ _12_/Y (sky130_fd_sc_hd__nor2_2)
     1    0.00                           buffers_in[0] (net)
                  0.09    0.01    2.15 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.19 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[1] (net)
                  0.03    0.01    2.20 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.24 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[2] (net)
                  0.04    0.01    2.25 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.28 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.02    0.01    2.29 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.32 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[4] (net)
                  0.04    0.01    2.33 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.36 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[5] (net)
                  0.02    0.01    2.37 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.41 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[6] (net)
                  0.04    0.01    2.41 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.44 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[7] (net)
                  0.02    0.01    2.45 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.49 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[8] (net)
                  0.04    0.01    2.50 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.52 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[9] (net)
                  0.02    0.01    2.53 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.18    0.12    2.65 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.18    0.00    2.65 ^ chain (out)
                                  2.65   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.10

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.33
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_25_/CLK ^
   0.03
_25_/CLK ^
   0.03      0.00       0.00

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.73e-05   3.24e-06   3.38e-11   2.05e-05  78.9%
Combinational          2.58e-06   2.92e-06   7.45e-11   5.50e-06  21.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.99e-05   6.16e-06   1.08e-10   2.60e-05 100.0%
                          76.3%      23.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 216 u^2 100% utilization.
area_report_end
