$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 # S $end
   $var wire 1 $ A $end
   $var wire 1 % B $end
   $var wire 1 & Y $end
   $scope module m $end
    $var wire 1 # S $end
    $var wire 1 $ A $end
    $var wire 1 % B $end
    $var wire 1 & Y $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
0&
#1
#2
1#
1&
#3
