Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sun Dec  8 06:50:21 2024
| Host         : LENOVO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1749)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4056)
5. checking no_input_delay (14)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (1749)
---------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1550 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4056)
---------------------------------------------------
 There are 4056 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.426        0.000                      0                  222        0.104        0.000                      0                  222        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.426        0.000                      0                  222        0.104        0.000                      0                  222        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.445ns (21.225%)  route 5.363ns (78.775%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=100, routed)         2.090     7.631    at/sel_0_i_295_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.755 r  at/sel_0_i_515/O
                         net (fo=1, routed)           0.000     7.755    at/sel_0_i_515_n_0
    SLICE_X49Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     7.972 r  at/sel_0_i_275/O
                         net (fo=1, routed)           0.000     7.972    at/sel_0_i_275_n_0
    SLICE_X49Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.066 r  at/sel_0_i_101/O
                         net (fo=1, routed)           1.679     9.745    at/sel_0_i_101_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.316    10.061 r  at/sel_0_i_28/O
                         net (fo=1, routed)           0.000    10.061    at/sel_0_i_28_n_0
    SLICE_X35Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.299 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.594    11.893    at/sel[5]
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.494    14.835    at/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.740    14.319    at/sel_3
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.419ns (21.118%)  route 5.300ns (78.882%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=100, routed)         2.155     7.696    at/sel_0_i_295_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.820 r  at/sel_0_i_483/O
                         net (fo=1, routed)           0.000     7.820    at/sel_0_i_483_n_0
    SLICE_X44Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     8.037 r  at/sel_0_i_259/O
                         net (fo=1, routed)           0.000     8.037    at/sel_0_i_259_n_0
    SLICE_X44Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.131 r  at/sel_0_i_93/O
                         net (fo=1, routed)           1.239     9.370    at/sel_0_i_93_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.316     9.686 r  at/sel_0_i_26/O
                         net (fo=1, routed)           0.000     9.686    at/sel_0_i_26_n_0
    SLICE_X39Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.898 r  at/sel_0_i_8/O
                         net (fo=4, routed)           1.906    11.805    at/sel[6]
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.494    14.835    at/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    14.318    at/sel_3
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 1.457ns (21.777%)  route 5.233ns (78.223%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=100, routed)         2.023     7.565    at/sel_0_i_295_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.689 f  at/sel_0_i_537/O
                         net (fo=1, routed)           0.000     7.689    at/sel_0_i_537_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     7.934 f  at/sel_0_i_294/O
                         net (fo=1, routed)           0.000     7.934    at/sel_0_i_294_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I0_O)      0.104     8.038 f  at/sel_0_i_109/O
                         net (fo=1, routed)           1.565     9.603    at/sel_0_i_109_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.316     9.919 r  at/sel_0_i_30/O
                         net (fo=1, routed)           0.000     9.919    at/sel_0_i_30_n_0
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    10.131 r  at/sel_0_i_10/O
                         net (fo=4, routed)           1.645    11.776    at/sel[4]
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.490    14.831    at/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741    14.314    at/sel_0
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.445ns (21.610%)  route 5.242ns (78.390%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=100, routed)         2.090     7.631    at/sel_0_i_295_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.755 r  at/sel_0_i_515/O
                         net (fo=1, routed)           0.000     7.755    at/sel_0_i_515_n_0
    SLICE_X49Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     7.972 r  at/sel_0_i_275/O
                         net (fo=1, routed)           0.000     7.972    at/sel_0_i_275_n_0
    SLICE_X49Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.066 r  at/sel_0_i_101/O
                         net (fo=1, routed)           1.679     9.745    at/sel_0_i_101_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.316    10.061 r  at/sel_0_i_28/O
                         net (fo=1, routed)           0.000    10.061    at/sel_0_i_28_n_0
    SLICE_X35Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.299 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.473    11.772    at/sel[5]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.740    14.311    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 1.457ns (21.777%)  route 5.233ns (78.223%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=100, routed)         2.023     7.565    at/sel_0_i_295_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.689 f  at/sel_0_i_537/O
                         net (fo=1, routed)           0.000     7.689    at/sel_0_i_537_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     7.934 f  at/sel_0_i_294/O
                         net (fo=1, routed)           0.000     7.934    at/sel_0_i_294_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I0_O)      0.104     8.038 f  at/sel_0_i_109/O
                         net (fo=1, routed)           1.565     9.603    at/sel_0_i_109_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.316     9.919 r  at/sel_0_i_30/O
                         net (fo=1, routed)           0.000     9.919    at/sel_0_i_30_n_0
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    10.131 r  at/sel_0_i_10/O
                         net (fo=4, routed)           1.645    11.776    at/sel[4]
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.494    14.835    at/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741    14.318    at/sel_3
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 1.588ns (23.947%)  route 5.043ns (76.053%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    vga/clk_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  vga/h_count_reg_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  vga/h_count_reg_reg[3]_rep__2/Q
                         net (fo=100, routed)         2.235     7.740    at/sel_0_i_179_1
    SLICE_X51Y28         LUT6 (Prop_lut6_I4_O)        0.299     8.039 r  at/sel_0_i_380/O
                         net (fo=1, routed)           0.000     8.039    at/sel_0_i_380_n_0
    SLICE_X51Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     8.277 r  at/sel_0_i_180/O
                         net (fo=1, routed)           0.000     8.277    at/sel_0_i_180_n_0
    SLICE_X51Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.381 r  at/sel_0_i_61/O
                         net (fo=1, routed)           1.302     9.684    at/sel_0_i_61_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.316    10.000 r  at/sel_0_i_18/O
                         net (fo=1, routed)           0.000    10.000    at/sel_0_i_18_n_0
    SLICE_X35Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    10.212 r  at/sel_0_i_4/O
                         net (fo=4, routed)           1.506    11.718    at/sel[10]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    14.310    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 1.040ns (15.694%)  route 5.587ns (84.306%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=100, routed)         1.681     7.222    at/sel_0_i_86_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.346 f  at/sel_0_i_224/O
                         net (fo=1, routed)           0.799     8.145    at/sel_0_i_224_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  at/sel_0_i_78/O
                         net (fo=1, routed)           1.351     9.620    at/sel_0_i_78_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  at/sel_0_i_22/O
                         net (fo=1, routed)           0.000     9.744    at/sel_0_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.956 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.756    11.712    at/sel[8]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.486    14.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.310    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 1.445ns (21.811%)  route 5.180ns (78.189%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=100, routed)         2.090     7.631    at/sel_0_i_295_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.755 r  at/sel_0_i_515/O
                         net (fo=1, routed)           0.000     7.755    at/sel_0_i_515_n_0
    SLICE_X49Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     7.972 r  at/sel_0_i_275/O
                         net (fo=1, routed)           0.000     7.972    at/sel_0_i_275_n_0
    SLICE_X49Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.066 r  at/sel_0_i_101/O
                         net (fo=1, routed)           1.679     9.745    at/sel_0_i_101_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.316    10.061 r  at/sel_0_i_28/O
                         net (fo=1, routed)           0.000    10.061    at/sel_0_i_28_n_0
    SLICE_X35Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.299 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.411    11.710    at/sel[5]
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.490    14.831    at/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  at/sel_0/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.740    14.315    at/sel_0
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 1.040ns (15.694%)  route 5.587ns (84.306%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=100, routed)         1.681     7.222    at/sel_0_i_86_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.346 f  at/sel_0_i_224/O
                         net (fo=1, routed)           0.799     8.145    at/sel_0_i_224_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.269 r  at/sel_0_i_78/O
                         net (fo=1, routed)           1.351     9.620    at/sel_0_i_78_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.744 r  at/sel_0_i_22/O
                         net (fo=1, routed)           0.000     9.744    at/sel_0_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.956 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.756    11.712    at/sel[8]
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.493    14.834    at/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_2/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.741    14.317    at/sel_2
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 1.419ns (21.575%)  route 5.158ns (78.425%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=100, routed)         2.155     7.696    at/sel_0_i_295_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.820 r  at/sel_0_i_483/O
                         net (fo=1, routed)           0.000     7.820    at/sel_0_i_483_n_0
    SLICE_X44Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     8.037 r  at/sel_0_i_259/O
                         net (fo=1, routed)           0.000     8.037    at/sel_0_i_259_n_0
    SLICE_X44Y26         MUXF8 (Prop_muxf8_I1_O)      0.094     8.131 r  at/sel_0_i_93/O
                         net (fo=1, routed)           1.239     9.370    at/sel_0_i_93_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.316     9.686 r  at/sel_0_i_26/O
                         net (fo=1, routed)           0.000     9.686    at/sel_0_i_26_n_0
    SLICE_X39Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     9.898 r  at/sel_0_i_8/O
                         net (fo=4, routed)           1.764    11.662    at/sel[6]
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.493    14.834    at/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_2/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.741    14.317    at/sel_2
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.709    uart2/baudrate_gen/counter_reg[14]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.869 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.709    uart2/baudrate_gen/counter_reg[14]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.869 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart1/baudrate_gen/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    uart1/baudrate_gen/counter_reg[12]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart1/baudrate_gen/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    uart1/baudrate_gen/counter_reg[12]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.709    uart2/baudrate_gen/counter_reg[14]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.869 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.709    uart2/baudrate_gen/counter_reg[14]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.869 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.479%)  route 0.121ns (23.521%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.709    uart2/baudrate_gen/counter_reg[14]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.869 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.962    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_7
    SLICE_X31Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[12]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.970%)  route 0.121ns (23.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.709    uart2/baudrate_gen/counter_reg[14]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.869 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.973    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_5
    SLICE_X31Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    at/sel_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    at/sel_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    at/sel_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    at/sel_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y39   rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y39   rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y39   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y37   rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y39   rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y39   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y39   rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y39   rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y39   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y39   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37   rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37   rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y39   rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y39   rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y39   rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y39   rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y39   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y39   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37   rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37   rgb_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4048 Endpoints
Min Delay          4048 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[9][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.804ns  (logic 0.704ns (6.516%)  route 10.100ns (93.484%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.957    10.804    at/D[1]
    SLICE_X51Y35         FDRE                                         r  at/mem_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.712ns  (logic 0.704ns (6.572%)  route 10.008ns (93.428%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.864    10.712    at/D[1]
    SLICE_X50Y37         FDRE                                         r  at/mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[11][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.666ns  (logic 0.704ns (6.600%)  route 9.962ns (93.400%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.819    10.666    at/D[1]
    SLICE_X50Y36         FDRE                                         r  at/mem_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 0.704ns (6.619%)  route 9.933ns (93.381%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.789    10.637    at/D[1]
    SLICE_X48Y35         FDRE                                         r  at/mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 0.704ns (6.657%)  route 9.871ns (93.343%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.727    10.575    at/D[1]
    SLICE_X53Y37         FDRE                                         r  at/mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 0.704ns (6.675%)  route 9.843ns (93.325%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.700    10.547    at/D[1]
    SLICE_X52Y36         FDRE                                         r  at/mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 0.704ns (6.675%)  route 9.843ns (93.325%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.699    10.547    at/D[1]
    SLICE_X51Y37         FDRE                                         r  at/mem_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[13][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 0.704ns (6.685%)  route 9.827ns (93.315%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.683    10.531    at/D[1]
    SLICE_X53Y34         FDRE                                         r  at/mem_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[15][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.503ns  (logic 0.704ns (6.703%)  route 9.799ns (93.297%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.655    10.503    at/D[1]
    SLICE_X52Y34         FDRE                                         r  at/mem_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[12][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.478ns  (logic 0.704ns (6.719%)  route 9.774ns (93.281%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=10, routed)          1.338     1.794    uart1/receiver/Q[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.918 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.806     2.724    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I1_O)        0.124     2.848 r  uart1/receiver/mem[127][1]_i_1/O
                         net (fo=128, routed)         7.630    10.478    at/D[1]
    SLICE_X53Y35         FDRE                                         r  at/mem_reg[12][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE                         0.000     0.000 r  uart2/en_reg/C
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/en_reg/Q
                         net (fo=3, routed)           0.077     0.218    uart2/transmitter/en
    SLICE_X36Y19         FDRE                                         r  uart2/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE                         0.000     0.000 r  uut/dataprev_reg[2]/C
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/dataprev_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    uut/dataprev[2]
    SLICE_X31Y21         FDRE                                         r  uut/keycode_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE                         0.000     0.000 r  uut/dataprev_reg[4]/C
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/dataprev_reg[4]/Q
                         net (fo=1, routed)           0.113     0.254    uut/dataprev[4]
    SLICE_X31Y21         FDRE                                         r  uut/keycode_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/dataprev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.146ns (53.648%)  route 0.126ns (46.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE                         0.000     0.000 r  uut/datacur_reg[3]/C
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[3]/Q
                         net (fo=3, routed)           0.126     0.272    uut/datacur[3]
    SLICE_X31Y20         FDRE                                         r  uut/dataprev_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.490%)  route 0.132ns (47.510%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE                         0.000     0.000 r  uut/datacur_reg[3]/C
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[3]/Q
                         net (fo=3, routed)           0.132     0.278    uut/datacur[3]
    SLICE_X31Y20         FDRE                                         r  uut/keycode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/pflag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.478%)  route 0.132ns (47.522%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE                         0.000     0.000 r  uut/flag_reg/C
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/flag_reg/Q
                         net (fo=3, routed)           0.132     0.278    uut/flag
    SLICE_X29Y18         FDRE                                         r  uut/pflag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.146ns (52.333%)  route 0.133ns (47.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE                         0.000     0.000 r  uut/datacur_reg[1]/C
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[1]/Q
                         net (fo=3, routed)           0.133     0.279    uut/datacur[1]
    SLICE_X31Y20         FDRE                                         r  uut/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.146ns (52.333%)  route 0.133ns (47.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE                         0.000     0.000 r  uut/datacur_reg[2]/C
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[2]/Q
                         net (fo=3, routed)           0.133     0.279    uut/datacur[2]
    SLICE_X31Y20         FDRE                                         r  uut/keycode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/db_clk/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE                         0.000     0.000 r  uut/db_clk/count_reg[4]/C
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.095     0.236    uut/db_clk/count_reg[4]
    SLICE_X29Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.281 r  uut/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    uut/db_clk/count[0]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  uut/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.142%)  route 0.140ns (49.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE                         0.000     0.000 r  uart2/receiver/received_reg/C
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/received_reg/Q
                         net (fo=3, routed)           0.140     0.281    uart2/receiver_n_0
    SLICE_X37Y19         FDRE                                         r  uart2/last_rec_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 3.953ns (60.121%)  route 2.622ns (39.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X28Y39         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.622     8.163    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.660 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.660    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 4.048ns (62.824%)  route 2.396ns (37.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.396     8.002    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.532 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.532    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.445ns  (logic 4.152ns (64.431%)  route 2.292ns (35.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.292     7.857    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.674    11.531 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.531    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 4.037ns (63.762%)  route 2.295ns (36.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.295     7.901    rgb_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.420 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.420    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 4.176ns (66.250%)  route 2.127ns (33.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.127     7.692    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.698    11.389 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.389    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 4.118ns (65.354%)  route 2.183ns (34.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.183     7.690    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.699    11.389 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.389    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.020ns (64.735%)  route 2.190ns (35.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.190     7.794    rgb_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.297 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.297    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.212ns  (logic 4.021ns (64.739%)  route 2.190ns (35.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.564     5.085    vga/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.190     7.794    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.297 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.297    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 4.043ns (65.222%)  route 2.156ns (34.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.156     7.762    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.287 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.287    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.194ns  (logic 4.013ns (64.794%)  route 2.181ns (35.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.181     7.785    rgb_OBUF[3]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.280 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.280    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/v_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.083     1.667    vga/w_y[9]
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.712 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.712    vga/v_count_next[9]_i_2_n_0
    SLICE_X28Y37         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.717%)  route 0.097ns (34.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.560     1.443    vga/clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.097     1.681    vga/w_y[6]
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.726 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.726    vga/v_count_next[6]_i_1_n_0
    SLICE_X28Y37         FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.629%)  route 0.137ns (42.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X28Y40         FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  vga/h_count_reg_reg[9]/Q
                         net (fo=19, routed)          0.137     1.723    vga/w_x[9]
    SLICE_X29Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    vga/h_count_next_0[5]
    SLICE_X29Y40         FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.187ns (54.896%)  route 0.154ns (45.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[4]/Q
                         net (fo=101, routed)         0.154     1.740    vga/h_count_reg_reg[7]_0[4]
    SLICE_X30Y41         LUT5 (Prop_lut5_I4_O)        0.046     1.786 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    vga/h_count_next_0[4]
    SLICE_X30Y41         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  vga/h_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.164     1.754    vga/h_count_reg_reg[7]_0[0]
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga/h_count_next_0[0]
    SLICE_X12Y40         FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.757%)  route 0.195ns (51.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.195     1.781    vga/w_y[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/v_count_next[7]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.757%)  route 0.195ns (51.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.195     1.781    vga/w_y[7]
    SLICE_X28Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.826 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/v_count_next[8]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.651%)  route 0.196ns (51.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X28Y40         FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[8]/Q
                         net (fo=15, routed)          0.196     1.782    vga/w_x[8]
    SLICE_X28Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.827    vga/h_count_next_0[9]
    SLICE_X28Y41         FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.763%)  route 0.203ns (52.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.561     1.444    vga/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[4]/Q
                         net (fo=52, routed)          0.203     1.789    vga/Q[4]
    SLICE_X28Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.834 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    vga/v_count_next[4]_i_1_n_0
    SLICE_X28Y38         FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.489%)  route 0.232ns (55.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.445    vga/clk_IBUF_BUFG
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.232     1.818    vga/Q[0]
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.863 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga/v_count_next[2]_i_1_n_0
    SLICE_X14Y36         FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[107][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.200ns  (logic 1.107ns (17.856%)  route 5.093ns (82.144%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE                         0.000     0.000 r  at/mem_reg[107][8]/C
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[107][8]/Q
                         net (fo=1, routed)           1.407     1.925    at/mem_reg_n_0_[107][8]
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.049 f  at/sel_0_i_157/O
                         net (fo=1, routed)           0.641     2.690    at/sel_0_i_157_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.814 r  at/sel_0_i_50/O
                         net (fo=1, routed)           1.023     3.837    at/sel_0_i_50_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     3.961 r  at/sel_0_i_15/O
                         net (fo=1, routed)           0.000     3.961    at/sel_0_i_15_n_0
    SLICE_X41Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     4.178 r  at/sel_0_i_2/O
                         net (fo=4, routed)           2.021     6.200    at/sel[12]
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.494     4.835    at/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[107][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.142ns  (logic 1.107ns (18.023%)  route 5.035ns (81.977%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE                         0.000     0.000 r  at/mem_reg[107][8]/C
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[107][8]/Q
                         net (fo=1, routed)           1.407     1.925    at/mem_reg_n_0_[107][8]
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.049 f  at/sel_0_i_157/O
                         net (fo=1, routed)           0.641     2.690    at/sel_0_i_157_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.814 r  at/sel_0_i_50/O
                         net (fo=1, routed)           1.023     3.837    at/sel_0_i_50_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     3.961 r  at/sel_0_i_15/O
                         net (fo=1, routed)           0.000     3.961    at/sel_0_i_15_n_0
    SLICE_X41Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     4.178 r  at/sel_0_i_2/O
                         net (fo=4, routed)           1.964     6.142    at/sel[12]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[42][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 1.066ns (17.553%)  route 5.007ns (82.447%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE                         0.000     0.000 r  at/mem_reg[42][3]/C
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[42][3]/Q
                         net (fo=1, routed)           1.304     1.760    at/mem_reg_n_0_[42][3]
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.124     1.884 r  at/sel_0_i_241/O
                         net (fo=1, routed)           0.949     2.833    at/sel_0_i_241_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.957 f  at/sel_0_i_86/O
                         net (fo=1, routed)           0.986     3.942    at/sel_0_i_86_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  at/sel_0_i_24/O
                         net (fo=1, routed)           0.000     4.066    at/sel_0_i_24_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     4.304 r  at/sel_0_i_7/O
                         net (fo=4, routed)           1.769     6.073    at/sel[7]
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.494     4.835    at/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[47][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.069ns  (logic 1.040ns (17.136%)  route 5.029ns (82.864%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  at/mem_reg[47][4]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[47][4]/Q
                         net (fo=1, routed)           1.123     1.579    at/mem_reg_n_0_[47][4]
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.703 f  at/sel_0_i_224/O
                         net (fo=1, routed)           0.799     2.502    at/sel_0_i_224_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124     2.626 r  at/sel_0_i_78/O
                         net (fo=1, routed)           1.351     3.977    at/sel_0_i_78_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  at/sel_0_i_22/O
                         net (fo=1, routed)           0.000     4.101    at/sel_0_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     4.313 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.756     6.069    at/sel[8]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[47][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.069ns  (logic 1.040ns (17.136%)  route 5.029ns (82.864%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  at/mem_reg[47][4]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[47][4]/Q
                         net (fo=1, routed)           1.123     1.579    at/mem_reg_n_0_[47][4]
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.703 f  at/sel_0_i_224/O
                         net (fo=1, routed)           0.799     2.502    at/sel_0_i_224_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124     2.626 r  at/sel_0_i_78/O
                         net (fo=1, routed)           1.351     3.977    at/sel_0_i_78_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  at/sel_0_i_22/O
                         net (fo=1, routed)           0.000     4.101    at/sel_0_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     4.313 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.756     6.069    at/sel[8]
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.493     4.834    at/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  at/sel_2/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[77][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 1.182ns (19.503%)  route 4.879ns (80.497%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  at/mem_reg[77][11]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[77][11]/Q
                         net (fo=1, routed)           0.979     1.435    at/mem_reg_n_0_[77][11]
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.559 f  at/sel_0_i_116/O
                         net (fo=1, routed)           1.026     2.585    at/sel_0_i_116_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.150     2.735 r  at/sel_0_i_32/O
                         net (fo=1, routed)           0.659     3.394    at/sel_0_i_32_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.328     3.722 r  at/sel_0_i_11/O
                         net (fo=1, routed)           0.715     4.438    at/sel_0_i_11_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.562 r  at/sel_0_i_1/O
                         net (fo=4, routed)           1.499     6.061    at/sel[13]
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.494     4.835    at/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[37][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.046ns  (logic 1.175ns (19.435%)  route 4.871ns (80.565%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE                         0.000     0.000 r  at/mem_reg[37][6]/C
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  at/mem_reg[37][6]/Q
                         net (fo=1, routed)           1.173     1.592    at/mem_reg_n_0_[37][6]
    SLICE_X45Y51         LUT6 (Prop_lut6_I3_O)        0.296     1.888 r  at/sel_0_i_183/O
                         net (fo=1, routed)           0.798     2.686    at/sel_0_i_183_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  at/sel_0_i_62/O
                         net (fo=1, routed)           1.394     4.204    at/sel_0_i_62_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.328 r  at/sel_0_i_18/O
                         net (fo=1, routed)           0.000     4.328    at/sel_0_i_18_n_0
    SLICE_X35Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     4.540 r  at/sel_0_i_4/O
                         net (fo=4, routed)           1.506     6.046    at/sel[10]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[32][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.973ns  (logic 1.102ns (18.448%)  route 4.871ns (81.552%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE                         0.000     0.000 r  at/mem_reg[32][7]/C
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[32][7]/Q
                         net (fo=1, routed)           1.138     1.656    at/mem_reg_n_0_[32][7]
    SLICE_X46Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.780 r  at/sel_0_i_165/O
                         net (fo=1, routed)           0.798     2.578    at/sel_0_i_165_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.702 r  at/sel_0_i_54/O
                         net (fo=1, routed)           0.982     3.684    at/sel_0_i_54_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.124     3.808 r  at/sel_0_i_16/O
                         net (fo=1, routed)           0.000     3.808    at/sel_0_i_16_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     4.020 r  at/sel_0_i_3/O
                         net (fo=4, routed)           1.954     5.973    at/sel[11]
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.494     4.835    at/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[47][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.965ns  (logic 1.040ns (17.434%)  route 4.925ns (82.566%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE                         0.000     0.000 r  at/mem_reg[47][4]/C
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[47][4]/Q
                         net (fo=1, routed)           1.123     1.579    at/mem_reg_n_0_[47][4]
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.703 f  at/sel_0_i_224/O
                         net (fo=1, routed)           0.799     2.502    at/sel_0_i_224_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.124     2.626 r  at/sel_0_i_78/O
                         net (fo=1, routed)           1.351     3.977    at/sel_0_i_78_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.124     4.101 r  at/sel_0_i_22/O
                         net (fo=1, routed)           0.000     4.101    at/sel_0_i_22_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     4.313 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.652     5.965    at/sel[8]
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.494     4.835    at/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  at/sel_3/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[42][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.916ns  (logic 1.066ns (18.018%)  route 4.850ns (81.982%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE                         0.000     0.000 r  at/mem_reg[42][3]/C
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[42][3]/Q
                         net (fo=1, routed)           1.304     1.760    at/mem_reg_n_0_[42][3]
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.124     1.884 r  at/sel_0_i_241/O
                         net (fo=1, routed)           0.949     2.833    at/sel_0_i_241_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.957 f  at/sel_0_i_86/O
                         net (fo=1, routed)           0.986     3.942    at/sel_0_i_86_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.066 r  at/sel_0_i_24/O
                         net (fo=1, routed)           0.000     4.066    at/sel_0_i_24_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I0_O)      0.238     4.304 r  at/sel_0_i_7/O
                         net (fo=4, routed)           1.612     5.916    at/sel[7]
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.486     4.827    at/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  at/sel_1/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.973%)  route 0.073ns (33.027%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X30Y41         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[4]/Q
                         net (fo=4, routed)           0.073     0.221    vga/h_count_next[4]
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.103     0.251    vga/v_count_next[1]
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[8]
    SLICE_X28Y40         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X28Y40         FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.497%)  route 0.105ns (41.503%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.105     0.253    vga/v_count_next[3]
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.113     0.254    vga/h_count_next[2]
    SLICE_X30Y40         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X30Y40         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X28Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next[5]
    SLICE_X29Y37         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.829     1.956    vga/clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next[7]
    SLICE_X29Y38         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X28Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next[6]
    SLICE_X29Y37         FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.829     1.956    vga/clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X28Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.120     0.261    vga/v_count_next[9]
    SLICE_X29Y37         FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.829     1.956    vga/clk_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.964%)  route 0.120ns (46.036%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.120     0.261    vga/h_count_next[6]
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.831     1.958    vga/clk_IBUF_BUFG
    SLICE_X31Y41         FDCE                                         r  vga/h_count_reg_reg[6]/C





