# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
CLK(R)->CLK(R)	15.840   */1.626         */0.160         my_fpu_double/i_fpu_add/sum_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */1.645         */0.161         my_fpu_double/i_fpu_sub/diff_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */1.652         */0.160         my_fpu_double/i_fpu_add/sum_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */1.738         */0.161         my_fpu_double/i_fpu_sub/diff_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */1.922         */0.160         my_fpu_double/i_fpu_add/sum_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */2.016         */0.161         my_fpu_double/i_fpu_sub/diff_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */2.198         */0.160         my_fpu_double/i_fpu_add/sum_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */2.282         */0.161         my_fpu_double/i_fpu_sub/diff_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */2.472         */0.160         my_fpu_double/i_fpu_add/sum_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */2.566         */0.161         my_fpu_double/i_fpu_sub/diff_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */2.751         */0.160         my_fpu_double/i_fpu_add/sum_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */2.839         */0.161         my_fpu_double/i_fpu_sub/diff_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */2.843         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */2.964         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */3.029         */0.160         my_fpu_double/i_fpu_add/sum_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */3.128         */0.161         my_fpu_double/i_fpu_sub/diff_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */3.262         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */3.315         */0.160         my_fpu_double/i_fpu_add/sum_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */3.399         */0.161         my_fpu_double/i_fpu_sub/diff_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */3.537         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */3.587         */0.161         my_fpu_double/i_fpu_add/sum_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */3.643         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */3.695         */0.161         my_fpu_double/i_fpu_sub/diff_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */3.815         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */3.868         */0.160         my_fpu_double/i_fpu_add/sum_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */3.872         */0.161         my_fpu_double/i_fpu_sub/diff_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */3.960         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */4.020         */0.161         my_fpu_double/i_fpu_sub/diff_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */4.098         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */4.148         */0.160         my_fpu_double/i_fpu_add/sum_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */4.242         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */4.281         */0.161         my_fpu_double/i_fpu_sub/diff_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */4.307         */0.161         my_fpu_double/i_fpu_add/sum_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */4.321         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */4.377         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */4.469         */0.160         my_fpu_double/i_fpu_add/sum_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */4.522         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */4.553         */0.161         my_fpu_double/i_fpu_sub/diff_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */4.646         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */4.658         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */4.734         */0.160         my_fpu_double/i_fpu_add/sum_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */4.794         */0.160         my_fpu_double/i_fpu_mul/product_e_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */4.798         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */4.839         */0.161         my_fpu_double/i_fpu_sub/diff_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */4.866         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */4.922         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */4.935         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */5.016         */0.160         my_fpu_double/i_fpu_add/sum_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */5.076         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.114         */0.161         my_fpu_double/i_fpu_sub/diff_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */5.120         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */5.186         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */5.219         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */5.284         */0.160         my_fpu_double/i_fpu_add/sum_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */5.306         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.346         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.395         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */5.397         */0.161         my_fpu_double/i_fpu_sub/diff_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */5.476         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.494         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.523         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */5.573         */0.160         my_fpu_double/i_fpu_add/sum_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */5.588         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */5.637         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.659         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.671         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.674         */0.161         my_fpu_double/i_fpu_sub/diff_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */5.753         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */5.779         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.834         */0.161         my_fpu_double/i_fpu_add/sum_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */5.864         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */5.915         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */5.927         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */5.938         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */5.949         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.959         */0.161         my_fpu_double/i_fpu_sub/diff_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */5.988         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */5.995         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.012         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.026         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */6.058         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */6.061         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.081         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.106         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.106         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */6.114         */0.160         my_fpu_double/i_fpu_add/sum_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */6.157         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.191         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[26]/D    1
CLK(R)->CLK(R)	15.838   */6.218         */0.162         my_fpu_double/i_fpu_sub/diff_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.219         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.223         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */6.296         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.335         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */6.360         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */6.377         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.381         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */6.397         */0.160         my_fpu_double/i_fpu_add/sum_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.430         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.475         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.506         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.508         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */6.531         */0.161         my_fpu_double/i_fpu_sub/diff_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.575         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.625         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.632         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */6.649         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.658         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.660         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */6.664         */0.160         my_fpu_double/i_fpu_add/sum_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.697         */0.161         my_fpu_double/i_fpu_sub/diff_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.712         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.716         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.735         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.754         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */6.781         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.788         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.801         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */6.842         */0.161         my_fpu_double/i_fpu_sub/diff_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.855         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.886         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.904         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.909         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */6.918         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */6.935         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */6.936         */0.160         my_fpu_double/i_fpu_add/sum_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */6.938         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.972         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */6.974         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.975         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.989         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */6.995         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.038         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.049         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */7.058         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */7.060         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */7.071         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */7.077         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.086         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.115         */0.161         my_fpu_double/i_fpu_sub/diff_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.138         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.154         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.161         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */7.180         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.184         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */7.185         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.208         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.214         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.225         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.233         */0.161         my_fpu_double/i_fpu_add/sum_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */7.254         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */7.259         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.295         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.314         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */7.323         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.338         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */7.343         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */7.359         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.387         */0.161         my_fpu_double/i_fpu_sub/diff_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.409         */0.160         my_fpu_double/i_fpu_add/sum_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.413         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.418         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */7.422         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */7.429         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */7.448         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */7.455         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.463         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.466         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.490         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.493         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */7.508         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */7.526         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */7.540         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.570         */0.160         my_fpu_double/i_fpu_add/sum_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.586         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */7.592         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.610         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */7.616         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.644         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.652         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */7.669         */0.161         my_fpu_double/i_fpu_sub/diff_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */7.690         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */7.691         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.692         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */7.730         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.745         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.746         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.752         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */7.762         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */7.762         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.775         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.819         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */7.821         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.827         */0.161         my_fpu_double/i_fpu_add/sum_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.837         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */7.878         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.893         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.916         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.922         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */7.934         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.947         */0.161         my_fpu_double/i_fpu_sub/diff_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.967         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */7.968         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */7.995         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.009         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.021         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.029         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */8.042         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */8.044         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */8.063         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */8.083         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */8.099         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.116         */0.160         my_fpu_double/i_fpu_add/sum_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */8.123         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[31]/D    1
CLK(R)->CLK(R)	15.834   */8.130         */0.166         data_out_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */8.153         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.157         */0.166         data_out_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */8.159         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.165         */0.166         data_out_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */8.169         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */8.184         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.202         */0.166         data_out_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */8.211         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.216         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */8.223         */0.161         my_fpu_double/i_fpu_sub/diff_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.241         */0.166         data_out_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */8.245         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.246         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.263         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */8.263         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.270         */0.166         opa_reg[7]/D    1
CLK(R)->CLK(R)	15.834   */8.270         */0.166         opa_reg[9]/D    1
CLK(R)->CLK(R)	15.834   */8.271         */0.166         opa_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.271         */0.166         opa_reg[8]/D    1
CLK(R)->CLK(R)	15.834   */8.272         */0.166         opa_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.272         */0.166         opa_reg[14]/D    1
CLK(R)->CLK(R)	15.834   */8.272         */0.166         opa_reg[12]/D    1
CLK(R)->CLK(R)	15.833   */8.272         */0.167         opa_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.272         */0.166         opa_reg[10]/D    1
CLK(R)->CLK(R)	15.834   */8.272         */0.166         opa_reg[15]/D    1
CLK(R)->CLK(R)	15.834   */8.273         */0.166         opa_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.273         */0.166         opa_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.273         */0.166         opa_reg[17]/D    1
CLK(R)->CLK(R)	15.834   */8.274         */0.166         opa_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.274         */0.166         opa_reg[3]/D    1
CLK(R)->CLK(R)	15.834   */8.274         */0.166         opa_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.274         */0.166         opa_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.275         */0.166         opa_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.276         */0.166         opa_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.278         */0.166         opa_reg[5]/D    1
CLK(R)->CLK(R)	15.834   */8.278         */0.166         opa_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.279         */0.166         opa_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.282         */0.166         opa_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.282         */0.166         opa_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.285         */0.166         opa_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.285         */0.166         opa_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.286         */0.166         opa_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.286         */0.166         opa_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.288         */0.166         opa_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.289         */0.166         opa_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.291         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */8.291         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.291         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.293         */0.166         opa_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */8.294         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.294         */0.166         opa_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */8.295         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.296         */0.166         opb_reg[8]/D    1
CLK(R)->CLK(R)	15.834   */8.297         */0.166         opb_reg[7]/D    1
CLK(R)->CLK(R)	15.834   */8.297         */0.166         opb_reg[15]/D    1
CLK(R)->CLK(R)	15.834   */8.297         */0.166         opb_reg[14]/D    1
CLK(R)->CLK(R)	15.834   */8.297         */0.166         opb_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.298         */0.166         opb_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.298         */0.166         opb_reg[10]/D    1
CLK(R)->CLK(R)	15.834   */8.298         */0.166         opb_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.298         */0.166         opb_reg[9]/D    1
CLK(R)->CLK(R)	15.834   */8.298         */0.166         opb_reg[3]/D    1
CLK(R)->CLK(R)	15.834   */8.299         */0.166         opb_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.299         */0.166         opb_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.299         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[20]/D    1
CLK(R)->CLK(R)	15.833   */8.299         */0.167         opb_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.299         */0.166         opb_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.300         */0.166         opb_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.301         */0.166         opb_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.301         */0.166         opb_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.301         */0.166         opb_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.302         */0.166         opb_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.303         */0.166         opb_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.305         */0.166         opb_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.305         */0.166         opb_reg[5]/D    1
CLK(R)->CLK(R)	15.834   */8.307         */0.166         opb_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.308         */0.166         opb_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.310         */0.166         opb_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.310         */0.166         opb_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.311         */0.166         opb_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.311         */0.166         opb_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.312         */0.166         opb_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.314         */0.166         opb_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.316         */0.166         data_out_reg[15]/D    1
CLK(R)->CLK(R)	15.834   */8.318         */0.166         opb_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.320         */0.166         opb_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */8.321         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.338         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.340         */0.166         data_out_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.341         */0.166         data_out_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.342         */0.166         data_out_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.342         */0.166         data_out_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.342         */0.166         data_out_reg[31]/D    1
CLK(R)->CLK(R)	15.834   */8.342         */0.166         data_out_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.342         */0.166         data_out_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.343         */0.166         data_out_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.343         */0.166         data_out_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.343         */0.166         data_out_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.343         */0.166         data_out_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.344         */0.166         data_out_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.344         */0.166         data_out_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.345         */0.166         data_out_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.345         */0.166         data_out_reg[17]/D    1
CLK(R)->CLK(R)	15.834   */8.345         */0.166         data_out_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.350         */0.166         data_out_reg[10]/D    1
CLK(R)->CLK(R)	15.834   */8.350         */0.166         data_out_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.351         */0.166         data_out_reg[14]/D    1
CLK(R)->CLK(R)	15.834   */8.351         */0.166         data_out_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.352         */0.166         data_out_reg[9]/D    1
CLK(R)->CLK(R)	15.834   */8.352         */0.166         data_out_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.352         */0.166         data_out_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.352         */0.166         data_out_reg[8]/D    1
CLK(R)->CLK(R)	15.834   */8.355         */0.166         data_out_reg[5]/D    1
CLK(R)->CLK(R)	15.834   */8.355         */0.166         data_out_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */8.372         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[28]/D    1
CLK(R)->CLK(R)	15.833   */8.377         */0.167         opb_reg[38]/D    1
CLK(R)->CLK(R)	15.833   */8.378         */0.167         opb_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */8.378         */0.167         opb_reg[43]/D    1
CLK(R)->CLK(R)	15.834   */8.379         */0.166         opb_reg[40]/D    1
CLK(R)->CLK(R)	15.833   */8.379         */0.167         opb_reg[48]/D    1
CLK(R)->CLK(R)	15.834   */8.379         */0.166         opb_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */8.379         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.379         */0.166         opb_reg[35]/D    1
CLK(R)->CLK(R)	15.834   */8.379         */0.166         opb_reg[45]/D    1
CLK(R)->CLK(R)	15.834   */8.379         */0.166         opb_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */8.380         */0.167         opb_reg[49]/D    1
CLK(R)->CLK(R)	15.834   */8.380         */0.166         opb_reg[47]/D    1
CLK(R)->CLK(R)	15.834   */8.380         */0.166         opb_reg[46]/D    1
CLK(R)->CLK(R)	15.834   */8.380         */0.166         opb_reg[41]/D    1
CLK(R)->CLK(R)	15.834   */8.381         */0.166         opb_reg[50]/D    1
CLK(R)->CLK(R)	15.833   */8.383         */0.167         opb_reg[51]/D    1
CLK(R)->CLK(R)	15.834   */8.386         */0.166         opb_reg[33]/D    1
CLK(R)->CLK(R)	15.834   */8.387         */0.166         opb_reg[34]/D    1
CLK(R)->CLK(R)	15.834   */8.388         */0.166         opb_reg[36]/D    1
CLK(R)->CLK(R)	15.834   */8.389         */0.166         opb_reg[37]/D    1
CLK(R)->CLK(R)	15.834   */8.389         */0.166         opb_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */8.392         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.392         */0.166         opb_reg[56]/D    1
CLK(R)->CLK(R)	15.834   */8.393         */0.166         opb_reg[52]/D    1
CLK(R)->CLK(R)	15.834   */8.393         */0.166         opb_reg[55]/D    1
CLK(R)->CLK(R)	15.833   */8.393         */0.167         opb_reg[60]/D    1
CLK(R)->CLK(R)	15.834   */8.393         */0.166         opb_reg[59]/D    1
CLK(R)->CLK(R)	15.834   */8.393         */0.166         opb_reg[54]/D    1
CLK(R)->CLK(R)	15.834   */8.394         */0.166         opb_reg[53]/D    1
CLK(R)->CLK(R)	15.833   */8.396         */0.167         opb_reg[57]/D    1
CLK(R)->CLK(R)	15.833   */8.397         */0.167         opb_reg[61]/D    1
CLK(R)->CLK(R)	15.834   */8.398         */0.166         opb_reg[58]/D    1
CLK(R)->CLK(R)	15.833   */8.400         */0.167         opb_reg[62]/D    1
CLK(R)->CLK(R)	15.834   */8.407         */0.166         opb_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */8.407         */0.160         my_fpu_double/i_fpu_add/sum_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.432         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.435         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.443         */0.166         opa_reg[42]/D    1
CLK(R)->CLK(R)	15.834   */8.443         */0.166         opa_reg[46]/D    1
CLK(R)->CLK(R)	15.834   */8.444         */0.166         opa_reg[35]/D    1
CLK(R)->CLK(R)	15.834   */8.444         */0.166         opa_reg[40]/D    1
CLK(R)->CLK(R)	15.834   */8.444         */0.166         opa_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */8.444         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.445         */0.166         opa_reg[38]/D    1
CLK(R)->CLK(R)	15.834   */8.445         */0.166         opa_reg[47]/D    1
CLK(R)->CLK(R)	15.834   */8.445         */0.166         opa_reg[45]/D    1
CLK(R)->CLK(R)	15.834   */8.445         */0.166         opa_reg[39]/D    1
CLK(R)->CLK(R)	15.834   */8.445         */0.166         opa_reg[44]/D    1
CLK(R)->CLK(R)	15.834   */8.446         */0.166         opa_reg[48]/D    1
CLK(R)->CLK(R)	15.834   */8.446         */0.166         opa_reg[41]/D    1
CLK(R)->CLK(R)	15.834   */8.447         */0.166         opa_reg[50]/D    1
CLK(R)->CLK(R)	15.834   */8.448         */0.166         opa_reg[49]/D    1
CLK(R)->CLK(R)	15.834   */8.449         */0.166         opa_reg[51]/D    1
CLK(R)->CLK(R)	15.834   */8.451         */0.166         opa_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */8.452         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.452         */0.166         opa_reg[33]/D    1
CLK(R)->CLK(R)	15.834   */8.452         */0.166         opa_reg[36]/D    1
CLK(R)->CLK(R)	15.834   */8.452         */0.166         opa_reg[37]/D    1
CLK(R)->CLK(R)	15.834   */8.453         */0.166         opa_reg[32]/D    1
CLK(R)->CLK(R)	15.834   */8.455         */0.166         opa_reg[55]/D    1
CLK(R)->CLK(R)	15.834   */8.456         */0.166         opa_reg[54]/D    1
CLK(R)->CLK(R)	15.834   */8.456         */0.166         opa_reg[52]/D    1
CLK(R)->CLK(R)	15.834   */8.457         */0.166         opa_reg[53]/D    1
CLK(R)->CLK(R)	15.834   */8.457         */0.166         opa_reg[59]/D    1
CLK(R)->CLK(R)	15.834   */8.458         */0.166         opa_reg[56]/D    1
CLK(R)->CLK(R)	15.834   */8.459         */0.166         opa_reg[60]/D    1
CLK(R)->CLK(R)	15.834   */8.460         */0.166         opa_reg[57]/D    1
CLK(R)->CLK(R)	15.834   */8.461         */0.166         opa_reg[58]/D    1
CLK(R)->CLK(R)	15.833   */8.461         */0.167         opa_reg[61]/D    1
CLK(R)->CLK(R)	15.834   */8.462         */0.166         opa_reg[62]/D    1
CLK(R)->CLK(R)	15.834   */8.469         */0.166         opa_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */8.493         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.495         */0.161         my_fpu_double/i_fpu_sub/diff_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */8.519         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.528         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.538         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.542         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.567         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.571         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.573         */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.580         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.599         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.617         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.640         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.653         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.687         */0.160         my_fpu_double/i_fpu_add/sum_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */8.708         */0.161         my_fpu_double/i_fpu_mul/product_d_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */8.711         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.720         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.720         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.757         */0.166         op_misc_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.758         */0.166         op_misc_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.758         */0.166         op_misc_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.758         */0.166         op_misc_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.759         */0.166         op_misc_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */8.767         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.781         */0.161         my_fpu_double/i_fpu_sub/diff_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */8.798         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.802         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */8.824         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.835         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.851         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.851         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.858         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.861         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.876         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.883         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.932         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */8.939         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.968         */0.160         my_fpu_double/i_fpu_add/sum_reg[26]/D    1
CLK(R)->CLK(R)	15.841   */8.970         */0.159         trigger_fpu_reg/D    1
CLK(R)->CLK(R)	15.840   */8.984         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */8.990         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */8.992         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.006         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */9.015         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */9.029         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */9.046         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */9.052         */0.161         my_fpu_double/i_fpu_sub/diff_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */9.063         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */9.084         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.084         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.108         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.112         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */9.112         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.129         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.129         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */9.131         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.137         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.141         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */9.151         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.167         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.195         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */9.207         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.220         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[55]/D    1
CLK(R)->CLK(R)	15.840   */9.238         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */9.254         */0.160         my_fpu_double/i_fpu_add/sum_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */9.259         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.269         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.280         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */9.286         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.320         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */9.325         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */9.328         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.356         */0.161         my_fpu_double/i_fpu_sub/diff_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.360         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.362         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.370         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.375         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.384         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.395         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.404         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.408         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.409         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */9.416         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.434         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.435         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */9.441         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.468         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.487         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.490         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.530         */0.160         my_fpu_double/i_fpu_add/sum_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */9.531         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */9.538         */0.161         my_fpu_double/i_fpu_sub/diff_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.544         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.549         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */9.551         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.556         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.560         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.609         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */9.635         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.648         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.650         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.656         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.656         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.661         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.670         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.670         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */9.681         */0.161         my_fpu_double/i_fpu_sub/diff_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.682         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.682         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.696         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.709         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.730         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.733         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.759         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.785         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */9.806         */0.161         my_fpu_double/i_fpu_add/sum_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.815         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.828         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.830         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */9.884         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */9.888         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.890         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */9.914         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.917         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.918         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.929         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.934         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.936         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.950         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.955         */0.161         my_fpu_double/i_fpu_sub/diff_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.965         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.965         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.974         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.986         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */10.009        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */10.013        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.032        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.085        */0.160         my_fpu_double/i_fpu_add/sum_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */10.105        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.106        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.117        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */10.164        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.171        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */10.191        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.194        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.195        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.208        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.214        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.216        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.225        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.230        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */10.233        */0.161         my_fpu_double/i_fpu_sub/diff_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */10.243        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.243        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.251        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.271        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.290        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.317        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */10.340        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */10.380        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.383        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.385        */0.160         my_fpu_double/i_fpu_add/sum_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */10.443        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.450        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */10.459        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */10.462        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.465        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.472        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.485        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.487        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.496        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.502        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[17]/D    1
CLK(R)->CLK(R)	15.838   */10.512        */0.162         my_fpu_double/i_fpu_sub/diff_reg[19]/D    1
CLK(R)->CLK(R)	15.808   */10.518        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[13]/D    1
CLK(R)->CLK(R)	15.809   */10.520        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[11]/D    1
CLK(R)->CLK(R)	15.809   */10.521        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[47]/D    1
CLK(R)->CLK(R)	15.808   */10.521        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[35]/D    1
CLK(R)->CLK(R)	15.809   */10.522        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[12]/D    1
CLK(R)->CLK(R)	15.809   */10.522        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */10.522        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.522        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[46]/D    1
CLK(R)->CLK(R)	15.809   */10.523        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[17]/D    1
CLK(R)->CLK(R)	15.810   */10.523        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */10.523        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[14]/D    1
CLK(R)->CLK(R)	15.810   */10.524        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[18]/D    1
CLK(R)->CLK(R)	15.809   */10.524        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[22]/D    1
CLK(R)->CLK(R)	15.809   */10.524        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[19]/D    1
CLK(R)->CLK(R)	15.809   */10.524        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[45]/D    1
CLK(R)->CLK(R)	15.810   */10.524        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[15]/D    1
CLK(R)->CLK(R)	15.809   */10.524        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[40]/D    1
CLK(R)->CLK(R)	15.810   */10.524        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[3]/D    1
CLK(R)->CLK(R)	15.810   */10.525        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[21]/D    1
CLK(R)->CLK(R)	15.810   */10.525        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[16]/D    1
CLK(R)->CLK(R)	15.810   */10.526        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */10.526        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.526        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[42]/D    1
CLK(R)->CLK(R)	15.810   */10.527        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[34]/D    1
CLK(R)->CLK(R)	15.809   */10.527        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[41]/D    1
CLK(R)->CLK(R)	15.808   */10.527        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */10.528        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[23]/D    1
CLK(R)->CLK(R)	15.809   */10.528        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */10.530        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[48]/D    1
CLK(R)->CLK(R)	15.809   */10.530        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */10.530        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.531        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[44]/D    1
CLK(R)->CLK(R)	15.809   */10.531        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[28]/D    1
CLK(R)->CLK(R)	15.809   */10.531        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[27]/D    1
CLK(R)->CLK(R)	15.809   */10.531        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[24]/D    1
CLK(R)->CLK(R)	15.809   */10.532        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[25]/D    1
CLK(R)->CLK(R)	15.809   */10.532        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[38]/D    1
CLK(R)->CLK(R)	15.810   */10.534        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[26]/D    1
CLK(R)->CLK(R)	15.904   10.546/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.807   */10.548        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */10.549        */0.160         my_fpu_double/i_fpu_add/sum_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */10.550        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[17]/D    1
CLK(R)->CLK(R)	15.808   */10.553        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[24]/D    1
CLK(R)->CLK(R)	15.808   */10.553        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[23]/D    1
CLK(R)->CLK(R)	15.808   */10.555        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[25]/D    1
CLK(R)->CLK(R)	15.808   */10.555        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[6]/D    1
CLK(R)->CLK(R)	15.808   */10.556        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[27]/D    1
CLK(R)->CLK(R)	15.808   */10.556        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[29]/D    1
CLK(R)->CLK(R)	15.808   */10.556        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[9]/D    1
CLK(R)->CLK(R)	15.808   */10.557        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[28]/D    1
CLK(R)->CLK(R)	15.809   */10.557        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[8]/D    1
CLK(R)->CLK(R)	15.807   */10.558        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[31]/D    1
CLK(R)->CLK(R)	15.808   */10.560        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */10.561        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[11]/D    1
CLK(R)->CLK(R)	15.808   */10.562        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[43]/D    1
CLK(R)->CLK(R)	15.807   */10.562        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[38]/D    1
CLK(R)->CLK(R)	15.808   */10.563        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[22]/D    1
CLK(R)->CLK(R)	15.808   */10.563        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[21]/D    1
CLK(R)->CLK(R)	15.808   */10.564        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[20]/D    1
CLK(R)->CLK(R)	15.818   */10.565        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[7]/D    1
CLK(R)->CLK(R)	15.808   */10.566        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[39]/D    1
CLK(R)->CLK(R)	15.818   */10.567        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[51]/D    1
CLK(R)->CLK(R)	15.818   */10.567        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */10.567        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[43]/D    1
CLK(R)->CLK(R)	15.808   */10.567        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[40]/D    1
CLK(R)->CLK(R)	15.818   */10.567        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[30]/D    1
CLK(R)->CLK(R)	15.818   */10.569        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[41]/D    1
CLK(R)->CLK(R)	15.808   */10.570        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[4]/D    1
CLK(R)->CLK(R)	15.818   */10.571        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[42]/D    1
CLK(R)->CLK(R)	15.818   */10.571        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[49]/D    1
CLK(R)->CLK(R)	15.818   */10.571        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[50]/D    1
CLK(R)->CLK(R)	15.814   */10.575        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */10.576        */0.190         my_fpu_double/i_fpu_exceptions/out_inf_reg[37]/D    1
CLK(R)->CLK(R)	15.923   10.577/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.814   */10.578        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[2]/D    1
CLK(R)->CLK(R)	15.923   10.579/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.817   */10.579        */0.183         my_fpu_double/i_fpu_exceptions/out_inf_reg[33]/D    1
CLK(R)->CLK(R)	15.814   */10.580        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[32]/D    1
CLK(R)->CLK(R)	15.809   */10.583        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[40]/D    1
CLK(R)->CLK(R)	15.810   */10.585        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[13]/D    1
CLK(R)->CLK(R)	15.810   */10.586        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[11]/D    1
CLK(R)->CLK(R)	15.809   */10.586        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[47]/D    1
CLK(R)->CLK(R)	15.810   */10.588        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[16]/D    1
CLK(R)->CLK(R)	15.810   */10.588        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[14]/D    1
CLK(R)->CLK(R)	15.810   */10.588        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[0]/D    1
CLK(R)->CLK(R)	15.810   */10.588        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */10.588        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[15]/D    1
CLK(R)->CLK(R)	15.809   */10.589        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[41]/D    1
CLK(R)->CLK(R)	15.810   */10.589        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[39]/D    1
CLK(R)->CLK(R)	15.809   */10.589        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */10.589        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[21]/D    1
CLK(R)->CLK(R)	15.811   */10.589        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[12]/D    1
CLK(R)->CLK(R)	15.811   */10.590        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[22]/D    1
CLK(R)->CLK(R)	15.811   */10.590        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[18]/D    1
CLK(R)->CLK(R)	15.810   */10.590        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[19]/D    1
CLK(R)->CLK(R)	15.811   */10.590        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[17]/D    1
CLK(R)->CLK(R)	15.811   */10.590        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[3]/D    1
CLK(R)->CLK(R)	15.810   */10.591        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[45]/D    1
CLK(R)->CLK(R)	15.811   */10.591        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[46]/D    1
CLK(R)->CLK(R)	15.810   */10.592        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[49]/D    1
CLK(R)->CLK(R)	15.810   */10.593        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[23]/D    1
CLK(R)->CLK(R)	15.810   */10.593        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */10.594        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[28]/D    1
CLK(R)->CLK(R)	15.810   */10.594        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[42]/D    1
CLK(R)->CLK(R)	15.810   */10.595        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[25]/D    1
CLK(R)->CLK(R)	15.810   */10.595        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[26]/D    1
CLK(R)->CLK(R)	15.811   */10.595        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[29]/D    1
CLK(R)->CLK(R)	15.811   */10.595        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[27]/D    1
CLK(R)->CLK(R)	15.923   10.596/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.810   */10.596        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[44]/D    1
CLK(R)->CLK(R)	15.810   */10.596        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[38]/D    1
CLK(R)->CLK(R)	15.811   */10.596        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */10.596        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[10]/D    1
CLK(R)->CLK(R)	15.902   10.655/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */10.658        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[15]/D    1
CLK(R)->CLK(R)	15.901   10.663/*        0.099/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.664        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[10]/D    1
CLK(R)->CLK(R)	15.903   10.672/*        0.097/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.904   10.677/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.686        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[42]/D    1
CLK(R)->CLK(R)	15.904   10.696/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.904   10.697/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.804   */10.697        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */10.700        */0.160         my_fpu_double/i_fpu_add/sum_reg[19]/D    1
CLK(R)->CLK(R)	15.805   */10.701        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */10.702        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[16]/D    1
CLK(R)->CLK(R)	15.805   */10.702        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[6]/D    1
CLK(R)->CLK(R)	15.805   */10.703        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[8]/D    1
CLK(R)->CLK(R)	15.805   */10.703        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[33]/D    1
CLK(R)->CLK(R)	15.806   */10.704        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[7]/D    1
CLK(R)->CLK(R)	15.806   */10.705        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[9]/D    1
CLK(R)->CLK(R)	15.806   */10.705        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[1]/D    1
CLK(R)->CLK(R)	15.806   */10.705        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[50]/D    1
CLK(R)->CLK(R)	15.804   */10.705        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[37]/D    1
CLK(R)->CLK(R)	15.806   */10.706        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[20]/D    1
CLK(R)->CLK(R)	15.806   */10.706        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[35]/D    1
CLK(R)->CLK(R)	15.806   */10.706        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[34]/D    1
CLK(R)->CLK(R)	15.902   10.707/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.805   */10.709        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[32]/D    1
CLK(R)->CLK(R)	15.805   */10.710        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[36]/D    1
CLK(R)->CLK(R)	15.805   */10.710        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */10.712        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */10.730        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[12]/D    1
CLK(R)->CLK(R)	15.891   10.738/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */10.739        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[16]/D    1
CLK(R)->CLK(R)	15.892   10.741/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */10.744        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.749        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[10]/D    1
CLK(R)->CLK(R)	15.899   10.752/*        0.101/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.838   */10.760        */0.162         my_fpu_double/i_fpu_sub/diff_reg[18]/D    1
CLK(R)->CLK(R)	15.893   10.763/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */10.765        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[16]/D    1
CLK(R)->CLK(R)	15.920   10.769/*        0.080/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */10.770        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */10.774        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.776        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */10.803        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.803        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[41]/D    1
CLK(R)->CLK(R)	15.884   10.814/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[99]/D    1
CLK(R)->CLK(R)	15.884   10.815/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[102]/D    1
CLK(R)->CLK(R)	15.840   */10.815        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[16]/D    1
CLK(R)->CLK(R)	15.884   10.819/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[83]/D    1
CLK(R)->CLK(R)	15.884   10.821/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[94]/D    1
CLK(R)->CLK(R)	15.885   10.821/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[90]/D    1
CLK(R)->CLK(R)	15.885   10.822/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[86]/D    1
CLK(R)->CLK(R)	15.840   */10.822        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[16]/D    1
CLK(R)->CLK(R)	15.884   10.823/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[62]/D    1
CLK(R)->CLK(R)	15.884   10.824/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[100]/D    1
CLK(R)->CLK(R)	15.884   10.825/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[105]/D    1
CLK(R)->CLK(R)	15.884   10.826/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[75]/D    1
CLK(R)->CLK(R)	15.884   10.827/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[98]/D    1
CLK(R)->CLK(R)	15.885   10.827/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[78]/D    1
CLK(R)->CLK(R)	15.884   10.827/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[103]/D    1
CLK(R)->CLK(R)	15.884   10.828/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[88]/D    1
CLK(R)->CLK(R)	15.884   10.829/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[70]/D    1
CLK(R)->CLK(R)	15.884   10.830/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[80]/D    1
CLK(R)->CLK(R)	15.884   10.830/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[89]/D    1
CLK(R)->CLK(R)	15.884   10.831/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[92]/D    1
CLK(R)->CLK(R)	15.885   10.831/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[97]/D    1
CLK(R)->CLK(R)	15.885   10.831/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[96]/D    1
CLK(R)->CLK(R)	15.884   10.831/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[87]/D    1
CLK(R)->CLK(R)	15.885   10.832/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[101]/D    1
CLK(R)->CLK(R)	15.885   10.832/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[91]/D    1
CLK(R)->CLK(R)	15.885   10.832/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[104]/D    1
CLK(R)->CLK(R)	15.884   10.832/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[85]/D    1
CLK(R)->CLK(R)	15.898   10.834/*        0.102/*         my_fpu_double/i_fpu_exceptions/in_et_zero_reg/D    1
CLK(R)->CLK(R)	15.885   10.834/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[95]/D    1
CLK(R)->CLK(R)	15.885   10.835/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[84]/D    1
CLK(R)->CLK(R)	15.885   10.835/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[93]/D    1
CLK(R)->CLK(R)	15.884   10.835/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[77]/D    1
CLK(R)->CLK(R)	15.885   10.835/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[79]/D    1
CLK(R)->CLK(R)	15.884   10.835/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[63]/D    1
CLK(R)->CLK(R)	15.884   10.835/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[74]/D    1
CLK(R)->CLK(R)	15.884   10.836/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[71]/D    1
CLK(R)->CLK(R)	15.884   10.836/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[60]/D    1
CLK(R)->CLK(R)	15.885   10.836/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[82]/D    1
CLK(R)->CLK(R)	15.884   10.836/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[73]/D    1
CLK(R)->CLK(R)	15.885   10.837/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[76]/D    1
CLK(R)->CLK(R)	15.885   10.838/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[81]/D    1
CLK(R)->CLK(R)	15.885   10.841/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[58]/D    1
CLK(R)->CLK(R)	15.885   10.842/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[72]/D    1
CLK(R)->CLK(R)	15.885   10.842/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[67]/D    1
CLK(R)->CLK(R)	15.840   */10.844        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[33]/D    1
CLK(R)->CLK(R)	15.885   10.844/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[61]/D    1
CLK(R)->CLK(R)	15.839   */10.844        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */10.846        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[37]/D    1
CLK(R)->CLK(R)	15.885   10.846/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[68]/D    1
CLK(R)->CLK(R)	15.885   10.846/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[65]/D    1
CLK(R)->CLK(R)	15.885   10.847/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[69]/D    1
CLK(R)->CLK(R)	15.840   */10.847        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */10.849        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */10.849        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */10.849        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */10.850        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */10.850        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[34]/D    1
CLK(R)->CLK(R)	15.885   10.850/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[66]/D    1
CLK(R)->CLK(R)	15.840   */10.851        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */10.851        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[30]/D    1
CLK(R)->CLK(R)	15.885   10.852/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[64]/D    1
CLK(R)->CLK(R)	15.840   */10.853        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */10.855        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */10.855        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */10.857        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */10.863        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */10.864        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */10.864        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */10.865        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */10.868        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */10.868        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */10.869        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */10.869        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */10.870        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */10.872        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */10.872        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */10.875        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */10.875        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[33]/D    1
CLK(R)->CLK(R)	15.886   10.916/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */10.918        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */10.936        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */10.941        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[9]/D    1
CLK(R)->CLK(R)	15.890   10.956/*        0.110/*         my_fpu_double/i_fpu_exceptions/opa_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.892   10.961/*        0.108/*         my_fpu_double/i_fpu_exceptions/opb_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.876   10.968/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[6]/D    1
CLK(R)->CLK(R)	15.877   10.969/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.970/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[4]/D    1
CLK(R)->CLK(R)	15.877   10.970/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[33]/D    1
CLK(R)->CLK(R)	15.877   10.971/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[36]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[30]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[1]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[37]/D    1
CLK(R)->CLK(R)	15.877   10.972/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[8]/D    1
CLK(R)->CLK(R)	15.877   10.973/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[32]/D    1
CLK(R)->CLK(R)	15.877   10.973/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[20]/D    1
CLK(R)->CLK(R)	15.877   10.973/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[5]/D    1
CLK(R)->CLK(R)	15.877   10.974/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[31]/D    1
CLK(R)->CLK(R)	15.877   10.975/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[2]/D    1
CLK(R)->CLK(R)	15.896   10.977/*        0.104/*         my_fpu_double/i_fpu_mul/a_is_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */10.979        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[15]/D    1
CLK(R)->CLK(R)	15.891   10.979/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.891   10.984/*        0.109/*         my_fpu_double/i_fpu_exceptions/opa_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */10.984        */0.160         my_fpu_double/i_fpu_add/sum_reg[18]/D    1
CLK(R)->CLK(R)	15.925   10.988/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[27]/D    1
CLK(R)->CLK(R)	15.925   10.991/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[27]/D    1
CLK(R)->CLK(R)	15.896   10.991/*        0.104/*         my_fpu_double/i_fpu_mul/b_is_zero_reg/D    1
CLK(R)->CLK(R)	15.840   */10.994        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[9]/D    1
CLK(R)->CLK(R)	15.887   10.999/*        0.113/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[51]/D    1
CLK(R)->CLK(R)	15.876   10.999/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[53]/D    1
CLK(R)->CLK(R)	15.875   11.000/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[55]/D    1
CLK(R)->CLK(R)	15.876   11.001/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[62]/D    1
CLK(R)->CLK(R)	15.875   11.002/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[61]/D    1
CLK(R)->CLK(R)	15.876   11.002/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[52]/D    1
CLK(R)->CLK(R)	15.876   11.002/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[58]/D    1
CLK(R)->CLK(R)	15.876   11.002/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[27]/D    1
CLK(R)->CLK(R)	15.876   11.004/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[62]/D    1
CLK(R)->CLK(R)	15.877   11.004/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[58]/D    1
CLK(R)->CLK(R)	15.877   11.004/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[59]/D    1
CLK(R)->CLK(R)	15.876   11.004/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[7]/D    1
CLK(R)->CLK(R)	15.877   11.005/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[56]/D    1
CLK(R)->CLK(R)	15.876   11.006/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[57]/D    1
CLK(R)->CLK(R)	15.877   11.006/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.006/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[60]/D    1
CLK(R)->CLK(R)	15.877   11.006/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[24]/D    1
CLK(R)->CLK(R)	15.877   11.006/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[5]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[57]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[26]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[55]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[54]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[51]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[28]/D    1
CLK(R)->CLK(R)	15.876   11.007/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[59]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[61]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[9]/D    1
CLK(R)->CLK(R)	15.877   11.007/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.008/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[6]/D    1
CLK(R)->CLK(R)	15.876   11.008/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[50]/D    1
CLK(R)->CLK(R)	15.875   11.008/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.008/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.008/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[8]/D    1
CLK(R)->CLK(R)	15.875   11.008/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */11.008        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[11]/D    1
CLK(R)->CLK(R)	15.876   11.009/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[9]/D    1
CLK(R)->CLK(R)	15.876   11.009/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[53]/D    1
CLK(R)->CLK(R)	15.876   11.009/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */11.010        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.010/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[60]/D    1
CLK(R)->CLK(R)	15.876   11.010/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[8]/D    1
CLK(R)->CLK(R)	15.877   11.010/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[54]/D    1
CLK(R)->CLK(R)	15.876   11.010/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[28]/D    1
CLK(R)->CLK(R)	15.877   11.010/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[56]/D    1
CLK(R)->CLK(R)	15.876   11.011/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[26]/D    1
CLK(R)->CLK(R)	15.877   11.011/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[41]/D    1
CLK(R)->CLK(R)	15.877   11.012/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[5]/D    1
CLK(R)->CLK(R)	15.877   11.012/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[49]/D    1
CLK(R)->CLK(R)	15.877   11.012/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[52]/D    1
CLK(R)->CLK(R)	15.876   11.012/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[50]/D    1
CLK(R)->CLK(R)	15.877   11.012/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[42]/D    1
CLK(R)->CLK(R)	15.876   11.013/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[43]/D    1
CLK(R)->CLK(R)	15.876   11.013/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[24]/D    1
CLK(R)->CLK(R)	15.877   11.013/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.013/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.013/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[51]/D    1
CLK(R)->CLK(R)	15.876   11.013/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[44]/D    1
CLK(R)->CLK(R)	15.877   11.014/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */11.014        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.014/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[29]/D    1
CLK(R)->CLK(R)	15.876   11.014/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[21]/D    1
CLK(R)->CLK(R)	15.806   */11.014        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.015/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[6]/D    1
CLK(R)->CLK(R)	15.875   11.016/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[4]/D    1
CLK(R)->CLK(R)	15.876   11.016/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[44]/D    1
CLK(R)->CLK(R)	15.806   */11.016        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.017/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[41]/D    1
CLK(R)->CLK(R)	15.877   11.017/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   11.017/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[42]/D    1
CLK(R)->CLK(R)	15.876   11.017/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[39]/D    1
CLK(R)->CLK(R)	15.876   11.017/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[20]/D    1
CLK(R)->CLK(R)	15.876   11.017/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[49]/D    1
CLK(R)->CLK(R)	15.814   */11.019        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[11]/D    1
CLK(R)->CLK(R)	15.814   */11.019        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[18]/D    1
CLK(R)->CLK(R)	15.876   11.019/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[22]/D    1
CLK(R)->CLK(R)	15.814   */11.019        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[17]/D    1
CLK(R)->CLK(R)	15.876   11.020/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[21]/D    1
CLK(R)->CLK(R)	15.877   11.020/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[31]/D    1
CLK(R)->CLK(R)	15.814   */11.020        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[48]/D    1
CLK(R)->CLK(R)	15.814   */11.020        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[19]/D    1
CLK(R)->CLK(R)	15.814   */11.020        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[46]/D    1
CLK(R)->CLK(R)	15.814   */11.021        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[45]/D    1
CLK(R)->CLK(R)	15.877   11.021/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.022/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[19]/D    1
CLK(R)->CLK(R)	15.810   */11.022        */0.190         my_fpu_double/i_fpu_exceptions/out_inf_reg[34]/D    1
CLK(R)->CLK(R)	15.877   11.022/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[2]/D    1
CLK(R)->CLK(R)	15.877   11.022/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[38]/D    1
CLK(R)->CLK(R)	15.814   */11.023        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[47]/D    1
CLK(R)->CLK(R)	15.888   11.023/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[16]/D    1
CLK(R)->CLK(R)	15.877   11.023/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[32]/D    1
CLK(R)->CLK(R)	15.875   11.024/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[2]/D    1
CLK(R)->CLK(R)	15.876   11.024/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[40]/D    1
CLK(R)->CLK(R)	15.810   */11.024        */0.190         my_fpu_double/i_fpu_exceptions/out_inf_reg[35]/D    1
CLK(R)->CLK(R)	15.876   11.024/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[43]/D    1
CLK(R)->CLK(R)	15.818   */11.024        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[12]/D    1
CLK(R)->CLK(R)	15.818   */11.025        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.025/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[10]/D    1
CLK(R)->CLK(R)	15.876   11.025/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[46]/D    1
CLK(R)->CLK(R)	15.877   11.026/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[10]/D    1
CLK(R)->CLK(R)	15.877   11.026/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[20]/D    1
CLK(R)->CLK(R)	15.818   */11.026        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[14]/D    1
CLK(R)->CLK(R)	15.877   11.027/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[47]/D    1
CLK(R)->CLK(R)	15.877   11.027/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[45]/D    1
CLK(R)->CLK(R)	15.876   11.027/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[39]/D    1
CLK(R)->CLK(R)	15.876   11.027/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[0]/D    1
CLK(R)->CLK(R)	15.818   */11.027        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.027/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[33]/D    1
CLK(R)->CLK(R)	15.877   11.027/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[13]/D    1
CLK(R)->CLK(R)	15.877   11.028/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.028/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[14]/D    1
CLK(R)->CLK(R)	15.818   */11.028        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[3]/D    1
CLK(R)->CLK(R)	15.818   */11.029        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[0]/D    1
CLK(R)->CLK(R)	15.818   */11.029        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */11.029        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[9]/D    1
CLK(R)->CLK(R)	15.876   11.029/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[36]/D    1
CLK(R)->CLK(R)	15.877   11.029/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.029/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[17]/D    1
CLK(R)->CLK(R)	15.877   11.029/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[16]/D    1
CLK(R)->CLK(R)	15.877   11.029/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[48]/D    1
CLK(R)->CLK(R)	15.877   11.030/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[38]/D    1
CLK(R)->CLK(R)	15.877   11.030/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[18]/D    1
CLK(R)->CLK(R)	15.877   11.030/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */11.030        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[39]/D    1
CLK(R)->CLK(R)	15.818   */11.031        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[36]/D    1
CLK(R)->CLK(R)	15.877   11.031/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[12]/D    1
CLK(R)->CLK(R)	15.876   11.031/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.031/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[14]/D    1
CLK(R)->CLK(R)	15.877   11.031/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[1]/D    1
CLK(R)->CLK(R)	15.876   11.032/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[19]/D    1
CLK(R)->CLK(R)	15.876   11.032/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[11]/D    1
CLK(R)->CLK(R)	15.876   11.032/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[32]/D    1
CLK(R)->CLK(R)	15.876   11.032/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.034/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.034/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[36]/D    1
CLK(R)->CLK(R)	15.876   11.034/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.034/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[17]/D    1
CLK(R)->CLK(R)	15.875   11.034/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[63]/D    1
CLK(R)->CLK(R)	15.877   11.034/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[3]/D    1
CLK(R)->CLK(R)	15.877   11.035/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.035/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[4]/D    1
CLK(R)->CLK(R)	15.804   */11.035        */0.196         my_fpu_double/i_fpu_exceptions/NaN_output_reg[54]/D    1
CLK(R)->CLK(R)	15.877   11.035/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[18]/D    1
CLK(R)->CLK(R)	15.877   11.035/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */11.036        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.036/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[16]/D    1
CLK(R)->CLK(R)	15.877   11.036/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[45]/D    1
CLK(R)->CLK(R)	15.877   11.036/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[13]/D    1
CLK(R)->CLK(R)	15.877   11.037/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */11.037        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.037/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[48]/D    1
CLK(R)->CLK(R)	15.876   11.037/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.038/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[47]/D    1
CLK(R)->CLK(R)	15.877   11.038/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[3]/D    1
CLK(R)->CLK(R)	15.805   */11.039        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[55]/D    1
CLK(R)->CLK(R)	15.877   11.039/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[0]/D    1
CLK(R)->CLK(R)	15.805   */11.039        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[59]/D    1
CLK(R)->CLK(R)	15.805   */11.039        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[57]/D    1
CLK(R)->CLK(R)	15.805   */11.039        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[53]/D    1
CLK(R)->CLK(R)	15.805   */11.039        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[58]/D    1
CLK(R)->CLK(R)	15.877   11.040/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[1]/D    1
CLK(R)->CLK(R)	15.805   */11.040        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[56]/D    1
CLK(R)->CLK(R)	15.805   */11.042        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[61]/D    1
CLK(R)->CLK(R)	15.887   11.042/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[51]/D    1
CLK(R)->CLK(R)	15.876   11.043/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.043/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */11.044        */0.161         my_fpu_double/i_fpu_sub/diff_reg[17]/D    1
CLK(R)->CLK(R)	15.888   11.044/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[27]/D    1
CLK(R)->CLK(R)	15.888   11.044/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[24]/D    1
CLK(R)->CLK(R)	15.888   11.045/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[25]/D    1
CLK(R)->CLK(R)	15.888   11.046/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[57]/D    1
CLK(R)->CLK(R)	15.888   11.046/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[59]/D    1
CLK(R)->CLK(R)	15.888   11.046/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[58]/D    1
CLK(R)->CLK(R)	15.808   */11.047        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[50]/D    1
CLK(R)->CLK(R)	15.888   11.047/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[52]/D    1
CLK(R)->CLK(R)	15.889   11.047/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[56]/D    1
CLK(R)->CLK(R)	15.812   */11.047        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_reg[60]/D    1
CLK(R)->CLK(R)	15.888   11.048/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[29]/D    1
CLK(R)->CLK(R)	15.889   11.048/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[23]/D    1
CLK(R)->CLK(R)	15.888   11.048/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[7]/D    1
CLK(R)->CLK(R)	15.888   11.048/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[28]/D    1
CLK(R)->CLK(R)	15.812   */11.048        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_reg[52]/D    1
CLK(R)->CLK(R)	15.812   */11.048        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_reg[62]/D    1
CLK(R)->CLK(R)	15.889   11.049/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[5]/D    1
CLK(R)->CLK(R)	15.889   11.049/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[55]/D    1
CLK(R)->CLK(R)	15.840   */11.049        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[10]/D    1
CLK(R)->CLK(R)	15.889   11.050/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */11.050        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[15]/D    1
CLK(R)->CLK(R)	15.889   11.050/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[53]/D    1
CLK(R)->CLK(R)	15.888   11.050/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[30]/D    1
CLK(R)->CLK(R)	15.889   11.050/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[60]/D    1
CLK(R)->CLK(R)	15.889   11.050/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[9]/D    1
CLK(R)->CLK(R)	15.889   11.051/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[61]/D    1
CLK(R)->CLK(R)	15.889   11.051/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[26]/D    1
CLK(R)->CLK(R)	15.890   11.051/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[54]/D    1
CLK(R)->CLK(R)	15.898   11.052/*        0.102/*         my_fpu_double/i_fpu_exceptions/opb_inf_reg/D    1
CLK(R)->CLK(R)	15.890   11.053/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[6]/D    1
CLK(R)->CLK(R)	15.890   11.053/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[8]/D    1
CLK(R)->CLK(R)	15.889   11.054/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[50]/D    1
CLK(R)->CLK(R)	15.889   11.056/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[44]/D    1
CLK(R)->CLK(R)	15.890   11.057/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[41]/D    1
CLK(R)->CLK(R)	15.890   11.057/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[42]/D    1
CLK(R)->CLK(R)	15.898   11.057/*        0.102/*         my_fpu_double/i_fpu_exceptions/opa_inf_reg/D    1
CLK(R)->CLK(R)	15.889   11.058/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[22]/D    1
CLK(R)->CLK(R)	15.890   11.058/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[49]/D    1
CLK(R)->CLK(R)	15.889   11.058/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[21]/D    1
CLK(R)->CLK(R)	15.889   11.060/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[43]/D    1
CLK(R)->CLK(R)	15.888   11.060/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[40]/D    1
CLK(R)->CLK(R)	15.887   11.060/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[4]/D    1
CLK(R)->CLK(R)	15.890   11.060/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[31]/D    1
CLK(R)->CLK(R)	15.889   11.061/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[20]/D    1
CLK(R)->CLK(R)	15.889   11.063/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[38]/D    1
CLK(R)->CLK(R)	15.888   11.064/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[2]/D    1
CLK(R)->CLK(R)	15.890   11.066/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[39]/D    1
CLK(R)->CLK(R)	15.888   11.069/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[19]/D    1
CLK(R)->CLK(R)	15.889   11.070/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[11]/D    1
CLK(R)->CLK(R)	15.888   11.070/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[48]/D    1
CLK(R)->CLK(R)	15.890   11.071/*        0.110/*         my_fpu_double/i_fpu_mul/exponent_et_zero_reg/D    1
CLK(R)->CLK(R)	15.889   11.071/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[10]/D    1
CLK(R)->CLK(R)	15.890   11.071/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[32]/D    1
CLK(R)->CLK(R)	15.889   11.072/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[15]/D    1
CLK(R)->CLK(R)	15.888   11.073/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[3]/D    1
CLK(R)->CLK(R)	15.889   11.073/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[16]/D    1
CLK(R)->CLK(R)	15.889   11.074/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[37]/D    1
CLK(R)->CLK(R)	15.890   11.074/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[33]/D    1
CLK(R)->CLK(R)	15.889   11.074/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[46]/D    1
CLK(R)->CLK(R)	15.889   11.074/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[12]/D    1
CLK(R)->CLK(R)	15.889   11.074/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[13]/D    1
CLK(R)->CLK(R)	15.890   11.074/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[17]/D    1
CLK(R)->CLK(R)	15.890   11.075/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[18]/D    1
CLK(R)->CLK(R)	15.889   11.075/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[0]/D    1
CLK(R)->CLK(R)	15.889   11.076/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[34]/D    1
CLK(R)->CLK(R)	15.890   11.076/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[45]/D    1
CLK(R)->CLK(R)	15.890   11.077/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[14]/D    1
CLK(R)->CLK(R)	15.890   11.077/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[47]/D    1
CLK(R)->CLK(R)	15.890   11.077/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[1]/D    1
CLK(R)->CLK(R)	15.889   11.078/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[35]/D    1
CLK(R)->CLK(R)	15.890   11.078/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */11.082        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.091        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.106        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.131        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */11.137        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */11.150        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.176        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */11.177        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.178        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */11.180        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */11.180        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */11.181        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */11.182        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */11.183        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */11.184        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[22]/D    1
CLK(R)->CLK(R)	15.891   11.185/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_SNaN_reg/D    1
CLK(R)->CLK(R)	15.891   11.185/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_QNaN_reg/D    1
CLK(R)->CLK(R)	15.840   */11.185        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */11.186        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[25]/D    1
CLK(R)->CLK(R)	15.891   11.187/*        0.109/*         my_fpu_double/i_fpu_exceptions/opa_QNaN_reg/D    1
CLK(R)->CLK(R)	15.891   11.188/*        0.109/*         my_fpu_double/i_fpu_exceptions/opa_SNaN_reg/D    1
CLK(R)->CLK(R)	15.840   */11.188        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */11.189        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */11.190        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[24]/D    1
CLK(R)->CLK(R)	15.882   11.194/*        0.118/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */11.204        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[19]/D    1
CLK(R)->CLK(R)	15.885   11.210/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */11.212        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.212        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */11.217        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[8]/D    1
CLK(R)->CLK(R)	15.885   11.218/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[59]/D    1
CLK(R)->CLK(R)	15.885   11.221/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[52]/D    1
CLK(R)->CLK(R)	15.885   11.222/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[53]/D    1
CLK(R)->CLK(R)	15.885   11.223/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[48]/D    1
CLK(R)->CLK(R)	15.885   11.223/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[56]/D    1
CLK(R)->CLK(R)	15.885   11.224/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[50]/D    1
CLK(R)->CLK(R)	15.885   11.224/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[51]/D    1
CLK(R)->CLK(R)	15.885   11.225/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[57]/D    1
CLK(R)->CLK(R)	15.885   11.225/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[43]/D    1
CLK(R)->CLK(R)	15.885   11.225/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[40]/D    1
CLK(R)->CLK(R)	15.885   11.226/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[47]/D    1
CLK(R)->CLK(R)	15.885   11.226/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[39]/D    1
CLK(R)->CLK(R)	15.885   11.226/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[49]/D    1
CLK(R)->CLK(R)	15.885   11.226/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[42]/D    1
CLK(R)->CLK(R)	15.885   11.226/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[44]/D    1
CLK(R)->CLK(R)	15.885   11.227/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[46]/D    1
CLK(R)->CLK(R)	15.885   11.227/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[45]/D    1
CLK(R)->CLK(R)	15.884   11.228/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[33]/D    1
CLK(R)->CLK(R)	15.885   11.229/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[30]/D    1
CLK(R)->CLK(R)	15.885   11.229/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[41]/D    1
CLK(R)->CLK(R)	15.884   11.230/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[21]/D    1
CLK(R)->CLK(R)	15.885   11.231/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[31]/D    1
CLK(R)->CLK(R)	15.885   11.231/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[29]/D    1
CLK(R)->CLK(R)	15.884   11.232/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[25]/D    1
CLK(R)->CLK(R)	15.884   11.233/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[22]/D    1
CLK(R)->CLK(R)	15.885   11.233/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[32]/D    1
CLK(R)->CLK(R)	15.885   11.233/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[35]/D    1
CLK(R)->CLK(R)	15.885   11.234/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[28]/D    1
CLK(R)->CLK(R)	15.885   11.235/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[36]/D    1
CLK(R)->CLK(R)	15.884   11.235/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[23]/D    1
CLK(R)->CLK(R)	15.885   11.235/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[27]/D    1
CLK(R)->CLK(R)	15.884   11.235/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[24]/D    1
CLK(R)->CLK(R)	15.885   11.236/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[26]/D    1
CLK(R)->CLK(R)	15.885   11.236/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[37]/D    1
CLK(R)->CLK(R)	15.885   11.236/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[55]/D    1
CLK(R)->CLK(R)	15.885   11.236/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[15]/D    1
CLK(R)->CLK(R)	15.885   11.236/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[38]/D    1
CLK(R)->CLK(R)	15.885   11.237/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[34]/D    1
CLK(R)->CLK(R)	15.885   11.238/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[14]/D    1
CLK(R)->CLK(R)	15.885   11.238/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[16]/D    1
CLK(R)->CLK(R)	15.884   11.240/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[11]/D    1
CLK(R)->CLK(R)	15.885   11.240/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[12]/D    1
CLK(R)->CLK(R)	15.885   11.241/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[18]/D    1
CLK(R)->CLK(R)	15.884   11.242/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[10]/D    1
CLK(R)->CLK(R)	15.885   11.243/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[13]/D    1
CLK(R)->CLK(R)	15.885   11.244/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[20]/D    1
CLK(R)->CLK(R)	15.884   11.244/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[9]/D    1
CLK(R)->CLK(R)	15.884   11.245/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[17]/D    1
CLK(R)->CLK(R)	15.884   11.246/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[6]/D    1
CLK(R)->CLK(R)	15.884   11.250/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[19]/D    1
CLK(R)->CLK(R)	15.885   11.250/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[8]/D    1
CLK(R)->CLK(R)	15.885   11.251/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[7]/D    1
CLK(R)->CLK(R)	15.883   11.251/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[1]/D    1
CLK(R)->CLK(R)	15.886   11.253/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.884   11.253/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[2]/D    1
CLK(R)->CLK(R)	15.885   11.254/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */11.255        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[37]/D    1
CLK(R)->CLK(R)	15.801   */11.257        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */11.258        */0.161         my_fpu_double/i_fpu_add/sum_reg[17]/D    1
CLK(R)->CLK(R)	15.885   11.258/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[4]/D    1
CLK(R)->CLK(R)	15.885   11.262/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[3]/D    1
CLK(R)->CLK(R)	15.800   */11.262        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.885   11.264/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[0]/D    1
CLK(R)->CLK(R)	15.800   */11.265        */0.200         my_fpu_double/i_fpu_add/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.801   */11.269        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.801   */11.269        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.801   */11.269        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.802   */11.270        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.802   */11.270        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.802   */11.270        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.802   */11.270        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.802   */11.271        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.802   */11.271        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.802   */11.271        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.802   */11.272        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.801   */11.272        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.802   */11.272        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.272        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.272        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[14]/D    1
CLK(R)->CLK(R)	15.802   */11.272        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.802   */11.272        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.801   */11.272        */0.199         my_fpu_double/i_fpu_add/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.801   */11.273        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.802   */11.273        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.802   */11.274        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.886   11.274/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.802   */11.274        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.802   */11.274        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.802   */11.274        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.802   */11.275        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.802   */11.275        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.802   */11.275        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.802   */11.275        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.802   */11.275        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.802   */11.275        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.803   */11.275        */0.197         my_fpu_double/i_fpu_add/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.802   */11.276        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.803   */11.277        */0.197         my_fpu_double/i_fpu_add/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.803   */11.277        */0.197         my_fpu_double/i_fpu_add/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.802   */11.277        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.802   */11.278        */0.198         my_fpu_double/i_fpu_add/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.803   */11.278        */0.197         my_fpu_double/i_fpu_add/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */11.278        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.801   */11.278        */0.199         my_fpu_double/i_fpu_add/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.802   */11.278        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.802   */11.279        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.802   */11.279        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.803   */11.279        */0.197         my_fpu_double/i_fpu_add/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.803   */11.279        */0.197         my_fpu_double/i_fpu_add/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.802   */11.279        */0.198         my_fpu_double/i_fpu_add/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.803   */11.279        */0.197         my_fpu_double/i_fpu_add/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.803   */11.280        */0.197         my_fpu_double/i_fpu_add/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.803   */11.280        */0.197         my_fpu_double/i_fpu_add/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.803   */11.280        */0.197         my_fpu_double/i_fpu_add/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.803   */11.283        */0.197         my_fpu_double/i_fpu_add/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.889   11.292/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */11.293        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */11.298        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[14]/D    1
CLK(R)->CLK(R)	15.891   11.299/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.891   11.299/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.874   11.300/*        0.126/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.891   11.300/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.892   11.300/*        0.108/*         my_fpu_double/i_fpu_exceptions/SNaN_trigger_reg/D    1
CLK(R)->CLK(R)	15.891   11.301/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.891   11.301/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.891   11.301/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.892   11.301/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.892   11.305/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.875   11.307/*        0.125/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.876   11.310/*        0.124/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.311/*        0.124/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */11.311        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[8]/D    1
CLK(R)->CLK(R)	15.877   11.314/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.315/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.877   11.315/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.315/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.316/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.317/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.890   11.318/*        0.110/*         my_fpu_double/i_fpu_exceptions/add_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */11.320        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[14]/D    1
CLK(R)->CLK(R)	15.838   */11.320        */0.162         my_fpu_double/i_fpu_sub/diff_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */11.323        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.892   11.323/*        0.108/*         my_fpu_double/i_fpu_exceptions/sub_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */11.324        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.325        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[9]/D    1
CLK(R)->CLK(R)	15.915   11.333/*        0.085/*         my_fpu_double/i_fpu_sub/diff_1_reg[48]/D    1
CLK(R)->CLK(R)	15.890   11.339/*        0.110/*         my_fpu_double/i_fpu_exceptions/inexact_trigger_reg/D    1
CLK(R)->CLK(R)	15.803   */11.342        */0.197         my_fpu_double/i_fpu_exceptions/NaN_out_trigger_reg/D    1
CLK(R)->CLK(R)	15.890   11.351/*        0.110/*         my_fpu_double/i_fpu_exceptions/round_to_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.839   */11.357        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[14]/D    1
CLK(R)->CLK(R)	15.891   11.357/*        0.109/*         my_fpu_double/i_fpu_exceptions/round_to_zero_reg/D    1
CLK(R)->CLK(R)	15.891   11.360/*        0.109/*         my_fpu_double/i_fpu_exceptions/round_to_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.839   */11.364        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.367        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */11.375        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */11.376        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[14]/D    1
CLK(R)->CLK(R)	15.810   */11.386        */0.190         my_fpu_double/i_fpu_exceptions/invalid_reg/D    1
CLK(R)->CLK(R)	15.804   */11.387        */0.196         my_fpu_double/i_fpu_exceptions/enable_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */11.393        */0.161         my_fpu_double/i_fpu_exceptions/exception_reg/D    1
CLK(R)->CLK(R)	15.839   */11.394        */0.161         my_fpu_double/i_fpu_exceptions/overflow_reg/D    1
CLK(R)->CLK(R)	15.839   */11.396        */0.161         my_fpu_double/i_fpu_exceptions/ex_enable_reg/D    1
CLK(R)->CLK(R)	15.840   */11.396        */0.160         my_fpu_double/i_fpu_exceptions/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */11.397        */0.160         my_fpu_double/i_fpu_exceptions/inexact_reg/D    1
CLK(R)->CLK(R)	15.840   */11.398        */0.160         my_fpu_double/i_fpu_exceptions/underflow_reg/D    1
CLK(R)->CLK(R)	15.839   */11.402        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */11.402        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */11.403        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */11.403        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */11.403        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */11.404        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */11.404        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */11.404        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */11.404        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */11.405        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */11.406        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.408        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */11.411        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */11.411        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.411        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.411        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.412        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.904   11.413/*        0.096/*         my_fpu_double/i_fpu_sub/diff_1_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */11.413        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */11.415        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */11.416        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.419        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */11.420        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */11.420        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */11.423        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */11.425        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */11.425        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.425        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */11.425        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */11.429        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */11.429        */0.161         my_fpu_double/i_fpu_mul/product_j_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */11.433        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.434/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */11.436        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.909   11.438/*        0.091/*         my_fpu_double/i_fpu_sub/diff_1_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */11.438        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.875   11.446/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[2]/D    1
CLK(R)->CLK(R)	15.876   11.455/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[1]/D    1
CLK(R)->CLK(R)	15.911   11.456/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[43]/D    1
CLK(R)->CLK(R)	15.910   11.469/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[49]/D    1
CLK(R)->CLK(R)	15.912   11.470/*        0.088/*         my_fpu_double/i_fpu_sub/diff_1_reg[40]/D    1
CLK(R)->CLK(R)	15.910   11.473/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */11.481        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[35]/D    1
CLK(R)->CLK(R)	15.922   11.483/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.911   11.484/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[42]/D    1
CLK(R)->CLK(R)	15.922   11.485/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.912   11.485/*        0.088/*         my_fpu_double/i_fpu_sub/diff_1_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */11.488        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[12]/D    1
CLK(R)->CLK(R)	15.911   11.489/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */11.490        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[7]/D    1
CLK(R)->CLK(R)	15.925   11.495/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.911   11.496/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[45]/D    1
CLK(R)->CLK(R)	15.925   11.496/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.925   11.496/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[17]/D    1
CLK(R)->CLK(R)	15.925   11.496/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[11]/D    1
CLK(R)->CLK(R)	15.925   11.496/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.925   11.497/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.925   11.497/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.925   11.498/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.925   11.499/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.925   11.499/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.925   11.499/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.885   11.519/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.885   11.521/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.911   11.526/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[39]/D    1
CLK(R)->CLK(R)	15.924   11.529/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[16]/D    1
CLK(R)->CLK(R)	15.901   11.532/*        0.099/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */11.538        */0.160         my_fpu_double/i_fpu_add/sum_reg[16]/D    1
CLK(R)->CLK(R)	15.925   11.552/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */11.554        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */11.558        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.565        */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.573        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[9]/D    1
CLK(R)->CLK(R)	15.816   */11.573        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[41]/D    1
CLK(R)->CLK(R)	15.816   */11.574        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[45]/D    1
CLK(R)->CLK(R)	15.816   */11.574        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[39]/D    1
CLK(R)->CLK(R)	15.816   */11.574        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[40]/D    1
CLK(R)->CLK(R)	15.816   */11.574        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[37]/D    1
CLK(R)->CLK(R)	15.816   */11.575        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[34]/D    1
CLK(R)->CLK(R)	15.816   */11.575        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[36]/D    1
CLK(R)->CLK(R)	15.816   */11.575        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[38]/D    1
CLK(R)->CLK(R)	15.816   */11.576        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[35]/D    1
CLK(R)->CLK(R)	15.811   */11.576        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[50]/D    1
CLK(R)->CLK(R)	15.816   */11.577        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[43]/D    1
CLK(R)->CLK(R)	15.816   */11.577        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[47]/D    1
CLK(R)->CLK(R)	15.816   */11.577        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[42]/D    1
CLK(R)->CLK(R)	15.811   */11.577        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[24]/D    1
CLK(R)->CLK(R)	15.811   */11.578        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[51]/D    1
CLK(R)->CLK(R)	15.812   */11.578        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[25]/D    1
CLK(R)->CLK(R)	15.816   */11.578        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[48]/D    1
CLK(R)->CLK(R)	15.885   11.578/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.816   */11.578        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[49]/D    1
CLK(R)->CLK(R)	15.816   */11.578        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[28]/D    1
CLK(R)->CLK(R)	15.811   */11.578        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[52]/D    1
CLK(R)->CLK(R)	15.816   */11.579        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[29]/D    1
CLK(R)->CLK(R)	15.885   11.579/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.816   */11.579        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[30]/D    1
CLK(R)->CLK(R)	15.811   */11.579        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[18]/D    1
CLK(R)->CLK(R)	15.817   */11.580        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[32]/D    1
CLK(R)->CLK(R)	15.817   */11.580        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[46]/D    1
CLK(R)->CLK(R)	15.817   */11.580        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[44]/D    1
CLK(R)->CLK(R)	15.812   */11.580        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[23]/D    1
CLK(R)->CLK(R)	15.811   */11.580        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[21]/D    1
CLK(R)->CLK(R)	15.811   */11.581        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[54]/D    1
CLK(R)->CLK(R)	15.811   */11.581        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[14]/D    1
CLK(R)->CLK(R)	15.811   */11.581        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[19]/D    1
CLK(R)->CLK(R)	15.811   */11.581        */0.189         my_fpu_double/i_fpu_sub/small_is_nonzero_reg/D    1
CLK(R)->CLK(R)	15.817   */11.581        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[27]/D    1
CLK(R)->CLK(R)	15.812   */11.581        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[22]/D    1
CLK(R)->CLK(R)	15.817   */11.581        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */11.581        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[13]/D    1
CLK(R)->CLK(R)	15.811   */11.582        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[20]/D    1
CLK(R)->CLK(R)	15.886   11.582/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.817   */11.582        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[31]/D    1
CLK(R)->CLK(R)	15.812   */11.583        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[53]/D    1
CLK(R)->CLK(R)	15.817   */11.584        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[26]/D    1
CLK(R)->CLK(R)	15.811   */11.584        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[17]/D    1
CLK(R)->CLK(R)	15.811   */11.585        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[16]/D    1
CLK(R)->CLK(R)	15.811   */11.587        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[15]/D    1
CLK(R)->CLK(R)	15.811   */11.587        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[9]/D    1
CLK(R)->CLK(R)	15.811   */11.587        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */11.587        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[7]/D    1
CLK(R)->CLK(R)	15.812   */11.588        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[13]/D    1
CLK(R)->CLK(R)	15.811   */11.588        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[31]/D    1
CLK(R)->CLK(R)	15.812   */11.588        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[12]/D    1
CLK(R)->CLK(R)	15.811   */11.590        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[10]/D    1
CLK(R)->CLK(R)	15.811   */11.591        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */11.592        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */11.593        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[13]/D    1
CLK(R)->CLK(R)	15.902   11.597/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.925   11.600/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */11.600        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.600        */0.161         my_fpu_double/i_fpu_sub/diff_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.601        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.602        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.804   */11.604        */0.196         my_fpu_double/i_fpu_exceptions/out_inf_reg[62]/D    1
CLK(R)->CLK(R)	15.805   */11.604        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[59]/D    1
CLK(R)->CLK(R)	15.805   */11.605        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[61]/D    1
CLK(R)->CLK(R)	15.805   */11.605        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[53]/D    1
CLK(R)->CLK(R)	15.805   */11.606        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[56]/D    1
CLK(R)->CLK(R)	15.805   */11.607        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[58]/D    1
CLK(R)->CLK(R)	15.806   */11.607        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[55]/D    1
CLK(R)->CLK(R)	15.805   */11.607        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[60]/D    1
CLK(R)->CLK(R)	15.806   */11.608        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[57]/D    1
CLK(R)->CLK(R)	15.806   */11.608        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[54]/D    1
CLK(R)->CLK(R)	15.919   11.609/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[75]/D    1
CLK(R)->CLK(R)	15.840   */11.611        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[13]/D    1
CLK(R)->CLK(R)	15.919   11.613/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[83]/D    1
CLK(R)->CLK(R)	15.918   11.614/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[10]/D    1
CLK(R)->CLK(R)	15.919   11.615/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[98]/D    1
CLK(R)->CLK(R)	15.919   11.616/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[11]/D    1
CLK(R)->CLK(R)	15.919   11.616/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.616/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[76]/D    1
CLK(R)->CLK(R)	15.919   11.617/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[47]/D    1
CLK(R)->CLK(R)	15.919   11.618/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[44]/D    1
CLK(R)->CLK(R)	15.919   11.618/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[46]/D    1
CLK(R)->CLK(R)	15.919   11.618/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[34]/D    1
CLK(R)->CLK(R)	15.919   11.618/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[13]/D    1
CLK(R)->CLK(R)	15.919   11.618/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[67]/D    1
CLK(R)->CLK(R)	15.919   11.619/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[45]/D    1
CLK(R)->CLK(R)	15.919   11.619/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.619/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[68]/D    1
CLK(R)->CLK(R)	15.919   11.619/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[50]/D    1
CLK(R)->CLK(R)	15.919   11.619/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[16]/D    1
CLK(R)->CLK(R)	15.919   11.620/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[17]/D    1
CLK(R)->CLK(R)	15.919   11.620/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[2]/D    1
CLK(R)->CLK(R)	15.919   11.620/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[12]/D    1
CLK(R)->CLK(R)	15.920   11.621/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[82]/D    1
CLK(R)->CLK(R)	15.919   11.621/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[15]/D    1
CLK(R)->CLK(R)	15.919   11.621/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[14]/D    1
CLK(R)->CLK(R)	15.919   11.621/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[43]/D    1
CLK(R)->CLK(R)	15.920   11.621/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[104]/D    1
CLK(R)->CLK(R)	15.919   11.621/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[49]/D    1
CLK(R)->CLK(R)	15.920   11.621/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[79]/D    1
CLK(R)->CLK(R)	15.919   11.621/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[42]/D    1
CLK(R)->CLK(R)	15.919   11.622/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[74]/D    1
CLK(R)->CLK(R)	15.919   11.622/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[81]/D    1
CLK(R)->CLK(R)	15.919   11.622/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[35]/D    1
CLK(R)->CLK(R)	15.919   11.622/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[33]/D    1
CLK(R)->CLK(R)	15.920   11.624/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[64]/D    1
CLK(R)->CLK(R)	15.920   11.624/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[80]/D    1
CLK(R)->CLK(R)	15.919   11.624/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[4]/D    1
CLK(R)->CLK(R)	15.920   11.625/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[97]/D    1
CLK(R)->CLK(R)	15.920   11.625/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[66]/D    1
CLK(R)->CLK(R)	15.920   11.625/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.625/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[78]/D    1
CLK(R)->CLK(R)	15.920   11.625/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.626/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[77]/D    1
CLK(R)->CLK(R)	15.919   11.626/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[36]/D    1
CLK(R)->CLK(R)	15.920   11.626/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[99]/D    1
CLK(R)->CLK(R)	15.920   11.628/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.628/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.629/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[3]/D    1
CLK(R)->CLK(R)	15.920   11.630/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[51]/D    1
CLK(R)->CLK(R)	15.920   11.630/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[6]/D    1
CLK(R)->CLK(R)	15.920   11.630/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[9]/D    1
CLK(R)->CLK(R)	15.920   11.630/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[1]/D    1
CLK(R)->CLK(R)	15.920   11.630/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[32]/D    1
CLK(R)->CLK(R)	15.920   11.633/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[37]/D    1
CLK(R)->CLK(R)	15.920   11.634/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */11.635        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.635/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[20]/D    1
CLK(R)->CLK(R)	15.920   11.637/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[5]/D    1
CLK(R)->CLK(R)	15.920   11.638/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[41]/D    1
CLK(R)->CLK(R)	15.920   11.641/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.641/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[31]/D    1
CLK(R)->CLK(R)	15.920   11.641/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.643/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */11.644        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.650/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[28]/D    1
CLK(R)->CLK(R)	15.920   11.651/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[52]/D    1
CLK(R)->CLK(R)	15.920   11.652/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[29]/D    1
CLK(R)->CLK(R)	15.920   11.657/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */11.658        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.658        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[13]/D    1
CLK(R)->CLK(R)	15.812   */11.659        */0.188         my_fpu_double/i_fpu_exceptions/out_inf_reg[52]/D    1
CLK(R)->CLK(R)	15.920   11.660/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[27]/D    1
CLK(R)->CLK(R)	15.875   11.675/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.875   11.676/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.876   11.678/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.876   11.678/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.876   11.678/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.876   11.679/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.875   11.679/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.875   11.679/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.876   11.679/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.876   11.680/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.876   11.680/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.680/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.875   11.681/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.876   11.683/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.876   11.683/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.876   11.683/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.683/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.877   11.683/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.876   11.683/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.877   11.684/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.877   11.684/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.684/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.877   11.685/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.876   11.685/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.876   11.685/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.877   11.685/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.877   11.686/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.686/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.877   11.686/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.877   11.686/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.877   11.686/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.876   11.688/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.876   11.689/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.689/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.690/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.875   11.690/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */11.691        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[7]/D    1
CLK(R)->CLK(R)	15.877   11.691/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.692/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.877   11.692/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.876   11.692/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.694/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.876   11.695/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.876   11.695/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.696/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.696/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.877   11.697/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.697/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.876   11.699/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.877   11.699/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.877   11.699/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.700/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.876   11.700/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.876   11.700/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.877   11.702/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.875   11.702/*        0.125/*         my_fpu_double/i_fpu_add/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.877   11.703/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.703/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.876   11.703/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.876   11.705/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.876   11.705/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.877   11.706/*        0.123/*         my_fpu_double/i_fpu_add/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.876   11.706/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.876   11.706/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */11.708        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.712/*        0.123/*         my_fpu_double/i_fpu_add/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.713        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[33]/D    1
CLK(R)->CLK(R)	15.877   11.715/*        0.123/*         my_fpu_double/i_fpu_add/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.890   11.761/*        0.110/*         my_fpu_double/i_fpu_exceptions/opa_et_zero_reg/D    1
CLK(R)->CLK(R)	15.840   */11.767        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[11]/D    1
CLK(R)->CLK(R)	15.891   11.770/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_et_zero_reg/D    1
CLK(R)->CLK(R)	15.840   */11.772        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[6]/D    1
CLK(R)->CLK(R)	15.923   11.788/*        0.077/*         my_fpu_double/i_fpu_sub/diff_1_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */11.794        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.797/*        0.123/*         my_fpu_double/i_fpu_mul/product_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.923   11.800/*        0.077/*         my_fpu_double/i_fpu_sub/diff_1_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */11.802        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.804        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[14]/D    1
CLK(R)->CLK(R)	15.905   11.805/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.904   11.805/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.904   11.807/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.904   11.807/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.905   11.808/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */11.809        */0.160         my_fpu_double/i_fpu_add/sum_reg[15]/D    1
CLK(R)->CLK(R)	15.905   11.809/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.904   11.809/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.905   11.809/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.905   11.810/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.905   11.810/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.905   11.810/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */11.822        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.889   11.822/*        0.111/*         my_fpu_double/i_fpu_mul/sign_reg/D    1
CLK(R)->CLK(R)	15.839   */11.823        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */11.823        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.823        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */11.823        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */11.823        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.824        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */11.824        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */11.824        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.890   11.824/*        0.110/*         my_fpu_double/i_fpu_mul/product_lsb_reg/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.825        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */11.826        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */11.826        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */11.826        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.827        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.827        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.891   11.827/*        0.109/*         my_fpu_double/i_fpu_mul/b_is_norm_reg/D    1
CLK(R)->CLK(R)	15.839   */11.827        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.891   11.827/*        0.109/*         my_fpu_double/i_fpu_mul/a_is_norm_reg/D    1
CLK(R)->CLK(R)	15.839   */11.828        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.839   */11.828        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */11.828        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */11.828        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.839   */11.828        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.839   */11.829        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.891   11.829/*        0.109/*         my_fpu_double/i_fpu_mul/in_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */11.829        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.839   */11.830        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */11.831        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[32]/D    1
CLK(R)->CLK(R)	15.920   11.833/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   11.834/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[17]/D    1
CLK(R)->CLK(R)	15.887   11.834/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.834/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[15]/D    1
CLK(R)->CLK(R)	15.887   11.834/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[11]/D    1
CLK(R)->CLK(R)	15.921   11.834/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[14]/D    1
CLK(R)->CLK(R)	15.888   11.835/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[20]/D    1
CLK(R)->CLK(R)	15.921   11.835/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[11]/D    1
CLK(R)->CLK(R)	15.921   11.836/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.836/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.888   11.836/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[21]/D    1
CLK(R)->CLK(R)	15.921   11.837/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[12]/D    1
CLK(R)->CLK(R)	15.888   11.837/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[19]/D    1
CLK(R)->CLK(R)	15.888   11.837/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[18]/D    1
CLK(R)->CLK(R)	15.888   11.837/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[17]/D    1
CLK(R)->CLK(R)	15.888   11.838/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[23]/D    1
CLK(R)->CLK(R)	15.888   11.838/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.838/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[18]/D    1
CLK(R)->CLK(R)	15.921   11.838/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[19]/D    1
CLK(R)->CLK(R)	15.921   11.839/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.839/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[15]/D    1
CLK(R)->CLK(R)	15.921   11.840/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[16]/D    1
CLK(R)->CLK(R)	15.888   11.840/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[24]/D    1
CLK(R)->CLK(R)	15.921   11.840/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[9]/D    1
CLK(R)->CLK(R)	15.921   11.840/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[16]/D    1
CLK(R)->CLK(R)	15.889   11.840/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[22]/D    1
CLK(R)->CLK(R)	15.921   11.840/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[8]/D    1
CLK(R)->CLK(R)	15.888   11.841/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[15]/D    1
CLK(R)->CLK(R)	15.921   11.841/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[21]/D    1
CLK(R)->CLK(R)	15.921   11.841/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.841/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.922   11.842/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.842/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */11.842        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.842/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.842/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.843/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[22]/D    1
CLK(R)->CLK(R)	15.889   11.843/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[16]/D    1
CLK(R)->CLK(R)	15.921   11.843/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.922   11.843/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[11]/D    1
CLK(R)->CLK(R)	15.889   11.843/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[14]/D    1
CLK(R)->CLK(R)	15.922   11.843/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.922   11.843/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[9]/D    1
CLK(R)->CLK(R)	15.922   11.844/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[20]/D    1
CLK(R)->CLK(R)	15.922   11.844/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.844/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   11.844/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.921   11.845/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[11]/D    1
CLK(R)->CLK(R)	15.922   11.845/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[12]/D    1
CLK(R)->CLK(R)	15.922   11.846/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.846        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[6]/D    1
CLK(R)->CLK(R)	15.922   11.846/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.921   11.846/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.889   11.846/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[26]/D    1
CLK(R)->CLK(R)	15.888   11.846/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[30]/D    1
CLK(R)->CLK(R)	15.922   11.846/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.889   11.846/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[25]/D    1
CLK(R)->CLK(R)	15.889   11.847/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[28]/D    1
CLK(R)->CLK(R)	15.889   11.847/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[27]/D    1
CLK(R)->CLK(R)	15.922   11.848/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.888   11.848/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[33]/D    1
CLK(R)->CLK(R)	15.888   11.848/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[34]/D    1
CLK(R)->CLK(R)	15.888   11.849/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[32]/D    1
CLK(R)->CLK(R)	15.889   11.850/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[29]/D    1
CLK(R)->CLK(R)	15.888   11.851/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[35]/D    1
CLK(R)->CLK(R)	15.887   11.851/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */11.852        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */11.853        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.889   11.853/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */11.856        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[12]/D    1
CLK(R)->CLK(R)	15.889   11.857/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */11.858        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[12]/D    1
CLK(R)->CLK(R)	15.889   11.858/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[38]/D    1
CLK(R)->CLK(R)	15.889   11.860/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[39]/D    1
CLK(R)->CLK(R)	15.889   11.862/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */11.863        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[6]/D    1
CLK(R)->CLK(R)	15.919   11.863/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.919   11.864/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.919   11.864/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.919   11.866/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.920   11.867/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.920   11.867/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.920   11.867/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.920   11.867/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.919   11.868/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.920   11.868/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.920   11.868/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.919   11.868/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.920   11.868/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.869/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.869/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.869/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.919   11.869/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[44]/D    1
CLK(R)->CLK(R)	15.920   11.869/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */11.870        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[12]/D    1
CLK(R)->CLK(R)	15.920   11.870/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[43]/D    1
CLK(R)->CLK(R)	15.919   11.870/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.920   11.870/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.920   11.870/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.876   11.871/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[9]/D    1
CLK(R)->CLK(R)	15.920   11.871/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.920   11.871/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.871/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.920   11.872/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.919   11.872/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.920   11.873/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.873/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.873/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.920   11.873/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.920   11.873/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[50]/D    1
CLK(R)->CLK(R)	15.920   11.873/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[42]/D    1
CLK(R)->CLK(R)	15.920   11.873/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.873/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.873/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.874/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.875/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[10]/D    1
CLK(R)->CLK(R)	15.838   */11.875        */0.162         my_fpu_double/i_fpu_sub/diff_reg[14]/D    1
CLK(R)->CLK(R)	15.920   11.875/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.919   11.875/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.920   11.875/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.920   11.875/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.919   11.876/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[52]/D    1
CLK(R)->CLK(R)	15.920   11.876/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[46]/D    1
CLK(R)->CLK(R)	15.920   11.876/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.919   11.876/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[51]/D    1
CLK(R)->CLK(R)	15.920   11.877/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.919   11.877/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */11.877        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.877/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */11.877        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.878/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.920   11.878/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.920   11.879/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[45]/D    1
CLK(R)->CLK(R)	15.920   11.880/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.919   11.880/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[53]/D    1
CLK(R)->CLK(R)	15.920   11.880/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.881/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.881/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[54]/D    1
CLK(R)->CLK(R)	15.920   11.882/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.920   11.882/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */11.883        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.887        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.886   11.887/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */11.889        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.911        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.930        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[12]/D    1
CLK(R)->CLK(R)	15.924   11.931/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */11.937        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.944        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */11.946        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */11.965        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */11.980        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[5]/D    1
CLK(R)->CLK(R)	15.875   11.999/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.875   11.999/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.875   12.000/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.875   12.001/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */12.001        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.003/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.876   12.003/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.876   12.003/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.876   12.005/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.876   12.005/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.876   12.007/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.877   12.008/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.877   12.008/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.877   12.008/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.877   12.009/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.876   12.009/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.877   12.009/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.877   12.009/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.876   12.009/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.877   12.010/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.877   12.010/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.877   12.011/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.877   12.011/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.877   12.011/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.877   12.011/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.877   12.012/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.877   12.012/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.877   12.012/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.877   12.012/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.878   12.012/*        0.122/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.877   12.012/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.877   12.012/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.877   12.012/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.877   12.013/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */12.013        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.013/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.877   12.013/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.877   12.013/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.875   12.014/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.877   12.016/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.876   12.016/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.877   12.016/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.877   12.016/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.876   12.016/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.876   12.017/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.877   12.017/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.877   12.018/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.877   12.018/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.877   12.019/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.876   12.020/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.876   12.020/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.877   12.020/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.877   12.020/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.877   12.022/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.876   12.023/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.878   12.023/*        0.122/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.876   12.023/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.877   12.024/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.877   12.025/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.876   12.025/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.923   12.025/*        0.077/*         my_fpu_double/i_fpu_mul/product_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.876   12.025/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.877   12.026/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.890   12.029/*        0.110/*         my_fpu_double/i_fpu_exceptions/overflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.877   12.030/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.877   12.031/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.876   12.042/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */12.042        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.046/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.047/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */12.047        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.047/*        0.076/*         my_fpu_double/i_fpu_mul/product_b_reg[11]/D    1
CLK(R)->CLK(R)	15.886   12.049/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[30]/D    1
CLK(R)->CLK(R)	15.877   12.050/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.052/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.885   12.052/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[23]/D    1
CLK(R)->CLK(R)	15.878   12.053/*        0.122/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.055/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.877   12.058/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.878   12.059/*        0.122/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.885   12.060/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[31]/D    1
CLK(R)->CLK(R)	15.886   12.061/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */12.061        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[30]/D    1
CLK(R)->CLK(R)	15.885   12.065/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[24]/D    1
CLK(R)->CLK(R)	15.897   12.065/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[34]/D    1
CLK(R)->CLK(R)	15.897   12.066/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[33]/D    1
CLK(R)->CLK(R)	15.886   12.067/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[27]/D    1
CLK(R)->CLK(R)	15.876   12.068/*        0.124/*         my_fpu_double/i_fpu_exceptions/inf_round_down_trigger_reg/D    1
CLK(R)->CLK(R)	15.875   12.070/*        0.125/*         my_fpu_double/i_fpu_add/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.876   12.072/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.073/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.886   12.074/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[29]/D    1
CLK(R)->CLK(R)	15.876   12.075/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.876   12.075/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.876   12.075/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.885   12.076/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[16]/D    1
CLK(R)->CLK(R)	15.876   12.076/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.076/*        0.123/*         my_fpu_double/i_fpu_add/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.885   12.076/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[26]/D    1
CLK(R)->CLK(R)	15.877   12.077/*        0.123/*         my_fpu_double/i_fpu_add/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.077/*        0.123/*         my_fpu_double/i_fpu_add/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.077/*        0.123/*         my_fpu_double/i_fpu_add/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.897   12.077/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[32]/D    1
CLK(R)->CLK(R)	15.886   12.079/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[25]/D    1
CLK(R)->CLK(R)	15.886   12.086/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[4]/D    1
CLK(R)->CLK(R)	15.897   12.089/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[36]/D    1
CLK(R)->CLK(R)	15.896   12.101/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */12.111        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[10]/D    1
CLK(R)->CLK(R)	15.892   12.113/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.893   12.116/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.893   12.119/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.894   12.121/*        0.106/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.919   12.121/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[15]/D    1
CLK(R)->CLK(R)	15.919   12.122/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[8]/D    1
CLK(R)->CLK(R)	15.919   12.122/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[12]/D    1
CLK(R)->CLK(R)	15.894   12.122/*        0.106/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.919   12.122/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */12.122        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[5]/D    1
CLK(R)->CLK(R)	15.895   12.123/*        0.105/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */12.123        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */12.127        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.134        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[11]/D    1
CLK(R)->CLK(R)	15.811   */12.137        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[30]/D    1
CLK(R)->CLK(R)	15.811   */12.138        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[14]/D    1
CLK(R)->CLK(R)	15.811   */12.138        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */12.138        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[11]/D    1
CLK(R)->CLK(R)	15.811   */12.138        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[15]/D    1
CLK(R)->CLK(R)	15.811   */12.139        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[27]/D    1
CLK(R)->CLK(R)	15.811   */12.140        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[13]/D    1
CLK(R)->CLK(R)	15.811   */12.140        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[3]/D    1
CLK(R)->CLK(R)	15.811   */12.140        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[46]/D    1
CLK(R)->CLK(R)	15.811   */12.140        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[29]/D    1
CLK(R)->CLK(R)	15.811   */12.141        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[7]/D    1
CLK(R)->CLK(R)	15.811   */12.141        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[4]/D    1
CLK(R)->CLK(R)	15.814   */12.141        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[33]/D    1
CLK(R)->CLK(R)	15.812   */12.141        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[2]/D    1
CLK(R)->CLK(R)	15.811   */12.141        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[26]/D    1
CLK(R)->CLK(R)	15.812   */12.141        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[6]/D    1
CLK(R)->CLK(R)	15.812   */12.142        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[5]/D    1
CLK(R)->CLK(R)	15.811   */12.142        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[12]/D    1
CLK(R)->CLK(R)	15.814   */12.143        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[25]/D    1
CLK(R)->CLK(R)	15.814   */12.143        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[34]/D    1
CLK(R)->CLK(R)	15.815   */12.144        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[39]/D    1
CLK(R)->CLK(R)	15.814   */12.144        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[18]/D    1
CLK(R)->CLK(R)	15.814   */12.144        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[32]/D    1
CLK(R)->CLK(R)	15.814   */12.144        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[16]/D    1
CLK(R)->CLK(R)	15.814   */12.145        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[23]/D    1
CLK(R)->CLK(R)	15.815   */12.145        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[36]/D    1
CLK(R)->CLK(R)	15.814   */12.146        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[21]/D    1
CLK(R)->CLK(R)	15.816   */12.146        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[45]/D    1
CLK(R)->CLK(R)	15.815   */12.146        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[17]/D    1
CLK(R)->CLK(R)	15.815   */12.146        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[24]/D    1
CLK(R)->CLK(R)	15.814   */12.147        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[19]/D    1
CLK(R)->CLK(R)	15.814   */12.148        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[38]/D    1
CLK(R)->CLK(R)	15.816   */12.148        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[47]/D    1
CLK(R)->CLK(R)	15.814   */12.149        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[50]/D    1
CLK(R)->CLK(R)	15.815   */12.149        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */12.149        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.816   */12.150        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[43]/D    1
CLK(R)->CLK(R)	15.891   12.150/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.816   */12.150        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[41]/D    1
CLK(R)->CLK(R)	15.816   */12.150        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[42]/D    1
CLK(R)->CLK(R)	15.818   */12.150        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[4]/D    1
CLK(R)->CLK(R)	15.818   */12.151        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */12.152        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[5]/D    1
CLK(R)->CLK(R)	15.819   */12.152        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[40]/D    1
CLK(R)->CLK(R)	15.818   */12.153        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.154        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[35]/D    1
CLK(R)->CLK(R)	15.819   */12.154        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[51]/D    1
CLK(R)->CLK(R)	15.819   */12.154        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[44]/D    1
CLK(R)->CLK(R)	15.819   */12.154        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */12.154        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.154        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[22]/D    1
CLK(R)->CLK(R)	15.819   */12.156        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */12.156        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.157        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[5]/D    1
CLK(R)->CLK(R)	15.811   */12.157        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[57]/D    1
CLK(R)->CLK(R)	15.811   */12.158        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */12.160        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[6]/D    1
CLK(R)->CLK(R)	15.811   */12.161        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[60]/D    1
CLK(R)->CLK(R)	15.811   */12.161        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[55]/D    1
CLK(R)->CLK(R)	15.811   */12.162        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[62]/D    1
CLK(R)->CLK(R)	15.811   */12.162        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[54]/D    1
CLK(R)->CLK(R)	15.885   12.162/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.811   */12.162        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[57]/D    1
CLK(R)->CLK(R)	15.811   */12.162        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[61]/D    1
CLK(R)->CLK(R)	15.811   */12.162        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[56]/D    1
CLK(R)->CLK(R)	15.812   */12.162        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[58]/D    1
CLK(R)->CLK(R)	15.811   */12.162        */0.189         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[58]/D    1
CLK(R)->CLK(R)	15.812   */12.162        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[59]/D    1
CLK(R)->CLK(R)	15.839   */12.162        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.812   */12.163        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[56]/D    1
CLK(R)->CLK(R)	15.807   */12.163        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[25]/D    1
CLK(R)->CLK(R)	15.885   12.164/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.885   12.164/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.808   */12.164        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[23]/D    1
CLK(R)->CLK(R)	15.808   */12.165        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[27]/D    1
CLK(R)->CLK(R)	15.812   */12.165        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[55]/D    1
CLK(R)->CLK(R)	15.808   */12.165        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[26]/D    1
CLK(R)->CLK(R)	15.812   */12.165        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */12.165        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[29]/D    1
CLK(R)->CLK(R)	15.812   */12.166        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[59]/D    1
CLK(R)->CLK(R)	15.808   */12.166        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[24]/D    1
CLK(R)->CLK(R)	15.817   */12.167        */0.183         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.808   */12.167        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[29]/D    1
CLK(R)->CLK(R)	15.808   */12.167        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[6]/D    1
CLK(R)->CLK(R)	15.808   */12.168        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[28]/D    1
CLK(R)->CLK(R)	15.812   */12.168        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[53]/D    1
CLK(R)->CLK(R)	15.808   */12.168        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[8]/D    1
CLK(R)->CLK(R)	15.808   */12.169        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[60]/D    1
CLK(R)->CLK(R)	15.809   */12.169        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[9]/D    1
CLK(R)->CLK(R)	15.817   */12.171        */0.183         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[62]/D    1
CLK(R)->CLK(R)	15.919   12.172/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[73]/D    1
CLK(R)->CLK(R)	15.919   12.174/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[63]/D    1
CLK(R)->CLK(R)	15.815   */12.174        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.919   12.175/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[71]/D    1
CLK(R)->CLK(R)	15.919   12.175/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[103]/D    1
CLK(R)->CLK(R)	15.919   12.175/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[65]/D    1
CLK(R)->CLK(R)	15.919   12.176/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[100]/D    1
CLK(R)->CLK(R)	15.919   12.177/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[70]/D    1
CLK(R)->CLK(R)	15.919   12.177/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[102]/D    1
CLK(R)->CLK(R)	15.919   12.177/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[92]/D    1
CLK(R)->CLK(R)	15.919   12.177/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[85]/D    1
CLK(R)->CLK(R)	15.919   12.177/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[72]/D    1
CLK(R)->CLK(R)	15.919   12.178/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[95]/D    1
CLK(R)->CLK(R)	15.815   */12.178        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.920   12.178/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[96]/D    1
CLK(R)->CLK(R)	15.816   */12.179        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.918   12.179/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[58]/D    1
CLK(R)->CLK(R)	15.816   */12.179        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.818   */12.179        */0.182         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[61]/D    1
CLK(R)->CLK(R)	15.920   12.180/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[101]/D    1
CLK(R)->CLK(R)	15.919   12.180/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[62]/D    1
CLK(R)->CLK(R)	15.816   */12.180        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.919   12.180/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[90]/D    1
CLK(R)->CLK(R)	15.919   12.180/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[94]/D    1
CLK(R)->CLK(R)	15.919   12.180/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[93]/D    1
CLK(R)->CLK(R)	15.816   */12.180        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.818   */12.180        */0.182         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[52]/D    1
CLK(R)->CLK(R)	15.816   */12.180        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.816   */12.180        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.807   */12.181        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[44]/D    1
CLK(R)->CLK(R)	15.818   */12.181        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[51]/D    1
CLK(R)->CLK(R)	15.816   */12.181        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.182/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[84]/D    1
CLK(R)->CLK(R)	15.816   */12.182        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.818   */12.182        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[7]/D    1
CLK(R)->CLK(R)	15.816   */12.183        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.818   */12.183        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.919   12.183/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[60]/D    1
CLK(R)->CLK(R)	15.816   */12.183        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.816   */12.183        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.919   12.184/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[69]/D    1
CLK(R)->CLK(R)	15.817   */12.184        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.816   */12.184        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.816   */12.184        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.919   12.184/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[61]/D    1
CLK(R)->CLK(R)	15.919   12.184/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[88]/D    1
CLK(R)->CLK(R)	15.919   12.185/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.185/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[91]/D    1
CLK(R)->CLK(R)	15.919   12.185/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[89]/D    1
CLK(R)->CLK(R)	15.807   */12.186        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[22]/D    1
CLK(R)->CLK(R)	15.818   */12.186        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.186/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[86]/D    1
CLK(R)->CLK(R)	15.819   */12.186        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.819   */12.187        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.819   */12.187        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.819   */12.187        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.819   */12.187        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.919   12.187/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[56]/D    1
CLK(R)->CLK(R)	15.819   */12.187        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.819   */12.187        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.919   12.187/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[53]/D    1
CLK(R)->CLK(R)	15.819   */12.187        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.808   */12.187        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[31]/D    1
CLK(R)->CLK(R)	15.819   */12.188        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.920   12.188/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[59]/D    1
CLK(R)->CLK(R)	15.819   */12.188        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.818   */12.188        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[30]/D    1
CLK(R)->CLK(R)	15.808   */12.188        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[43]/D    1
CLK(R)->CLK(R)	15.819   */12.188        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.819   */12.188        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.819   */12.188        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.819   */12.188        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.819   */12.189        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.819   */12.189        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.189/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[24]/D    1
CLK(R)->CLK(R)	15.819   */12.189        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.819   */12.189        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.920   12.189/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[87]/D    1
CLK(R)->CLK(R)	15.840   */12.190        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[11]/D    1
CLK(R)->CLK(R)	15.818   */12.190        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.819   */12.190        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.819   */12.190        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.819   */12.190        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.818   */12.190        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[50]/D    1
CLK(R)->CLK(R)	15.818   */12.190        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[42]/D    1
CLK(R)->CLK(R)	15.808   */12.190        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[21]/D    1
CLK(R)->CLK(R)	15.919   12.191/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[57]/D    1
CLK(R)->CLK(R)	15.818   */12.191        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[41]/D    1
CLK(R)->CLK(R)	15.819   */12.191        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.819   */12.191        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.819   */12.191        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.819   */12.191        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.920   12.191/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[105]/D    1
CLK(R)->CLK(R)	15.839   */12.192        */0.161         my_fpu_double/i_fpu_sub/diff_reg[13]/D    1
CLK(R)->CLK(R)	15.808   */12.192        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[51]/D    1
CLK(R)->CLK(R)	15.819   */12.192        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.192/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[23]/D    1
CLK(R)->CLK(R)	15.819   */12.193        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.919   12.193/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[55]/D    1
CLK(R)->CLK(R)	15.818   */12.193        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[25]/D    1
CLK(R)->CLK(R)	15.819   */12.193        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.194/*        0.079/*         my_fpu_double/i_fpu_mul/product_5_reg[26]/D    1
CLK(R)->CLK(R)	15.808   */12.194        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */12.194        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[9]/D    1
CLK(R)->CLK(R)	15.819   */12.194        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.819   */12.194        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.819   */12.195        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.819   */12.196        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.815   */12.196        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.819   */12.196        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.808   */12.196        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[39]/D    1
CLK(R)->CLK(R)	15.815   */12.197        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.819   */12.197        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.819   */12.197        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.815   */12.198        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.815   */12.198        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.815   */12.199        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.808   */12.199        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[40]/D    1
CLK(R)->CLK(R)	15.819   */12.199        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.819   */12.199        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.818   */12.200        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.808   */12.200        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[38]/D    1
CLK(R)->CLK(R)	15.815   */12.200        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.819   */12.200        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.815   */12.200        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.815   */12.203        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.815   */12.203        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */12.203        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[11]/D    1
CLK(R)->CLK(R)	15.808   */12.204        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[4]/D    1
CLK(R)->CLK(R)	15.815   */12.204        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */12.211        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[11]/D    1
CLK(R)->CLK(R)	15.814   */12.216        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[10]/D    1
CLK(R)->CLK(R)	15.814   */12.221        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[32]/D    1
CLK(R)->CLK(R)	15.814   */12.223        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.226/*        0.111/*         my_fpu_double/i_fpu_mul/product_reg[45]/D    1
CLK(R)->CLK(R)	15.890   12.226/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[49]/D    1
CLK(R)->CLK(R)	15.890   12.231/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[44]/D    1
CLK(R)->CLK(R)	15.891   12.231/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[58]/D    1
CLK(R)->CLK(R)	15.891   12.232/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[46]/D    1
CLK(R)->CLK(R)	15.891   12.232/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */12.232        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[10]/D    1
CLK(R)->CLK(R)	15.891   12.233/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[41]/D    1
CLK(R)->CLK(R)	15.891   12.233/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[62]/D    1
CLK(R)->CLK(R)	15.891   12.234/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[42]/D    1
CLK(R)->CLK(R)	15.893   12.235/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[47]/D    1
CLK(R)->CLK(R)	15.891   12.235/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[43]/D    1
CLK(R)->CLK(R)	15.891   12.235/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[65]/D    1
CLK(R)->CLK(R)	15.893   12.236/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[51]/D    1
CLK(R)->CLK(R)	15.922   12.236/*        0.078/*         my_fpu_double/i_fpu_sub/diff_1_reg[22]/D    1
CLK(R)->CLK(R)	15.893   12.236/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[48]/D    1
CLK(R)->CLK(R)	15.892   12.236/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[52]/D    1
CLK(R)->CLK(R)	15.892   12.236/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[63]/D    1
CLK(R)->CLK(R)	15.891   12.237/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[69]/D    1
CLK(R)->CLK(R)	15.893   12.237/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[54]/D    1
CLK(R)->CLK(R)	15.892   12.237/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[56]/D    1
CLK(R)->CLK(R)	15.892   12.237/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[64]/D    1
CLK(R)->CLK(R)	15.893   12.237/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[50]/D    1
CLK(R)->CLK(R)	15.892   12.238/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[70]/D    1
CLK(R)->CLK(R)	15.892   12.238/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[66]/D    1
CLK(R)->CLK(R)	15.893   12.239/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[55]/D    1
CLK(R)->CLK(R)	15.892   12.239/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[60]/D    1
CLK(R)->CLK(R)	15.893   12.240/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[57]/D    1
CLK(R)->CLK(R)	15.893   12.240/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[59]/D    1
CLK(R)->CLK(R)	15.892   12.240/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[68]/D    1
CLK(R)->CLK(R)	15.893   12.241/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[67]/D    1
CLK(R)->CLK(R)	15.892   12.242/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[72]/D    1
CLK(R)->CLK(R)	15.893   12.242/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[61]/D    1
CLK(R)->CLK(R)	15.892   12.242/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[74]/D    1
CLK(R)->CLK(R)	15.892   12.244/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[75]/D    1
CLK(R)->CLK(R)	15.893   12.245/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[71]/D    1
CLK(R)->CLK(R)	15.893   12.245/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[73]/D    1
CLK(R)->CLK(R)	15.892   12.245/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[78]/D    1
CLK(R)->CLK(R)	15.892   12.246/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[76]/D    1
CLK(R)->CLK(R)	15.840   */12.246        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[5]/D    1
CLK(R)->CLK(R)	15.893   12.249/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[79]/D    1
CLK(R)->CLK(R)	15.893   12.250/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[77]/D    1
CLK(R)->CLK(R)	15.893   12.250/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[80]/D    1
CLK(R)->CLK(R)	15.893   12.250/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[83]/D    1
CLK(R)->CLK(R)	15.893   12.250/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[81]/D    1
CLK(R)->CLK(R)	15.893   12.252/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[82]/D    1
CLK(R)->CLK(R)	15.893   12.252/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[84]/D    1
CLK(R)->CLK(R)	15.893   12.254/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[87]/D    1
CLK(R)->CLK(R)	15.891   12.255/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[100]/D    1
CLK(R)->CLK(R)	15.890   12.256/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[101]/D    1
CLK(R)->CLK(R)	15.893   12.256/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[85]/D    1
CLK(R)->CLK(R)	15.892   12.256/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[86]/D    1
CLK(R)->CLK(R)	15.893   12.257/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[89]/D    1
CLK(R)->CLK(R)	15.893   12.257/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[91]/D    1
CLK(R)->CLK(R)	15.892   12.257/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[88]/D    1
CLK(R)->CLK(R)	15.920   12.258/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.892   12.259/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[90]/D    1
CLK(R)->CLK(R)	15.920   12.259/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.891   12.260/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[95]/D    1
CLK(R)->CLK(R)	15.893   12.260/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[92]/D    1
CLK(R)->CLK(R)	15.920   12.261/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.920   12.262/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.262/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.262/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.263/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.898   12.263/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_inf_by_inf_reg/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.920   12.263/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.892   12.264/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[96]/D    1
CLK(R)->CLK(R)	15.831   */12.264        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[18]/D    1
CLK(R)->CLK(R)	15.920   12.264/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.893   12.264/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[93]/D    1
CLK(R)->CLK(R)	15.840   */12.264        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.898   12.264/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_by_0_reg/D    1
CLK(R)->CLK(R)	15.920   12.264/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.831   */12.264        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.265/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.265/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.265/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.265/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.265/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.265/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.892   12.266/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[99]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.266/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.266/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.266/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.920   12.267/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.267/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.267/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.268/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[48]/D    1
CLK(R)->CLK(R)	15.831   */12.268        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[28]/D    1
CLK(R)->CLK(R)	15.920   12.268/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */12.268        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[12]/D    1
CLK(R)->CLK(R)	15.893   12.268/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[94]/D    1
CLK(R)->CLK(R)	15.831   */12.268        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[21]/D    1
CLK(R)->CLK(R)	15.920   12.268/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[51]/D    1
CLK(R)->CLK(R)	15.898   12.268/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_0_by_0_reg/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.892   12.269/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[97]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[47]/D    1
CLK(R)->CLK(R)	15.920   12.269/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.269/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[53]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[50]/D    1
CLK(R)->CLK(R)	15.892   12.269/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[98]/D    1
CLK(R)->CLK(R)	15.831   */12.270        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.892   12.270/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[104]/D    1
CLK(R)->CLK(R)	15.920   12.270/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.271/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.271/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[52]/D    1
CLK(R)->CLK(R)	15.831   */12.271        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[48]/D    1
CLK(R)->CLK(R)	15.920   12.271/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.271/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[55]/D    1
CLK(R)->CLK(R)	15.892   12.271/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[102]/D    1
CLK(R)->CLK(R)	15.893   12.271/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[105]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */12.271        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[27]/D    1
CLK(R)->CLK(R)	15.832   */12.271        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[14]/D    1
CLK(R)->CLK(R)	15.898   12.271/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_inf_reg/D    1
CLK(R)->CLK(R)	15.832   */12.272        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.272/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.272/*        0.078/*         my_fpu_double/i_fpu_exceptions/out_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.832   */12.272        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[15]/D    1
CLK(R)->CLK(R)	15.898   12.272/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_by_inf_reg/D    1
CLK(R)->CLK(R)	15.921   12.272/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[51]/D    1
CLK(R)->CLK(R)	15.898   12.273/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_uf_reg/D    1
CLK(R)->CLK(R)	15.921   12.273/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.923   12.273/*        0.077/*         my_fpu_double/i_fpu_exceptions/out_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.921   12.273/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.274/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[53]/D    1
CLK(R)->CLK(R)	15.832   */12.276        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[47]/D    1
CLK(R)->CLK(R)	15.831   */12.276        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.276/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.276/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.893   12.277/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[103]/D    1
CLK(R)->CLK(R)	15.832   */12.277        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[26]/D    1
CLK(R)->CLK(R)	15.832   */12.277        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[46]/D    1
CLK(R)->CLK(R)	15.832   */12.277        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[20]/D    1
CLK(R)->CLK(R)	15.832   */12.277        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[16]/D    1
CLK(R)->CLK(R)	15.832   */12.278        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.278/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.832   */12.278        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[22]/D    1
CLK(R)->CLK(R)	15.832   */12.278        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[30]/D    1
CLK(R)->CLK(R)	15.920   12.279/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */12.279        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[28]/D    1
CLK(R)->CLK(R)	15.832   */12.281        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */12.282        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */12.284        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[29]/D    1
CLK(R)->CLK(R)	15.832   */12.285        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[25]/D    1
CLK(R)->CLK(R)	15.832   */12.285        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[31]/D    1
CLK(R)->CLK(R)	15.920   12.285/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.832   */12.286        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */12.293        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */12.294        */0.161         my_fpu_double/i_fpu_add/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.875   12.296/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.298/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.300/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.301/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.302/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.303/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.303/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.303/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.304/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.304/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.305/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.305/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.305/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.305/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.305/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.306/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.306/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.306/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.306/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.306/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.306/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.307/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.307/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.307/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.307/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.307/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.307/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.307/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.308/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.308/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.308/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.308/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.309/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.309/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.309/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.309/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.309/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.310/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.310/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.310/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.311/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.312/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.312/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.312/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.313/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.315/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.316/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.316/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.317/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.317/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.317/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.319/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.319/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.319/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.319/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.319/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.320/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.320/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.876   12.321/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.321        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.321/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.321/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.321/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.322/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.323/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.324/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.324/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[54]/D    1
CLK(R)->CLK(R)	15.921   12.325/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.325/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.325        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.326/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.326/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.326/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.326/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.326/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.326/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */12.327        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.327/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */12.327        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.327/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.328/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.328/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.328/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.328/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.329/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.330/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.330/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.330/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.330/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.331/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[42]/D    1
CLK(R)->CLK(R)	15.922   12.331/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.331/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.332/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.332/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.333/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.333/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.333/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.333/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[41]/D    1
CLK(R)->CLK(R)	15.922   12.334/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.335/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.336/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.336/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.336/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.337/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.337/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.922   12.338/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.338/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.338/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.339/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.339/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.339/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.922   12.339/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.340/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.922   12.341/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.341/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.341/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.341/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.341/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.341/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.342/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.922   12.342/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.342/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.342/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.343/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.343/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.343/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.343/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.922   12.343/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.922   12.343/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.343/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.343/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.343/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.343/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.344/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.344/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.344/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.344/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.922   12.344/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.344/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.922   12.344/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.344/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.344/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[53]/D    1
CLK(R)->CLK(R)	15.922   12.344/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.344/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.344/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.345/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.345/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[52]/D    1
CLK(R)->CLK(R)	15.922   12.345/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.345/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.345/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.345/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.922   12.345/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.345/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.345/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.345/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.345/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.346/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.346/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.346/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.346/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.346/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.346/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.346/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.346/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.346/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[19]/D    1
CLK(R)->CLK(R)	15.920   12.346/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.347/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.347/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.347/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.347/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.347/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.347/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.347/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.347/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.348/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.348/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.348/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[12]/D    1
CLK(R)->CLK(R)	15.920   12.349/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.349/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.922   12.349/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.349/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.349/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.349/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.349/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.350/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.350/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.350/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.350/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.350/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.351/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.351/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.351/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.351/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.351/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.351/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.351/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.922   12.351/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.351/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.352/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.920   12.352/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.352/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.352/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.922   12.352/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.352/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.352/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[41]/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[49]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.890   12.353/*        0.110/*         my_fpu_double/i_fpu_exceptions/mul_0_by_inf_reg/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.353/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.354/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.354/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.354/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.354/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.922   12.354/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.354/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.354/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[48]/D    1
CLK(R)->CLK(R)	15.922   12.354/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.354/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.922   12.354/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[48]/D    1
CLK(R)->CLK(R)	15.922   12.354/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.355/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.355/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.355/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.355/*        0.078/*         my_fpu_double/i_fpu_add/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.355/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.922   12.355/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.355/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.355/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.355/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.355/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.356/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.356/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.922   12.356/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.356/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.356/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.356/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.356/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.357/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.357/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.357/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.357/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.357/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.922   12.357/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.357/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.922   12.357/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.357/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.358/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.358/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.358/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.358/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.358/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.359/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.359/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.359/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.359/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.359/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.359/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.359/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.360/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.923   12.361/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.362/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.362/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.898   12.362/*        0.102/*         my_fpu_double/i_fpu_exceptions/divide_reg/D    1
CLK(R)->CLK(R)	15.921   12.362/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[9]/D    1
CLK(R)->CLK(R)	15.897   12.363/*        0.103/*         my_fpu_double/i_fpu_exceptions/multiply_reg/D    1
CLK(R)->CLK(R)	15.898   12.365/*        0.102/*         my_fpu_double/i_fpu_exceptions/subtract_reg/D    1
CLK(R)->CLK(R)	15.923   12.365/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.365/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */12.366        */0.161         my_fpu_double/i_fpu_sub/diff_reg[12]/D    1
CLK(R)->CLK(R)	15.922   12.366/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.366/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.898   12.367/*        0.102/*         my_fpu_double/i_fpu_exceptions/add_reg/D    1
CLK(R)->CLK(R)	15.923   12.367/*        0.077/*         my_fpu_double/i_fpu_add/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.369/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.923   12.369/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[35]/D    1
CLK(R)->CLK(R)	15.898   12.369/*        0.102/*         my_fpu_double/i_fpu_exceptions/mul_uf_reg/D    1
CLK(R)->CLK(R)	15.924   12.371/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.371/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.371/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.372/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.372/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.378/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.379/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.379/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.380/*        0.076/*         my_fpu_double/i_fpu_add/sign_reg/D    1
CLK(R)->CLK(R)	15.924   12.381/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.381/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.390/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */12.391        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[27]/D    1
CLK(R)->CLK(R)	15.924   12.396/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[28]/D    1
CLK(R)->CLK(R)	15.923   12.396/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[29]/D    1
CLK(R)->CLK(R)	15.925   12.397/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[37]/D    1
CLK(R)->CLK(R)	15.876   12.397/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */12.397        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[10]/D    1
CLK(R)->CLK(R)	15.898   12.399/*        0.102/*         my_fpu_double/i_fpu_exceptions/mul_inf_reg/D    1
CLK(R)->CLK(R)	15.921   12.400/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[17]/D    1
CLK(R)->CLK(R)	15.876   12.401/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.876   12.401/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.403/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.876   12.403/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */12.403        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[4]/D    1
CLK(R)->CLK(R)	15.876   12.403/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.876   12.403/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.877   12.404/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.877   12.404/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.877   12.405/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.876   12.405/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.405/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[20]/D    1
CLK(R)->CLK(R)	15.877   12.406/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.407/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.407/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.407/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */12.407        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[6]/D    1
CLK(R)->CLK(R)	15.873   12.407/*        0.127/*         my_fpu_double/i_fpu_sub/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.407/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.408/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.925   12.408/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[36]/D    1
CLK(R)->CLK(R)	15.877   12.408/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.408/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.408/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.877   12.408/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.409/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.877   12.409/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.410/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[27]/D    1
CLK(R)->CLK(R)	15.877   12.410/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.410/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.411/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.875   12.411/*        0.125/*         my_fpu_double/i_fpu_sub/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.923   12.411/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[16]/D    1
CLK(R)->CLK(R)	15.876   12.412/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.413/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.413/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.413        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.413/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[12]/D    1
CLK(R)->CLK(R)	15.877   12.413/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */12.413        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.413/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.923   12.414/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */12.414        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.415/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[11]/D    1
CLK(R)->CLK(R)	15.923   12.415/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[22]/D    1
CLK(R)->CLK(R)	15.923   12.415/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[18]/D    1
CLK(R)->CLK(R)	15.924   12.416/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[30]/D    1
CLK(R)->CLK(R)	15.877   12.417/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.417/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.417/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.923   12.418/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[13]/D    1
CLK(R)->CLK(R)	15.925   12.418/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[31]/D    1
CLK(R)->CLK(R)	15.877   12.418/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.876   12.419/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.876   12.420/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.421/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.421/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.421/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.421/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[26]/D    1
CLK(R)->CLK(R)	15.876   12.421/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.800   */12.422        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[46]/D    1
CLK(R)->CLK(R)	15.902   12.422/*        0.098/*         my_fpu_double/i_fpu_sub/diff_1_reg[53]/D    1
CLK(R)->CLK(R)	15.877   12.422/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.800   */12.423        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[33]/D    1
CLK(R)->CLK(R)	15.800   */12.423        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[43]/D    1
CLK(R)->CLK(R)	15.800   */12.423        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */12.423        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[4]/D    1
CLK(R)->CLK(R)	15.800   */12.424        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[45]/D    1
CLK(R)->CLK(R)	15.800   */12.424        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[48]/D    1
CLK(R)->CLK(R)	15.800   */12.425        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[13]/D    1
CLK(R)->CLK(R)	15.923   12.425/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.425/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.425/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.801   */12.426        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[42]/D    1
CLK(R)->CLK(R)	15.925   12.426/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[40]/D    1
CLK(R)->CLK(R)	15.800   */12.426        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[39]/D    1
CLK(R)->CLK(R)	15.877   12.426/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.800   */12.427        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[34]/D    1
CLK(R)->CLK(R)	15.877   12.428/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.801   */12.428        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[49]/D    1
CLK(R)->CLK(R)	15.877   12.428/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.800   */12.428        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[8]/D    1
CLK(R)->CLK(R)	15.801   */12.428        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[41]/D    1
CLK(R)->CLK(R)	15.801   */12.429        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[44]/D    1
CLK(R)->CLK(R)	15.801   */12.429        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[40]/D    1
CLK(R)->CLK(R)	15.801   */12.429        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.429        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[3]/D    1
CLK(R)->CLK(R)	15.925   12.429/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[38]/D    1
CLK(R)->CLK(R)	15.800   */12.429        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[5]/D    1
CLK(R)->CLK(R)	15.801   */12.429        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */12.429        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[5]/D    1
CLK(R)->CLK(R)	15.801   */12.430        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[38]/D    1
CLK(R)->CLK(R)	15.801   */12.430        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[35]/D    1
CLK(R)->CLK(R)	15.801   */12.430        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[36]/D    1
CLK(R)->CLK(R)	15.924   12.430/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[39]/D    1
CLK(R)->CLK(R)	15.800   */12.430        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.431/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.800   */12.431        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[50]/D    1
CLK(R)->CLK(R)	15.802   */12.431        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[14]/D    1
CLK(R)->CLK(R)	15.802   */12.431        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[15]/D    1
CLK(R)->CLK(R)	15.802   */12.431        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[12]/D    1
CLK(R)->CLK(R)	15.925   12.431/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[41]/D    1
CLK(R)->CLK(R)	15.801   */12.431        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[9]/D    1
CLK(R)->CLK(R)	15.802   */12.431        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[16]/D    1
CLK(R)->CLK(R)	15.802   */12.432        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[17]/D    1
CLK(R)->CLK(R)	15.801   */12.432        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[11]/D    1
CLK(R)->CLK(R)	15.801   */12.432        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.432/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.802   */12.432        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[37]/D    1
CLK(R)->CLK(R)	15.801   */12.432        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[0]/D    1
CLK(R)->CLK(R)	15.801   */12.432        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[18]/D    1
CLK(R)->CLK(R)	15.801   */12.432        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[7]/D    1
CLK(R)->CLK(R)	15.800   */12.433        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[31]/D    1
CLK(R)->CLK(R)	15.877   12.433/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.801   */12.433        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[20]/D    1
CLK(R)->CLK(R)	15.800   */12.433        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[29]/D    1
CLK(R)->CLK(R)	15.892   12.433/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.800   */12.433        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[30]/D    1
CLK(R)->CLK(R)	15.923   12.434/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[21]/D    1
CLK(R)->CLK(R)	15.801   */12.435        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[51]/D    1
CLK(R)->CLK(R)	15.802   */12.435        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[1]/D    1
CLK(R)->CLK(R)	15.802   */12.435        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[19]/D    1
CLK(R)->CLK(R)	15.801   */12.436        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[32]/D    1
CLK(R)->CLK(R)	15.876   12.436/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.802   */12.436        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.436/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.436/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.437        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[10]/D    1
CLK(R)->CLK(R)	15.923   12.438/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[14]/D    1
CLK(R)->CLK(R)	15.923   12.441/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[24]/D    1
CLK(R)->CLK(R)	15.801   */12.441        */0.199         my_fpu_double/i_fpu_mul/product_6_reg[28]/D    1
CLK(R)->CLK(R)	15.877   12.441/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.923   12.444/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */12.444        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.802   */12.445        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[27]/D    1
CLK(R)->CLK(R)	15.885   12.446/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */12.447        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.448        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[7]/D    1
CLK(R)->CLK(R)	15.802   */12.451        */0.198         my_fpu_double/i_fpu_mul/product_6_reg[21]/D    1
CLK(R)->CLK(R)	15.923   12.453/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */12.465        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.466/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.469/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[3]/D    1
CLK(R)->CLK(R)	15.925   12.470/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[8]/D    1
CLK(R)->CLK(R)	15.925   12.471/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[40]/D    1
CLK(R)->CLK(R)	15.925   12.472/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.472/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[5]/D    1
CLK(R)->CLK(R)	15.925   12.472/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[0]/D    1
CLK(R)->CLK(R)	15.925   12.473/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[7]/D    1
CLK(R)->CLK(R)	15.925   12.473/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[2]/D    1
CLK(R)->CLK(R)	15.925   12.474/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[11]/D    1
CLK(R)->CLK(R)	15.925   12.474/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[10]/D    1
CLK(R)->CLK(R)	15.925   12.474/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.474/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.475/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[9]/D    1
CLK(R)->CLK(R)	15.925   12.476/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[46]/D    1
CLK(R)->CLK(R)	15.925   12.480/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */12.484        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */12.484        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[10]/D    1
CLK(R)->CLK(R)	15.884   12.488/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[104]/D    1
CLK(R)->CLK(R)	15.839   */12.488        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */12.489        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */12.490        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */12.491        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[19]/D    1
CLK(R)->CLK(R)	15.896   12.491/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[51]/D    1
CLK(R)->CLK(R)	15.896   12.491/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */12.492        */0.161         my_fpu_double/i_fpu_round/round_out_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */12.492        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[18]/D    1
CLK(R)->CLK(R)	15.884   12.492/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[74]/D    1
CLK(R)->CLK(R)	15.922   12.492/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[71]/D    1
CLK(R)->CLK(R)	15.839   */12.492        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[14]/D    1
CLK(R)->CLK(R)	15.883   12.492/*        0.117/*         my_fpu_double/i_fpu_mul/product_6_reg[64]/D    1
CLK(R)->CLK(R)	15.839   */12.493        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */12.493        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */12.494        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[23]/D    1
CLK(R)->CLK(R)	15.895   12.495/*        0.105/*         my_fpu_double/i_fpu_sub/diff_1_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */12.496        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[21]/D    1
CLK(R)->CLK(R)	15.884   12.496/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[80]/D    1
CLK(R)->CLK(R)	15.839   */12.496        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */12.497        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[25]/D    1
CLK(R)->CLK(R)	15.884   12.497/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[77]/D    1
CLK(R)->CLK(R)	15.839   */12.497        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[24]/D    1
CLK(R)->CLK(R)	15.884   12.497/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[66]/D    1
CLK(R)->CLK(R)	15.884   12.497/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[76]/D    1
CLK(R)->CLK(R)	15.884   12.497/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[95]/D    1
CLK(R)->CLK(R)	15.885   12.498/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[79]/D    1
CLK(R)->CLK(R)	15.839   */12.498        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[22]/D    1
CLK(R)->CLK(R)	15.884   12.498/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[93]/D    1
CLK(R)->CLK(R)	15.885   12.499/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[72]/D    1
CLK(R)->CLK(R)	15.922   12.499/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[65]/D    1
CLK(R)->CLK(R)	15.885   12.499/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[83]/D    1
CLK(R)->CLK(R)	15.885   12.499/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[73]/D    1
CLK(R)->CLK(R)	15.885   12.500/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[97]/D    1
CLK(R)->CLK(R)	15.884   12.500/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[92]/D    1
CLK(R)->CLK(R)	15.884   12.500/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[69]/D    1
CLK(R)->CLK(R)	15.884   12.500/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[100]/D    1
CLK(R)->CLK(R)	15.885   12.500/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[82]/D    1
CLK(R)->CLK(R)	15.885   12.501/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[81]/D    1
CLK(R)->CLK(R)	15.885   12.501/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[96]/D    1
CLK(R)->CLK(R)	15.885   12.501/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[98]/D    1
CLK(R)->CLK(R)	15.885   12.501/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[78]/D    1
CLK(R)->CLK(R)	15.885   12.501/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[75]/D    1
CLK(R)->CLK(R)	15.885   12.502/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[70]/D    1
CLK(R)->CLK(R)	15.885   12.502/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[94]/D    1
CLK(R)->CLK(R)	15.885   12.502/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[103]/D    1
CLK(R)->CLK(R)	15.885   12.502/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[65]/D    1
CLK(R)->CLK(R)	15.884   12.502/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[60]/D    1
CLK(R)->CLK(R)	15.885   12.502/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[68]/D    1
CLK(R)->CLK(R)	15.922   12.503/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[69]/D    1
CLK(R)->CLK(R)	15.885   12.503/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[71]/D    1
CLK(R)->CLK(R)	15.885   12.503/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[102]/D    1
CLK(R)->CLK(R)	15.885   12.503/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[67]/D    1
CLK(R)->CLK(R)	15.885   12.503/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[63]/D    1
CLK(R)->CLK(R)	15.884   12.504/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[59]/D    1
CLK(R)->CLK(R)	15.924   12.504/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.884   12.504/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[89]/D    1
CLK(R)->CLK(R)	15.885   12.504/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[86]/D    1
CLK(R)->CLK(R)	15.885   12.505/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[101]/D    1
CLK(R)->CLK(R)	15.885   12.505/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[84]/D    1
CLK(R)->CLK(R)	15.885   12.505/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[99]/D    1
CLK(R)->CLK(R)	15.885   12.505/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[87]/D    1
CLK(R)->CLK(R)	15.922   12.505/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[70]/D    1
CLK(R)->CLK(R)	15.885   12.505/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[88]/D    1
CLK(R)->CLK(R)	15.885   12.505/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[91]/D    1
CLK(R)->CLK(R)	15.840   */12.506        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.506/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[72]/D    1
CLK(R)->CLK(R)	15.885   12.507/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[62]/D    1
CLK(R)->CLK(R)	15.885   12.507/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[85]/D    1
CLK(R)->CLK(R)	15.922   12.508/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[68]/D    1
CLK(R)->CLK(R)	15.921   12.508/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[55]/D    1
CLK(R)->CLK(R)	15.885   12.509/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[90]/D    1
CLK(R)->CLK(R)	15.922   12.509/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[62]/D    1
CLK(R)->CLK(R)	15.885   12.509/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[58]/D    1
CLK(R)->CLK(R)	15.922   12.509/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[58]/D    1
CLK(R)->CLK(R)	15.922   12.510/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[67]/D    1
CLK(R)->CLK(R)	15.924   12.510/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.510/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[59]/D    1
CLK(R)->CLK(R)	15.924   12.510/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.885   12.510/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[61]/D    1
CLK(R)->CLK(R)	15.921   12.510/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[102]/D    1
CLK(R)->CLK(R)	15.921   12.511/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.511/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[73]/D    1
CLK(R)->CLK(R)	15.921   12.511/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.511/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[105]/D    1
CLK(R)->CLK(R)	15.922   12.511/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[60]/D    1
CLK(R)->CLK(R)	15.922   12.512/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[74]/D    1
CLK(R)->CLK(R)	15.922   12.512/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[96]/D    1
CLK(R)->CLK(R)	15.922   12.512/*        0.078/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[95]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[98]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[99]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[101]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[97]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[83]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[84]/D    1
CLK(R)->CLK(R)	15.922   12.513/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[103]/D    1
CLK(R)->CLK(R)	15.800   */12.513        */0.200         my_fpu_double/i_fpu_mul/product_6_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.514/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[88]/D    1
CLK(R)->CLK(R)	15.922   12.514/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[104]/D    1
CLK(R)->CLK(R)	15.922   12.515/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[90]/D    1
CLK(R)->CLK(R)	15.920   12.515/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[57]/D    1
CLK(R)->CLK(R)	15.922   12.515/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.515/*        0.078/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.515/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[91]/D    1
CLK(R)->CLK(R)	15.922   12.515/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[85]/D    1
CLK(R)->CLK(R)	15.922   12.516/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[87]/D    1
CLK(R)->CLK(R)	15.922   12.516/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[86]/D    1
CLK(R)->CLK(R)	15.922   12.516/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[92]/D    1
CLK(R)->CLK(R)	15.921   12.516/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[63]/D    1
CLK(R)->CLK(R)	15.922   12.517/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[94]/D    1
CLK(R)->CLK(R)	15.922   12.517/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[93]/D    1
CLK(R)->CLK(R)	15.922   12.517/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[82]/D    1
CLK(R)->CLK(R)	15.922   12.518/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[89]/D    1
CLK(R)->CLK(R)	15.922   12.518/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[75]/D    1
CLK(R)->CLK(R)	15.921   12.518/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[61]/D    1
CLK(R)->CLK(R)	15.922   12.519/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[76]/D    1
CLK(R)->CLK(R)	15.922   12.519/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[81]/D    1
CLK(R)->CLK(R)	15.922   12.519/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[77]/D    1
CLK(R)->CLK(R)	15.922   12.520/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[80]/D    1
CLK(R)->CLK(R)	15.922   12.521/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[78]/D    1
CLK(R)->CLK(R)	15.839   */12.522        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.522/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[79]/D    1
CLK(R)->CLK(R)	15.923   12.523/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[64]/D    1
CLK(R)->CLK(R)	15.839   */12.533        */0.161         my_fpu_double/i_fpu_sub/diff_reg[11]/D    1
CLK(R)->CLK(R)	15.923   12.541/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[35]/D    1
CLK(R)->CLK(R)	15.923   12.541/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[66]/D    1
CLK(R)->CLK(R)	15.926   12.544/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[39]/D    1
CLK(R)->CLK(R)	15.926   12.548/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.549/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.556/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */12.558        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.559        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */12.559        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.564/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[56]/D    1
CLK(R)->CLK(R)	15.818   */12.568        */0.182         my_fpu_double/i_fpu_exceptions/a_NaN_reg/D    1
CLK(R)->CLK(R)	15.890   12.571/*        0.110/*         my_fpu_double/i_fpu_mul/product_6_reg[105]/D    1
CLK(R)->CLK(R)	15.925   12.574/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.575/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[3]/D    1
CLK(R)->CLK(R)	15.925   12.575/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.575        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.576/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.577/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.577/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.579/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.579/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[18]/D    1
CLK(R)->CLK(R)	15.891   12.581/*        0.109/*         my_fpu_double/i_fpu_exceptions/NaN_input_reg/D    1
CLK(R)->CLK(R)	15.891   12.582/*        0.109/*         my_fpu_double/i_fpu_exceptions/SNaN_input_reg/D    1
CLK(R)->CLK(R)	15.891   12.583/*        0.109/*         my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/D    1
CLK(R)->CLK(R)	15.891   12.583/*        0.109/*         my_fpu_double/i_fpu_exceptions/except_trigger_reg/D    1
CLK(R)->CLK(R)	15.818   */12.583        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[13]/D    1
CLK(R)->CLK(R)	15.920   12.583/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[20]/D    1
CLK(R)->CLK(R)	15.818   */12.584        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[16]/D    1
CLK(R)->CLK(R)	15.818   */12.584        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[12]/D    1
CLK(R)->CLK(R)	15.891   12.584/*        0.109/*         my_fpu_double/i_fpu_exceptions/underflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.921   12.584/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[51]/D    1
CLK(R)->CLK(R)	15.818   */12.584        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[14]/D    1
CLK(R)->CLK(R)	15.891   12.586/*        0.109/*         my_fpu_double/i_fpu_exceptions/addsub_inf_invalid_reg/D    1
CLK(R)->CLK(R)	15.891   12.587/*        0.109/*         my_fpu_double/i_fpu_exceptions/out_inf_trigger_reg/D    1
CLK(R)->CLK(R)	15.818   */12.587        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[15]/D    1
CLK(R)->CLK(R)	15.818   */12.588        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[1]/D    1
CLK(R)->CLK(R)	15.818   */12.588        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[0]/D    1
CLK(R)->CLK(R)	15.818   */12.591        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.592/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[50]/D    1
CLK(R)->CLK(R)	15.924   12.593/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[42]/D    1
CLK(R)->CLK(R)	15.888   12.593/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[63]/D    1
CLK(R)->CLK(R)	15.818   */12.594        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[3]/D    1
CLK(R)->CLK(R)	15.886   12.595/*        0.114/*         my_fpu_double/i_fpu_sub/diff_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.595/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[53]/D    1
CLK(R)->CLK(R)	15.818   */12.596        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[37]/D    1
CLK(R)->CLK(R)	15.889   12.598/*        0.111/*         my_fpu_double/i_fpu_exceptions/addsub_inf_reg/D    1
CLK(R)->CLK(R)	15.925   12.599/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.601/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */12.603        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.605/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[47]/D    1
CLK(R)->CLK(R)	15.925   12.606/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[44]/D    1
CLK(R)->CLK(R)	15.899   12.606/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[11]/D    1
CLK(R)->CLK(R)	15.897   12.608/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.610/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[46]/D    1
CLK(R)->CLK(R)	15.897   12.614/*        0.103/*         my_fpu_double/i_fpu_round/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.923   12.614/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[52]/D    1
CLK(R)->CLK(R)	15.898   12.615/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.615/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[45]/D    1
CLK(R)->CLK(R)	15.897   12.617/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[10]/D    1
CLK(R)->CLK(R)	15.898   12.618/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.897   12.619/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[53]/D    1
CLK(R)->CLK(R)	15.897   12.620/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[9]/D    1
CLK(R)->CLK(R)	15.898   12.620/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.898   12.620/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[32]/D    1
CLK(R)->CLK(R)	15.898   12.621/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.898   12.621/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.898   12.621/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.898   12.621/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.816   */12.621        */0.184         my_fpu_double/i_fpu_mul/product_6_reg[24]/D    1
CLK(R)->CLK(R)	15.816   */12.621        */0.184         my_fpu_double/i_fpu_mul/product_6_reg[22]/D    1
CLK(R)->CLK(R)	15.816   */12.621        */0.184         my_fpu_double/i_fpu_mul/product_6_reg[23]/D    1
CLK(R)->CLK(R)	15.898   12.622/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.814   */12.622        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[18]/D    1
CLK(R)->CLK(R)	15.816   */12.623        */0.184         my_fpu_double/i_fpu_mul/product_6_reg[25]/D    1
CLK(R)->CLK(R)	15.813   */12.623        */0.187         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[47]/D    1
CLK(R)->CLK(R)	15.898   12.623/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.899   12.623/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.814   */12.624        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[19]/D    1
CLK(R)->CLK(R)	15.899   12.624/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[51]/D    1
CLK(R)->CLK(R)	15.899   12.624/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[33]/D    1
CLK(R)->CLK(R)	15.898   12.624/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.814   */12.624        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[46]/D    1
CLK(R)->CLK(R)	15.814   */12.625        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[11]/D    1
CLK(R)->CLK(R)	15.814   */12.625        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[17]/D    1
CLK(R)->CLK(R)	15.898   12.625/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[43]/D    1
CLK(R)->CLK(R)	15.899   12.626/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[7]/D    1
CLK(R)->CLK(R)	15.814   */12.626        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[45]/D    1
CLK(R)->CLK(R)	15.810   */12.626        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[33]/D    1
CLK(R)->CLK(R)	15.814   */12.626        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.626/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.901   12.627/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[42]/D    1
CLK(R)->CLK(R)	15.899   12.628/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[52]/D    1
CLK(R)->CLK(R)	15.898   12.628/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[44]/D    1
CLK(R)->CLK(R)	15.920   12.628/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.810   */12.628        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[35]/D    1
CLK(R)->CLK(R)	15.920   12.628/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[5]/D    1
CLK(R)->CLK(R)	15.900   12.628/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[34]/D    1
CLK(R)->CLK(R)	15.810   */12.628        */0.190         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[34]/D    1
CLK(R)->CLK(R)	15.920   12.629/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.629/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.920   12.630/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.901   12.630/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.630/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.630/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.631/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.631/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.631/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.631/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.898   12.631/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.631/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.632/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.632/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.632/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.632/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.632/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.632/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.632/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.633/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.633/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.633/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.897   12.633/*        0.103/*         my_fpu_double/i_fpu_round/sum_final_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.633/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.633/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.633/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.633/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.633/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.901   12.634/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.634/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.920   12.634/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.634/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.634/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.635/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.901   12.635/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.635/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.635/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.635/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[18]/D    1
CLK(R)->CLK(R)	15.925   12.635/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.635/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.635/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.636/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.636/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.636/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.636/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.637/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.637/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.637/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.637/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[11]/D    1
CLK(R)->CLK(R)	15.898   12.637/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[25]/D    1
CLK(R)->CLK(R)	15.901   12.637/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[49]/D    1
CLK(R)->CLK(R)	15.898   12.637/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.637/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.637/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.637/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.638/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.638/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.638/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.638/*        0.079/*         my_fpu_double/i_fpu_add/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.639/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.639/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.639/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.898   12.639/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.639/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.639/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.639/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[3]/D    1
CLK(R)->CLK(R)	15.899   12.640/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.640/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.640/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[2]/D    1
CLK(R)->CLK(R)	15.898   12.640/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[29]/D    1
CLK(R)->CLK(R)	15.886   12.640/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.925   12.641/*        0.075/*         my_fpu_double/i_fpu_mul/mul_a_reg[5]/D    1
CLK(R)->CLK(R)	15.898   12.641/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.641/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[7]/D    1
CLK(R)->CLK(R)	15.925   12.641/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[23]/D    1
CLK(R)->CLK(R)	15.898   12.642/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.642/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.642/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.642/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.904   12.642/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.642/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.643/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.643/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[21]/D    1
CLK(R)->CLK(R)	15.898   12.644/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[28]/D    1
CLK(R)->CLK(R)	15.899   12.645/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[22]/D    1
CLK(R)->CLK(R)	15.899   12.646/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[26]/D    1
CLK(R)->CLK(R)	15.887   12.646/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.887   12.646/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.905   12.646/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[5]/D    1
CLK(R)->CLK(R)	15.887   12.646/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.904   12.647/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[36]/D    1
CLK(R)->CLK(R)	15.831   */12.647        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.648/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.887   12.648/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.887   12.648/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.887   12.648/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.888   12.648/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.649/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.649/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.649/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.920   12.649/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_4_reg[10]/D    1
CLK(R)->CLK(R)	15.888   12.649/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.649/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[8]/D    1
CLK(R)->CLK(R)	15.831   */12.649        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.905   12.650/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[37]/D    1
CLK(R)->CLK(R)	15.887   12.650/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.650/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.650/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.888   12.650/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.888   12.651/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.651/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[5]/D    1
CLK(R)->CLK(R)	15.888   12.651/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.888   12.651/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.651/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[6]/D    1
CLK(R)->CLK(R)	15.888   12.651/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.651/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[1]/D    1
CLK(R)->CLK(R)	15.831   */12.651        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.651/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */12.651        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.652/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.652/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[7]/D    1
CLK(R)->CLK(R)	15.889   12.652/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.652/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[9]/D    1
CLK(R)->CLK(R)	15.888   12.652/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.888   12.652/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.888   12.652/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.652/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.652/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.831   */12.652        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[37]/D    1
CLK(R)->CLK(R)	15.888   12.653/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.887   12.653/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.887   12.653/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.889   12.653/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.888   12.653/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.888   12.653/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.889   12.654/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.887   12.654/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.831   */12.655        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[38]/D    1
CLK(R)->CLK(R)	15.886   12.655/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */12.656        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[9]/D    1
CLK(R)->CLK(R)	15.887   12.656/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.900   12.656/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[12]/D    1
CLK(R)->CLK(R)	15.831   */12.656        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */12.657        */0.161         my_fpu_double/i_fpu_mul/product_4_reg[105]/D    1
CLK(R)->CLK(R)	15.898   12.657/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[47]/D    1
CLK(R)->CLK(R)	15.831   */12.657        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[11]/D    1
CLK(R)->CLK(R)	15.888   12.658/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.906   12.658/*        0.094/*         my_fpu_double/i_fpu_round/sum_final_reg[6]/D    1
CLK(R)->CLK(R)	15.889   12.658/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */12.658        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[9]/D    1
CLK(R)->CLK(R)	15.905   12.658/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[39]/D    1
CLK(R)->CLK(R)	15.832   */12.658        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[35]/D    1
CLK(R)->CLK(R)	15.905   12.659/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[35]/D    1
CLK(R)->CLK(R)	15.891   12.660/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.888   12.660/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.890   12.660/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[8]/D    1
CLK(R)->CLK(R)	15.887   12.660/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.832   */12.661        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[36]/D    1
CLK(R)->CLK(R)	15.888   12.661/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.887   12.661/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.889   12.661/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.832   */12.661        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[34]/D    1
CLK(R)->CLK(R)	15.888   12.661/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.891   12.661/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[10]/D    1
CLK(R)->CLK(R)	15.890   12.661/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[52]/D    1
CLK(R)->CLK(R)	15.901   12.662/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[18]/D    1
CLK(R)->CLK(R)	15.899   12.662/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[15]/D    1
CLK(R)->CLK(R)	15.899   12.662/*        0.101/*         my_fpu_double/i_fpu_sub/sign_reg/D    1
CLK(R)->CLK(R)	15.900   12.663/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[14]/D    1
CLK(R)->CLK(R)	15.832   */12.663        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[39]/D    1
CLK(R)->CLK(R)	15.832   */12.663        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[41]/D    1
CLK(R)->CLK(R)	15.890   12.664/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[2]/D    1
CLK(R)->CLK(R)	15.901   12.664/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[16]/D    1
CLK(R)->CLK(R)	15.832   */12.664        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[6]/D    1
CLK(R)->CLK(R)	15.899   12.664/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[21]/D    1
CLK(R)->CLK(R)	15.832   */12.665        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[5]/D    1
CLK(R)->CLK(R)	15.891   12.665/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[3]/D    1
CLK(R)->CLK(R)	15.832   */12.665        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[8]/D    1
CLK(R)->CLK(R)	15.899   12.665/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[20]/D    1
CLK(R)->CLK(R)	15.900   12.665/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[13]/D    1
CLK(R)->CLK(R)	15.906   12.665/*        0.094/*         my_fpu_double/i_fpu_round/sum_final_reg[4]/D    1
CLK(R)->CLK(R)	15.832   */12.665        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[7]/D    1
CLK(R)->CLK(R)	15.891   12.665/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[6]/D    1
CLK(R)->CLK(R)	15.832   */12.665        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[49]/D    1
CLK(R)->CLK(R)	15.901   12.665/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[17]/D    1
CLK(R)->CLK(R)	15.889   12.666/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.906   12.666/*        0.094/*         my_fpu_double/i_fpu_round/sum_final_reg[3]/D    1
CLK(R)->CLK(R)	15.901   12.666/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[48]/D    1
CLK(R)->CLK(R)	15.891   12.666/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[53]/D    1
CLK(R)->CLK(R)	15.832   */12.667        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[50]/D    1
CLK(R)->CLK(R)	15.891   12.668/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[9]/D    1
CLK(R)->CLK(R)	15.888   12.668/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.889   12.668/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.901   12.668/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[19]/D    1
CLK(R)->CLK(R)	15.892   12.668/*        0.108/*         my_fpu_double/i_fpu_sub/minuend_reg[7]/D    1
CLK(R)->CLK(R)	15.809   */12.668        */0.191         my_fpu_double/i_fpu_mul/product_reg[3]/D    1
CLK(R)->CLK(R)	15.832   */12.669        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[52]/D    1
CLK(R)->CLK(R)	15.809   */12.670        */0.191         my_fpu_double/i_fpu_mul/product_reg[4]/D    1
CLK(R)->CLK(R)	15.809   */12.670        */0.191         my_fpu_double/i_fpu_mul/product_reg[6]/D    1
CLK(R)->CLK(R)	15.809   */12.670        */0.191         my_fpu_double/i_fpu_mul/product_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */12.670        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[53]/D    1
CLK(R)->CLK(R)	15.832   */12.670        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[42]/D    1
CLK(R)->CLK(R)	15.809   */12.670        */0.191         my_fpu_double/i_fpu_mul/product_reg[2]/D    1
CLK(R)->CLK(R)	15.809   */12.671        */0.191         my_fpu_double/i_fpu_mul/product_reg[8]/D    1
CLK(R)->CLK(R)	15.809   */12.671        */0.191         my_fpu_double/i_fpu_mul/product_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */12.671        */0.191         my_fpu_double/i_fpu_mul/product_reg[7]/D    1
CLK(R)->CLK(R)	15.809   */12.671        */0.191         my_fpu_double/i_fpu_mul/product_reg[0]/D    1
CLK(R)->CLK(R)	15.832   */12.672        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[51]/D    1
CLK(R)->CLK(R)	15.831   */12.672        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[43]/D    1
CLK(R)->CLK(R)	15.809   */12.672        */0.191         my_fpu_double/i_fpu_mul/product_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.672        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[5]/D    1
CLK(R)->CLK(R)	15.906   12.673/*        0.094/*         my_fpu_double/i_fpu_round/sum_final_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.673/*        0.076/*         my_fpu_double/i_fpu_mul/product_b_reg[1]/D    1
CLK(R)->CLK(R)	15.832   */12.674        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */12.674        */0.190         my_fpu_double/i_fpu_mul/product_reg[10]/D    1
CLK(R)->CLK(R)	15.831   */12.675        */0.169         my_fpu_double/i_fpu_round/exponent_final_2_reg[11]/D    1
CLK(R)->CLK(R)	15.831   */12.675        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[32]/D    1
CLK(R)->CLK(R)	15.832   */12.676        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.677        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[8]/D    1
CLK(R)->CLK(R)	15.889   12.678/*        0.111/*         my_fpu_double/i_fpu_sub/minuend_reg[54]/D    1
CLK(R)->CLK(R)	15.832   */12.682        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */12.682        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.683        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.689        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[9]/D    1
CLK(R)->CLK(R)	15.887   12.692/*        0.113/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.923   12.694/*        0.077/*         my_fpu_double/i_fpu_sub/diff_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.888   12.695/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.889   12.696/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.889   12.696/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */12.696        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[9]/D    1
CLK(R)->CLK(R)	15.889   12.697/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.889   12.697/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.889   12.698/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.889   12.698/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.889   12.698/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.889   12.698/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.889   12.698/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.890   12.698/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.889   12.699/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.890   12.699/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.889   12.699/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.888   12.699/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.889   12.699/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.890   12.700/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.890   12.700/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.890   12.701/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.890   12.701/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.889   12.701/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.890   12.701/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.890   12.701/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.890   12.702/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.889   12.702/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.702/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.702/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.703/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.890   12.703/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.888   12.703/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.889   12.703/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.888   12.704/*        0.112/*         my_fpu_double/i_fpu_sub/expa_et_expb_reg/D    1
CLK(R)->CLK(R)	15.889   12.705/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.890   12.706/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.890   12.706/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.889   12.706/*        0.111/*         my_fpu_double/i_fpu_sub/expa_gt_expb_reg/D    1
CLK(R)->CLK(R)	15.889   12.707/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.889   12.707/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.889   12.707/*        0.111/*         my_fpu_double/i_fpu_sub/mana_gtet_manb_reg/D    1
CLK(R)->CLK(R)	15.840   */12.707        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[4]/D    1
CLK(R)->CLK(R)	15.919   12.707/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[1]/D    1
CLK(R)->CLK(R)	15.920   12.708/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[6]/D    1
CLK(R)->CLK(R)	15.889   12.708/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.708/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.708/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.920   12.710/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[9]/D    1
CLK(R)->CLK(R)	15.889   12.710/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.710/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[5]/D    1
CLK(R)->CLK(R)	15.920   12.711/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.711/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[4]/D    1
CLK(R)->CLK(R)	15.892   12.711/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.711/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[10]/D    1
CLK(R)->CLK(R)	15.920   12.712/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[0]/D    1
CLK(R)->CLK(R)	15.890   12.712/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.920   12.713/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.713/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.714/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.716        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.722/*        0.076/*         my_fpu_double/opb_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.924   12.723/*        0.076/*         my_fpu_double/opa_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.723/*        0.076/*         my_fpu_double/opa_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.924   12.724/*        0.076/*         my_fpu_double/opa_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.924   12.725/*        0.076/*         my_fpu_double/opa_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.924   12.725/*        0.076/*         my_fpu_double/opb_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.725/*        0.076/*         my_fpu_double/opb_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.725/*        0.076/*         my_fpu_double/opb_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.924   12.725/*        0.076/*         my_fpu_double/opb_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.924   12.725/*        0.076/*         my_fpu_double/opa_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.725/*        0.076/*         my_fpu_double/opb_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.726/*        0.076/*         my_fpu_double/opb_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.924   12.726/*        0.076/*         my_fpu_double/opb_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.924   12.726/*        0.076/*         my_fpu_double/opa_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.877   12.726/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[19]/D    1
CLK(R)->CLK(R)	15.924   12.727/*        0.076/*         my_fpu_double/opb_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.727/*        0.076/*         my_fpu_double/opb_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.727/*        0.076/*         my_fpu_double/opa_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.727/*        0.076/*         my_fpu_double/opa_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.727/*        0.076/*         my_fpu_double/opa_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.924   12.727/*        0.076/*         my_fpu_double/opb_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.727/*        0.076/*         my_fpu_double/opb_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.729/*        0.076/*         my_fpu_double/opa_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.729/*        0.076/*         my_fpu_double/opa_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */12.729        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.730/*        0.076/*         my_fpu_double/opa_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.730/*        0.076/*         my_fpu_double/opa_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.924   12.730/*        0.076/*         my_fpu_double/opb_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.924   12.730/*        0.076/*         my_fpu_double/opb_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.924   12.731/*        0.076/*         my_fpu_double/opb_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.875   12.731/*        0.125/*         my_fpu_double/i_fpu_sub/diff_2_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */12.731        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.732/*        0.076/*         my_fpu_double/opa_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.924   12.732/*        0.076/*         my_fpu_double/opb_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.924   12.732/*        0.076/*         my_fpu_double/opb_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.924   12.732/*        0.076/*         my_fpu_double/opa_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.924   12.732/*        0.076/*         my_fpu_double/opa_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.732/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[103]/D    1
CLK(R)->CLK(R)	15.924   12.733/*        0.076/*         my_fpu_double/opa_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.924   12.733/*        0.076/*         my_fpu_double/opb_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.924   12.733/*        0.076/*         my_fpu_double/opa_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.924   12.733/*        0.076/*         my_fpu_double/opb_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.924   12.734/*        0.076/*         my_fpu_double/opb_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.924   12.734/*        0.076/*         my_fpu_double/opa_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.924   12.734/*        0.076/*         my_fpu_double/opa_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.734/*        0.076/*         my_fpu_double/opa_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.924   12.735/*        0.076/*         my_fpu_double/opb_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.735/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[101]/D    1
CLK(R)->CLK(R)	15.876   12.735/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[41]/D    1
CLK(R)->CLK(R)	15.924   12.735/*        0.076/*         my_fpu_double/opa_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.876   12.735/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[43]/D    1
CLK(R)->CLK(R)	15.924   12.735/*        0.076/*         my_fpu_double/opb_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.924   12.735/*        0.076/*         my_fpu_double/opa_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.924   12.736/*        0.076/*         my_fpu_double/opa_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.876   12.736/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[53]/D    1
CLK(R)->CLK(R)	15.924   12.736/*        0.076/*         my_fpu_double/opa_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.924   12.737/*        0.076/*         my_fpu_double/opb_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.875   12.737/*        0.125/*         my_fpu_double/i_fpu_sub/diff_2_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.737/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[38]/D    1
CLK(R)->CLK(R)	15.876   12.737/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.738/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[102]/D    1
CLK(R)->CLK(R)	15.876   12.739/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.739/*        0.076/*         my_fpu_double/opb_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.876   12.739/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[44]/D    1
CLK(R)->CLK(R)	15.924   12.739/*        0.076/*         my_fpu_double/opa_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.877   12.740/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.740/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[73]/D    1
CLK(R)->CLK(R)	15.876   12.740/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[37]/D    1
CLK(R)->CLK(R)	15.876   12.740/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[34]/D    1
CLK(R)->CLK(R)	15.877   12.740/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[42]/D    1
CLK(R)->CLK(R)	15.924   12.740/*        0.076/*         my_fpu_double/opb_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.877   12.740/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[36]/D    1
CLK(R)->CLK(R)	15.877   12.741/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[28]/D    1
CLK(R)->CLK(R)	15.877   12.741/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[46]/D    1
CLK(R)->CLK(R)	15.876   12.741/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[4]/D    1
CLK(R)->CLK(R)	15.924   12.741/*        0.076/*         my_fpu_double/opa_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.924   12.741/*        0.076/*         my_fpu_double/opa_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.924   12.741/*        0.076/*         my_fpu_double/opb_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.877   12.741/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[29]/D    1
CLK(R)->CLK(R)	15.924   12.742/*        0.076/*         my_fpu_double/opb_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.877   12.742/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.742/*        0.076/*         my_fpu_double/opa_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.877   12.742/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[35]/D    1
CLK(R)->CLK(R)	15.877   12.742/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[24]/D    1
CLK(R)->CLK(R)	15.877   12.742/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[47]/D    1
CLK(R)->CLK(R)	15.876   12.742/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[49]/D    1
CLK(R)->CLK(R)	15.924   12.743/*        0.076/*         my_fpu_double/opb_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.877   12.743/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.743/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[11]/D    1
CLK(R)->CLK(R)	15.877   12.743/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[40]/D    1
CLK(R)->CLK(R)	15.877   12.744/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.744/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.744/*        0.076/*         my_fpu_double/opa_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.744/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[25]/D    1
CLK(R)->CLK(R)	15.877   12.744/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.745/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[26]/D    1
CLK(R)->CLK(R)	15.877   12.745/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[32]/D    1
CLK(R)->CLK(R)	15.877   12.745/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[27]/D    1
CLK(R)->CLK(R)	15.877   12.745/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[31]/D    1
CLK(R)->CLK(R)	15.877   12.745/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.745/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.745/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[72]/D    1
CLK(R)->CLK(R)	15.877   12.745/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[52]/D    1
CLK(R)->CLK(R)	15.924   12.745/*        0.076/*         my_fpu_double/opa_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.877   12.746/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.746/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.746/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[8]/D    1
CLK(R)->CLK(R)	15.876   12.746/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.746/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[14]/D    1
CLK(R)->CLK(R)	15.877   12.746/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[48]/D    1
CLK(R)->CLK(R)	15.877   12.747/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[13]/D    1
CLK(R)->CLK(R)	15.877   12.747/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[12]/D    1
CLK(R)->CLK(R)	15.877   12.747/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[51]/D    1
CLK(R)->CLK(R)	15.877   12.747/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[15]/D    1
CLK(R)->CLK(R)	15.924   12.747/*        0.076/*         my_fpu_double/opb_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.877   12.747/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.748/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[71]/D    1
CLK(R)->CLK(R)	15.877   12.748/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[20]/D    1
CLK(R)->CLK(R)	15.877   12.749/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[21]/D    1
CLK(R)->CLK(R)	15.924   12.749/*        0.076/*         my_fpu_double/opb_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.749/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[22]/D    1
CLK(R)->CLK(R)	15.877   12.750/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[17]/D    1
CLK(R)->CLK(R)	15.922   12.751/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.751/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[96]/D    1
CLK(R)->CLK(R)	15.924   12.751/*        0.076/*         my_fpu_double/opb_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.924   12.751/*        0.076/*         my_fpu_double/opa_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.924   12.752/*        0.076/*         my_fpu_double/opb_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.752/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[18]/D    1
CLK(R)->CLK(R)	15.923   12.753/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[85]/D    1
CLK(R)->CLK(R)	15.877   12.754/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[19]/D    1
CLK(R)->CLK(R)	15.924   12.758/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[87]/D    1
CLK(R)->CLK(R)	15.922   12.758/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[84]/D    1
CLK(R)->CLK(R)	15.894   12.759/*        0.106/*         my_fpu_double/i_fpu_add/denorm_to_norm_reg/D    1
CLK(R)->CLK(R)	15.922   12.759/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[95]/D    1
CLK(R)->CLK(R)	15.924   12.759/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[91]/D    1
CLK(R)->CLK(R)	15.923   12.763/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[90]/D    1
CLK(R)->CLK(R)	15.922   12.763/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[93]/D    1
CLK(R)->CLK(R)	15.923   12.764/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[86]/D    1
CLK(R)->CLK(R)	15.840   */12.769        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.769/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[97]/D    1
CLK(R)->CLK(R)	15.922   12.771/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[70]/D    1
CLK(R)->CLK(R)	15.922   12.778/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[104]/D    1
CLK(R)->CLK(R)	15.924   12.779/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[88]/D    1
CLK(R)->CLK(R)	15.924   12.782/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.782/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[77]/D    1
CLK(R)->CLK(R)	15.922   12.783/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[68]/D    1
CLK(R)->CLK(R)	15.922   12.785/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[76]/D    1
CLK(R)->CLK(R)	15.922   12.786/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[79]/D    1
CLK(R)->CLK(R)	15.924   12.787/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[89]/D    1
CLK(R)->CLK(R)	15.922   12.788/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[65]/D    1
CLK(R)->CLK(R)	15.923   12.789/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[94]/D    1
CLK(R)->CLK(R)	15.922   12.789/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[64]/D    1
CLK(R)->CLK(R)	15.922   12.791/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[82]/D    1
CLK(R)->CLK(R)	15.923   12.793/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[92]/D    1
CLK(R)->CLK(R)	15.922   12.795/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[81]/D    1
CLK(R)->CLK(R)	15.922   12.795/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[80]/D    1
CLK(R)->CLK(R)	15.886   12.796/*        0.114/*         my_fpu_double/i_fpu_sub/diff_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.800/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[78]/D    1
CLK(R)->CLK(R)	15.922   12.803/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[74]/D    1
CLK(R)->CLK(R)	15.924   12.807/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[69]/D    1
CLK(R)->CLK(R)	15.924   12.808/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[66]/D    1
CLK(R)->CLK(R)	15.923   12.808/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[75]/D    1
CLK(R)->CLK(R)	15.922   12.809/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[98]/D    1
CLK(R)->CLK(R)	15.922   12.809/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[83]/D    1
CLK(R)->CLK(R)	15.839   */12.814        */0.161         my_fpu_double/i_fpu_sub/diff_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.814/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[99]/D    1
CLK(R)->CLK(R)	15.922   12.814/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.822/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[67]/D    1
CLK(R)->CLK(R)	15.876   12.835/*        0.124/*         my_fpu_double/i_fpu_sub/diff_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.835        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[7]/D    1
CLK(R)->CLK(R)	15.920   12.840/*        0.080/*         my_fpu_double/i_fpu_add/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.842/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.845/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.845/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.845/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.845/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.845/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[54]/D    1
CLK(R)->CLK(R)	15.922   12.846/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.846/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.847/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.847/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.847/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.847/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.847/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.848/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.848/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.848/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[55]/D    1
CLK(R)->CLK(R)	15.922   12.848/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.848/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.848/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.848/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.848/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.848/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.849/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[36]/D    1
CLK(R)->CLK(R)	15.924   12.849/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.849/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.924   12.849/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.849/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.849/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.850/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.850/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.850/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.850/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[42]/D    1
CLK(R)->CLK(R)	15.922   12.850/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.850/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[45]/D    1
CLK(R)->CLK(R)	15.923   12.850/*        0.077/*         my_fpu_double/i_fpu_add/small_add_reg[39]/D    1
CLK(R)->CLK(R)	15.923   12.851/*        0.077/*         my_fpu_double/i_fpu_add/small_add_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.851/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.851/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.852/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.923   12.853/*        0.077/*         my_fpu_double/i_fpu_add/small_add_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.853/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.853/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[41]/D    1
CLK(R)->CLK(R)	15.922   12.854/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.886   12.858/*        0.114/*         my_fpu_double/i_fpu_sub/diff_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.872        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[2]/D    1
CLK(R)->CLK(R)	15.885   12.875/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[52]/D    1
CLK(R)->CLK(R)	15.886   12.878/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */12.878        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[3]/D    1
CLK(R)->CLK(R)	15.886   12.880/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[55]/D    1
CLK(R)->CLK(R)	15.886   12.880/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[56]/D    1
CLK(R)->CLK(R)	15.886   12.880/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[57]/D    1
CLK(R)->CLK(R)	15.840   */12.880        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.881        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[4]/D    1
CLK(R)->CLK(R)	15.886   12.881/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */12.881        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.882        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.882        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.883        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.886        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.887        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */12.888        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.889        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[102]/D    1
CLK(R)->CLK(R)	15.839   */12.890        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */12.893        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */12.897        */0.161         my_fpu_double/i_fpu_mul/product_3_reg[104]/D    1
CLK(R)->CLK(R)	15.840   */12.898        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.899        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[103]/D    1
CLK(R)->CLK(R)	15.840   */12.900        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.901        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[11]/D    1
CLK(R)->CLK(R)	15.905   12.901/*        0.095/*         my_fpu_double/i_fpu_sub/diffshift_et_55_reg/D    1
CLK(R)->CLK(R)	15.840   */12.902        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.903        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.903        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.908        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[105]/D    1
CLK(R)->CLK(R)	15.810   */12.912        */0.190         my_fpu_double/i_fpu_add/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.840   */12.931        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[2]/D    1
CLK(R)->CLK(R)	15.923   12.934/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[62]/D    1
CLK(R)->CLK(R)	15.839   */12.938        */0.161         my_fpu_double/i_fpu_mul/exponent_3_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.939        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.943        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.946        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.950        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.970        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.971        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.972        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.973        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.977        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[1]/D    1
CLK(R)->CLK(R)	15.890   12.980/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.988/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.989/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.989/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_3_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.989/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.990/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.990/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.990/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.991/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.991/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.992/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.992/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.993/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.993/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_gt_expoffset_reg/D    1
CLK(R)->CLK(R)	15.928   12.999/*        0.072/*         my_fpu_double/i_fpu_mul/mul_a_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */13.005        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   13.009/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.011/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[6]/D    1
CLK(R)->CLK(R)	15.920   13.012/*        0.080/*         my_fpu_double/i_fpu_mul/exponent_under_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.014/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.017/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.019/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_under_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.019/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[0]/D    1
CLK(R)->CLK(R)	15.925   13.021/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[50]/D    1
CLK(R)->CLK(R)	15.921   13.022/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.023/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.023/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.025/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.030/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_under_reg[0]/D    1
CLK(R)->CLK(R)	15.925   13.044/*        0.075/*         my_fpu_double/i_fpu_add/large_norm_small_denorm_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */13.046        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.046/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[71]/D    1
CLK(R)->CLK(R)	15.840   */13.046        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[8]/D    1
CLK(R)->CLK(R)	15.905   13.047/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.049/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[82]/D    1
CLK(R)->CLK(R)	15.906   13.050/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.050/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[72]/D    1
CLK(R)->CLK(R)	15.922   13.051/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[84]/D    1
CLK(R)->CLK(R)	15.906   13.051/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.051/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[73]/D    1
CLK(R)->CLK(R)	15.922   13.051/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[95]/D    1
CLK(R)->CLK(R)	15.906   13.051/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.922   13.052/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[100]/D    1
CLK(R)->CLK(R)	15.922   13.052/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[76]/D    1
CLK(R)->CLK(R)	15.922   13.053/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[96]/D    1
CLK(R)->CLK(R)	15.922   13.053/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[77]/D    1
CLK(R)->CLK(R)	15.922   13.054/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[75]/D    1
CLK(R)->CLK(R)	15.905   13.054/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.906   13.054/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.922   13.054/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[83]/D    1
CLK(R)->CLK(R)	15.906   13.054/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.055/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[97]/D    1
CLK(R)->CLK(R)	15.922   13.055/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[98]/D    1
CLK(R)->CLK(R)	15.922   13.056/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[74]/D    1
CLK(R)->CLK(R)	15.922   13.056/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[99]/D    1
CLK(R)->CLK(R)	15.905   13.056/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[70]/D    1
CLK(R)->CLK(R)	15.906   13.056/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.922   13.057/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[68]/D    1
CLK(R)->CLK(R)	15.922   13.057/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[67]/D    1
CLK(R)->CLK(R)	15.922   13.058/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[101]/D    1
CLK(R)->CLK(R)	15.906   13.059/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.922   13.060/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[64]/D    1
CLK(R)->CLK(R)	15.906   13.061/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.891   13.062/*        0.109/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.893   13.063/*        0.107/*         my_fpu_double/i_fpu_sub/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.893   13.065/*        0.107/*         my_fpu_double/i_fpu_sub/a_gtet_b_reg/D    1
CLK(R)->CLK(R)	15.889   13.066/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.893   13.067/*        0.107/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.893   13.067/*        0.107/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.891   13.072/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.891   13.073/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.891   13.073/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.891   13.073/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.892   13.074/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.891   13.074/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.892   13.075/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.892   13.075/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */13.076        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[0]/D    1
CLK(R)->CLK(R)	15.892   13.076/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.892   13.076/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.890   13.077/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.892   13.077/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.892   13.077/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.892   13.078/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.892   13.078/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.922   13.078/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[79]/D    1
CLK(R)->CLK(R)	15.891   13.079/*        0.109/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.920   13.079/*        0.080/*         my_fpu_double/i_fpu_mul/mul_b_reg[32]/D    1
CLK(R)->CLK(R)	15.892   13.079/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.893   13.080/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.892   13.080/*        0.108/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */13.081        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */13.082        */0.161         my_fpu_double/i_fpu_sub/diff_reg[9]/D    1
CLK(R)->CLK(R)	15.891   13.084/*        0.109/*         my_fpu_double/i_fpu_sub/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.923   13.084/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[80]/D    1
CLK(R)->CLK(R)	15.922   13.085/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[33]/D    1
CLK(R)->CLK(R)	15.922   13.085/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[49]/D    1
CLK(R)->CLK(R)	15.892   13.086/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.892   13.086/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.922   13.087/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[45]/D    1
CLK(R)->CLK(R)	15.922   13.087/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[50]/D    1
CLK(R)->CLK(R)	15.923   13.088/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[78]/D    1
CLK(R)->CLK(R)	15.922   13.088/*        0.078/*         my_fpu_double/i_fpu_mul/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.088/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[46]/D    1
CLK(R)->CLK(R)	15.893   13.089/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.922   13.089/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[35]/D    1
CLK(R)->CLK(R)	15.923   13.089/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[40]/D    1
CLK(R)->CLK(R)	15.893   13.089/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.893   13.089/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.926   13.089/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[38]/D    1
CLK(R)->CLK(R)	15.926   13.089/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[46]/D    1
CLK(R)->CLK(R)	15.893   13.089/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.090/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[34]/D    1
CLK(R)->CLK(R)	15.893   13.090/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.893   13.090/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.090/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[51]/D    1
CLK(R)->CLK(R)	15.893   13.090/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.091/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[43]/D    1
CLK(R)->CLK(R)	15.894   13.091/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.092/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[47]/D    1
CLK(R)->CLK(R)	15.894   13.092/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.926   13.094/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[48]/D    1
CLK(R)->CLK(R)	15.926   13.094/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[51]/D    1
CLK(R)->CLK(R)	15.921   13.094/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[35]/D    1
CLK(R)->CLK(R)	15.923   13.094/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.095/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.095/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.096/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.096/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[42]/D    1
CLK(R)->CLK(R)	15.926   13.096/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[49]/D    1
CLK(R)->CLK(R)	15.920   13.096/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[36]/D    1
CLK(R)->CLK(R)	15.924   13.097/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.097/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.099/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.099/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[60]/D    1
CLK(R)->CLK(R)	15.923   13.100/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[28]/D    1
CLK(R)->CLK(R)	15.921   13.100/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[50]/D    1
CLK(R)->CLK(R)	15.921   13.100/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.100/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.101/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[38]/D    1
CLK(R)->CLK(R)	15.921   13.101/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[4]/D    1
CLK(R)->CLK(R)	15.922   13.101/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[81]/D    1
CLK(R)->CLK(R)	15.923   13.101/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.102/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[66]/D    1
CLK(R)->CLK(R)	15.921   13.102/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.102/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.103/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.921   13.103/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.103/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.103/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[7]/D    1
CLK(R)->CLK(R)	15.921   13.103/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[43]/D    1
CLK(R)->CLK(R)	15.921   13.104/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.104/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[34]/D    1
CLK(R)->CLK(R)	15.921   13.104/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.104/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[48]/D    1
CLK(R)->CLK(R)	15.921   13.105/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[45]/D    1
CLK(R)->CLK(R)	15.923   13.105/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.105/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.105/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.105/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.105/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.105/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.105/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.105/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.927   13.106/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.106/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.107/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.921   13.107/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.107/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.923   13.107/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.107/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.107/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.107/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.107/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.108/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.108/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.108/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.108/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.108/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.108/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.108/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[65]/D    1
CLK(R)->CLK(R)	15.923   13.108/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.108/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.927   13.109/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */13.109        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.109/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[63]/D    1
CLK(R)->CLK(R)	15.927   13.110/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[28]/D    1
CLK(R)->CLK(R)	15.927   13.110/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.110/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.926   13.110/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.110/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[30]/D    1
CLK(R)->CLK(R)	15.921   13.110/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[49]/D    1
CLK(R)->CLK(R)	15.927   13.110/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.110/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.110/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.111/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.111/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.111/*        0.077/*         my_fpu_double/i_fpu_mul/sum_0_reg[6]/D    1
CLK(R)->CLK(R)	15.926   13.111/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.111/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.112/*        0.077/*         my_fpu_double/i_fpu_mul/sum_0_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.112/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.112/*        0.077/*         my_fpu_double/i_fpu_mul/sum_4_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.112/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[32]/D    1
CLK(R)->CLK(R)	15.927   13.112/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.113/*        0.077/*         my_fpu_double/i_fpu_mul/sum_4_reg[1]/D    1
CLK(R)->CLK(R)	15.926   13.113/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[43]/D    1
CLK(R)->CLK(R)	15.920   13.113/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.113/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.927   13.113/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.113/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.924   13.114/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.114/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.926   13.114/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[41]/D    1
CLK(R)->CLK(R)	15.927   13.114/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.115/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.924   13.115/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.115/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[90]/D    1
CLK(R)->CLK(R)	15.927   13.115/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.116/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.116/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.921   13.116/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[5]/D    1
CLK(R)->CLK(R)	15.920   13.116/*        0.080/*         my_fpu_double/i_fpu_mul/sum_7_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.116/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.117/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.118/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[69]/D    1
CLK(R)->CLK(R)	15.923   13.118/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.119/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[61]/D    1
CLK(R)->CLK(R)	15.925   13.120/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.925   13.120/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.925   13.120/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[1]/D    1
CLK(R)->CLK(R)	15.921   13.120/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.121/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.121/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[86]/D    1
CLK(R)->CLK(R)	15.925   13.122/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.122/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[91]/D    1
CLK(R)->CLK(R)	15.921   13.122/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.122/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.123/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[92]/D    1
CLK(R)->CLK(R)	15.923   13.123/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[37]/D    1
CLK(R)->CLK(R)	15.925   13.123/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.123/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.124/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[85]/D    1
CLK(R)->CLK(R)	15.925   13.124/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[0]/D    1
CLK(R)->CLK(R)	15.925   13.125/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.125/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.126/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.127/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[6]/D    1
CLK(R)->CLK(R)	15.925   13.127/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.127/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[11]/D    1
CLK(R)->CLK(R)	15.923   13.128/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[93]/D    1
CLK(R)->CLK(R)	15.924   13.128/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[88]/D    1
CLK(R)->CLK(R)	15.923   13.129/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[56]/D    1
CLK(R)->CLK(R)	15.924   13.130/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.132/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[94]/D    1
CLK(R)->CLK(R)	15.924   13.132/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.136/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[22]/D    1
CLK(R)->CLK(R)	15.924   13.137/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.138/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.138/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */13.138        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.138/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[53]/D    1
CLK(R)->CLK(R)	15.923   13.138/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.139/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.924   13.139/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[18]/D    1
CLK(R)->CLK(R)	15.924   13.139/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.139/*        0.075/*         my_fpu_double/i_fpu_mul/product_h_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.139/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[19]/D    1
CLK(R)->CLK(R)	15.925   13.139/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.140/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[21]/D    1
CLK(R)->CLK(R)	15.925   13.140/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.140/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.140/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.925   13.140/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.140/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.924   13.141/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.924   13.141/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[89]/D    1
CLK(R)->CLK(R)	15.923   13.141/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.141/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.141/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.925   13.141/*        0.075/*         my_fpu_double/i_fpu_mul/sum_0_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.141/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.924   13.141/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.141/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[23]/D    1
CLK(R)->CLK(R)	15.927   13.141/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[20]/D    1
CLK(R)->CLK(R)	15.925   13.142/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.142/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.142/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.924   13.142/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.142/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[13]/D    1
CLK(R)->CLK(R)	15.924   13.142/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.142/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.925   13.142/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.142/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.924   13.143/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.143/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.925   13.143/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.143/*        0.075/*         my_fpu_double/i_fpu_mul/product_h_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.143/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.143/*        0.075/*         my_fpu_double/i_fpu_mul/product_h_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.144/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.924   13.144/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.924   13.144/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.924   13.144/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[12]/D    1
CLK(R)->CLK(R)	15.923   13.144/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.925   13.144/*        0.075/*         my_fpu_double/i_fpu_mul/product_f_reg[0]/D    1
CLK(R)->CLK(R)	15.925   13.144/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[6]/D    1
CLK(R)->CLK(R)	15.927   13.144/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[17]/D    1
CLK(R)->CLK(R)	15.924   13.144/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.924   13.144/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[87]/D    1
CLK(R)->CLK(R)	15.924   13.144/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.924   13.145/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.924   13.145/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.927   13.145/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.145/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[10]/D    1
CLK(R)->CLK(R)	15.927   13.145/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[14]/D    1
CLK(R)->CLK(R)	15.927   13.146/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[11]/D    1
CLK(R)->CLK(R)	15.923   13.147/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[28]/D    1
CLK(R)->CLK(R)	15.927   13.147/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[22]/D    1
CLK(R)->CLK(R)	15.924   13.147/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.147/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[25]/D    1
CLK(R)->CLK(R)	15.927   13.147/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.147/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.148/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.148/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.148/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.148/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.148/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[21]/D    1
CLK(R)->CLK(R)	15.924   13.148/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.148/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.148/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.148/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.149/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.149/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.149/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.149/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.150/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.150/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[60]/D    1
CLK(R)->CLK(R)	15.925   13.150/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[11]/D    1
CLK(R)->CLK(R)	15.924   13.150/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[57]/D    1
CLK(R)->CLK(R)	15.924   13.150/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[63]/D    1
CLK(R)->CLK(R)	15.925   13.150/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.150/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[23]/D    1
CLK(R)->CLK(R)	15.924   13.150/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.150/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[56]/D    1
CLK(R)->CLK(R)	15.924   13.150/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[22]/D    1
CLK(R)->CLK(R)	15.925   13.150/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.150/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[25]/D    1
CLK(R)->CLK(R)	15.925   13.151/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.151/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.151/*        0.077/*         my_fpu_double/i_fpu_mul/sum_6_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.151/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[53]/D    1
CLK(R)->CLK(R)	15.924   13.152/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.152/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[58]/D    1
CLK(R)->CLK(R)	15.924   13.152/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.152/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[61]/D    1
CLK(R)->CLK(R)	15.925   13.153/*        0.075/*         my_fpu_double/i_fpu_mul/sum_5_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.153/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[16]/D    1
CLK(R)->CLK(R)	15.925   13.153/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.153/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[41]/D    1
CLK(R)->CLK(R)	15.926   13.153/*        0.074/*         my_fpu_double/i_fpu_mul/exponent_under_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.153/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.154/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[31]/D    1
CLK(R)->CLK(R)	15.926   13.154/*        0.074/*         my_fpu_double/i_fpu_mul/sum_6_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.154/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.924   13.155/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[59]/D    1
CLK(R)->CLK(R)	15.926   13.155/*        0.074/*         my_fpu_double/i_fpu_mul/sum_6_reg[7]/D    1
CLK(R)->CLK(R)	15.922   13.155/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.155/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.156/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.156/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.156/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[9]/D    1
CLK(R)->CLK(R)	15.922   13.156/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.157/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.157/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[40]/D    1
CLK(R)->CLK(R)	15.924   13.157/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.924   13.158/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[39]/D    1
CLK(R)->CLK(R)	15.922   13.158/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.158/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[20]/D    1
CLK(R)->CLK(R)	15.924   13.158/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.158/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.158/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.158/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.158/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.158/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[30]/D    1
CLK(R)->CLK(R)	15.922   13.159/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.159/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[38]/D    1
CLK(R)->CLK(R)	15.924   13.159/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.159/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[30]/D    1
CLK(R)->CLK(R)	15.925   13.160/*        0.075/*         my_fpu_double/i_fpu_mul/sum_6_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.160/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.160/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[52]/D    1
CLK(R)->CLK(R)	15.813   */13.160        */0.187         my_fpu_double/i_fpu_sub/diff_2_reg[54]/D    1
CLK(R)->CLK(R)	15.924   13.160/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.160/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.160/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[33]/D    1
CLK(R)->CLK(R)	15.924   13.160/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.161/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[41]/D    1
CLK(R)->CLK(R)	15.924   13.161/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[39]/D    1
CLK(R)->CLK(R)	15.924   13.161/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.161/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.161/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.161/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[31]/D    1
CLK(R)->CLK(R)	15.924   13.162/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[38]/D    1
CLK(R)->CLK(R)	15.924   13.162/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.162/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[32]/D    1
CLK(R)->CLK(R)	15.893   13.164/*        0.107/*         my_fpu_double/i_fpu_add/small_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.165/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[51]/D    1
CLK(R)->CLK(R)	15.893   13.165/*        0.107/*         my_fpu_double/i_fpu_add/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.924   13.165/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.166/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.179/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.180/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.181/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.181/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[5]/D    1
CLK(R)->CLK(R)	15.920   13.181/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[48]/D    1
CLK(R)->CLK(R)	15.925   13.181/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.181/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[44]/D    1
CLK(R)->CLK(R)	15.921   13.181/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[47]/D    1
CLK(R)->CLK(R)	15.926   13.181/*        0.074/*         my_fpu_double/i_fpu_mul/product_b_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.182/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[46]/D    1
CLK(R)->CLK(R)	15.921   13.183/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[43]/D    1
CLK(R)->CLK(R)	15.920   13.183/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[14]/D    1
CLK(R)->CLK(R)	15.920   13.183/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[11]/D    1
CLK(R)->CLK(R)	15.921   13.183/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[49]/D    1
CLK(R)->CLK(R)	15.921   13.184/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[45]/D    1
CLK(R)->CLK(R)	15.921   13.184/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.184/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[50]/D    1
CLK(R)->CLK(R)	15.921   13.185/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[34]/D    1
CLK(R)->CLK(R)	15.920   13.185/*        0.080/*         my_fpu_double/i_fpu_mul/product_4_reg[17]/D    1
CLK(R)->CLK(R)	15.921   13.185/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[35]/D    1
CLK(R)->CLK(R)	15.921   13.186/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[16]/D    1
CLK(R)->CLK(R)	15.921   13.186/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.186/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[42]/D    1
CLK(R)->CLK(R)	15.921   13.186/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   13.186/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[14]/D    1
CLK(R)->CLK(R)	15.921   13.187/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   13.187/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   13.187/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[36]/D    1
CLK(R)->CLK(R)	15.921   13.188/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[15]/D    1
CLK(R)->CLK(R)	15.921   13.189/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[12]/D    1
CLK(R)->CLK(R)	15.921   13.190/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[11]/D    1
CLK(R)->CLK(R)	15.921   13.190/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[13]/D    1
CLK(R)->CLK(R)	15.921   13.191/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   13.191/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[16]/D    1
CLK(R)->CLK(R)	15.921   13.191/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.191/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[12]/D    1
CLK(R)->CLK(R)	15.921   13.191/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.192/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.192/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   13.192/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[18]/D    1
CLK(R)->CLK(R)	15.923   13.192/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.192/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   13.192/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.192/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.921   13.192/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.193/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.193/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.193/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.193/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.193/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.193/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.193/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.194/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.194/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.194/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.194/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.194/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.194/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.194/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.195/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.195/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.195/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.196/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_3_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.196/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.925   13.196/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[52]/D    1
CLK(R)->CLK(R)	15.923   13.196/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.197/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.198/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.198/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.198/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_3_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.198/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.199/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.199/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.199/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_3_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.202/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.202/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_gt_prodshift_reg/D    1
CLK(R)->CLK(R)	15.924   13.203/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.203/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.210/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[19]/D    1
CLK(R)->CLK(R)	15.925   13.226/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.226/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.227/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.228/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.229/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[2]/D    1
CLK(R)->CLK(R)	15.818   */13.232        */0.182         my_fpu_double/i_fpu_sub/diffshift_gt_exponent_reg/D    1
CLK(R)->CLK(R)	15.839   */13.248        */0.161         my_fpu_double/i_fpu_round/round_out_reg[60]/D    1
CLK(R)->CLK(R)	15.839   */13.250        */0.161         my_fpu_double/i_fpu_round/exponent_final_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */13.253        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */13.254        */0.160         my_fpu_double/i_fpu_round/round_out_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */13.254        */0.160         my_fpu_double/i_fpu_round/round_out_reg[58]/D    1
CLK(R)->CLK(R)	15.840   */13.254        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */13.254        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */13.254        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[8]/D    1
CLK(R)->CLK(R)	15.819   */13.254        */0.181         my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/D    1
CLK(R)->CLK(R)	15.840   */13.254        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */13.254        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */13.255        */0.160         my_fpu_double/i_fpu_round/round_out_reg[56]/D    1
CLK(R)->CLK(R)	15.840   */13.255        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */13.255        */0.160         my_fpu_double/i_fpu_round/round_out_reg[57]/D    1
CLK(R)->CLK(R)	15.840   */13.255        */0.160         my_fpu_double/i_fpu_round/round_out_reg[59]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/round_out_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/round_out_reg[55]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/round_out_reg[61]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/round_out_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */13.257        */0.160         my_fpu_double/i_fpu_round/round_out_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */13.257        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[1]/D    1
CLK(R)->CLK(R)	15.818   */13.266        */0.182         my_fpu_double/i_fpu_sub/diff_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.288/*        0.077/*         my_fpu_double/opb_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.290/*        0.077/*         my_fpu_double/opb_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.924   13.290/*        0.076/*         my_fpu_double/opa_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.290/*        0.077/*         my_fpu_double/opb_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.291/*        0.077/*         my_fpu_double/opa_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.292/*        0.077/*         my_fpu_double/opa_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.292/*        0.076/*         my_fpu_double/opa_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.924   13.292/*        0.076/*         my_fpu_double/opb_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.292/*        0.077/*         my_fpu_double/opb_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.924   13.293/*        0.076/*         my_fpu_double/opb_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.924   13.294/*        0.076/*         my_fpu_double/opb_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.294/*        0.076/*         my_fpu_double/opa_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.294/*        0.077/*         my_fpu_double/opa_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.294/*        0.077/*         my_fpu_double/opa_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.295/*        0.077/*         my_fpu_double/opb_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.295/*        0.077/*         my_fpu_double/opb_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.295/*        0.076/*         my_fpu_double/opa_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.295/*        0.077/*         my_fpu_double/opa_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.296/*        0.076/*         my_fpu_double/opa_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.924   13.296/*        0.076/*         my_fpu_double/opb_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.924   13.296/*        0.076/*         my_fpu_double/opb_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.296/*        0.077/*         my_fpu_double/opa_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.924   13.297/*        0.076/*         my_fpu_double/opb_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.297/*        0.076/*         my_fpu_double/opb_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.297/*        0.077/*         my_fpu_double/opb_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.924   13.297/*        0.076/*         my_fpu_double/opa_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.924   13.298/*        0.076/*         my_fpu_double/opa_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.924   13.298/*        0.076/*         my_fpu_double/opa_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.924   13.298/*        0.076/*         my_fpu_double/opb_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.298/*        0.077/*         my_fpu_double/opa_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.924   13.298/*        0.076/*         my_fpu_double/opa_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.924   13.299/*        0.076/*         my_fpu_double/opb_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.924   13.299/*        0.076/*         my_fpu_double/opb_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.924   13.299/*        0.076/*         my_fpu_double/opa_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.924   13.300/*        0.076/*         my_fpu_double/opa_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.924   13.302/*        0.076/*         my_fpu_double/opb_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.924   13.304/*        0.076/*         my_fpu_double/opa_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.304/*        0.077/*         my_fpu_double/opa_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.304/*        0.077/*         my_fpu_double/opb_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.305/*        0.077/*         my_fpu_double/opa_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.923   13.305/*        0.077/*         my_fpu_double/opb_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.305/*        0.076/*         my_fpu_double/opb_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.924   13.305/*        0.076/*         my_fpu_double/opa_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.924   13.306/*        0.076/*         my_fpu_double/opb_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.924   13.306/*        0.076/*         my_fpu_double/opb_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.306/*        0.077/*         my_fpu_double/opa_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.306/*        0.077/*         my_fpu_double/opa_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.306/*        0.077/*         my_fpu_double/opb_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.307/*        0.077/*         my_fpu_double/opb_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.924   13.307/*        0.076/*         my_fpu_double/opb_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.307/*        0.076/*         my_fpu_double/opa_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.924   13.307/*        0.076/*         my_fpu_double/opb_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.924   13.308/*        0.076/*         my_fpu_double/opa_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.308/*        0.077/*         my_fpu_double/opa_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.924   13.308/*        0.076/*         my_fpu_double/opa_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.310/*        0.076/*         my_fpu_double/opa_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.924   13.310/*        0.076/*         my_fpu_double/opa_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.924   13.311/*        0.076/*         my_fpu_double/opa_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.924   13.313/*        0.076/*         my_fpu_double/opb_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.318/*        0.077/*         my_fpu_double/opb_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.924   13.318/*        0.076/*         my_fpu_double/opb_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.924   13.324/*        0.076/*         my_fpu_double/opb_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.920   13.354/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[6]/D    1
CLK(R)->CLK(R)	15.920   13.357/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[8]/D    1
CLK(R)->CLK(R)	15.922   13.366/*        0.078/*         my_fpu_double/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.922   13.368/*        0.078/*         my_fpu_double/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.921   13.368/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.368/*        0.077/*         my_fpu_double/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.921   13.369/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[7]/D    1
CLK(R)->CLK(R)	15.921   13.370/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.370/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.370/*        0.077/*         my_fpu_double/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.370/*        0.077/*         my_fpu_double/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.921   13.370/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.370/*        0.077/*         my_fpu_double/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.370/*        0.077/*         my_fpu_double/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.370/*        0.077/*         my_fpu_double/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.371/*        0.077/*         my_fpu_double/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.371/*        0.077/*         my_fpu_double/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.371/*        0.077/*         my_fpu_double/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.921   13.371/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.371/*        0.077/*         my_fpu_double/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.921   13.371/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.371/*        0.077/*         my_fpu_double/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.921   13.371/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.372/*        0.077/*         my_fpu_double/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.372/*        0.077/*         my_fpu_double/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.372/*        0.077/*         my_fpu_double/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.922   13.372/*        0.078/*         my_fpu_double/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.923   13.373/*        0.077/*         my_fpu_double/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.373/*        0.077/*         my_fpu_double/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.922   13.373/*        0.078/*         my_fpu_double/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.373/*        0.077/*         my_fpu_double/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.373/*        0.077/*         my_fpu_double/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.373/*        0.077/*         my_fpu_double/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.374/*        0.077/*         my_fpu_double/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.920   13.374/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.374/*        0.077/*         my_fpu_double/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.374/*        0.077/*         my_fpu_double/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.374/*        0.077/*         my_fpu_double/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.375/*        0.077/*         my_fpu_double/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.375/*        0.077/*         my_fpu_double/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.921   13.375/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.375/*        0.077/*         my_fpu_double/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.375/*        0.077/*         my_fpu_double/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.375/*        0.077/*         my_fpu_double/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.922   13.378/*        0.078/*         my_fpu_double/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.379/*        0.077/*         my_fpu_double/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.920   13.380/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[3]/D    1
CLK(R)->CLK(R)	15.920   13.381/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.382/*        0.077/*         my_fpu_double/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.921   13.382/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.383/*        0.077/*         my_fpu_double/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.383/*        0.077/*         my_fpu_double/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.383/*        0.077/*         my_fpu_double/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.923   13.384/*        0.077/*         my_fpu_double/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.384/*        0.077/*         my_fpu_double/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.923   13.384/*        0.077/*         my_fpu_double/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.386/*        0.077/*         my_fpu_double/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.922   13.387/*        0.078/*         my_fpu_double/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.923   13.389/*        0.077/*         my_fpu_double/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.921   13.389/*        0.079/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.390/*        0.077/*         my_fpu_double/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.390/*        0.077/*         my_fpu_double/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.923   13.390/*        0.077/*         my_fpu_double/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.393/*        0.077/*         my_fpu_double/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.923   13.393/*        0.077/*         my_fpu_double/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.922   13.393/*        0.078/*         my_fpu_double/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.923   13.395/*        0.077/*         my_fpu_double/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.396/*        0.077/*         my_fpu_double/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.397/*        0.077/*         my_fpu_double/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.399/*        0.078/*         my_fpu_double/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.401/*        0.077/*         my_fpu_double/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.402/*        0.077/*         my_fpu_double/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.402/*        0.077/*         my_fpu_double/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.403/*        0.077/*         my_fpu_double/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.403/*        0.077/*         my_fpu_double/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.404/*        0.077/*         my_fpu_double/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.404/*        0.077/*         my_fpu_double/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.404/*        0.077/*         my_fpu_double/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.923   13.404/*        0.077/*         my_fpu_double/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.405/*        0.077/*         my_fpu_double/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.810   */13.587        */0.190         my_fpu_double/i_fpu_round/round_out_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */13.588        */0.190         my_fpu_double/i_fpu_round/round_out_reg[41]/D    1
CLK(R)->CLK(R)	15.810   */13.588        */0.190         my_fpu_double/i_fpu_round/round_out_reg[20]/D    1
CLK(R)->CLK(R)	15.810   */13.588        */0.190         my_fpu_double/i_fpu_round/round_out_reg[51]/D    1
CLK(R)->CLK(R)	15.810   */13.590        */0.190         my_fpu_double/i_fpu_round/round_out_reg[28]/D    1
CLK(R)->CLK(R)	15.810   */13.590        */0.190         my_fpu_double/i_fpu_round/round_out_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */13.591        */0.190         my_fpu_double/i_fpu_round/round_out_reg[7]/D    1
CLK(R)->CLK(R)	15.810   */13.591        */0.190         my_fpu_double/i_fpu_round/round_out_reg[26]/D    1
CLK(R)->CLK(R)	15.810   */13.591        */0.190         my_fpu_double/i_fpu_round/round_out_reg[23]/D    1
CLK(R)->CLK(R)	15.810   */13.591        */0.190         my_fpu_double/i_fpu_round/round_out_reg[42]/D    1
CLK(R)->CLK(R)	15.810   */13.591        */0.190         my_fpu_double/i_fpu_round/round_out_reg[30]/D    1
CLK(R)->CLK(R)	15.810   */13.591        */0.190         my_fpu_double/i_fpu_round/round_out_reg[25]/D    1
CLK(R)->CLK(R)	15.810   */13.591        */0.190         my_fpu_double/i_fpu_round/round_out_reg[31]/D    1
CLK(R)->CLK(R)	15.811   */13.592        */0.189         my_fpu_double/i_fpu_round/round_out_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */13.592        */0.190         my_fpu_double/i_fpu_round/round_out_reg[9]/D    1
CLK(R)->CLK(R)	15.811   */13.594        */0.189         my_fpu_double/i_fpu_round/round_out_reg[6]/D    1
CLK(R)->CLK(R)	15.811   */13.594        */0.189         my_fpu_double/i_fpu_round/round_out_reg[22]/D    1
CLK(R)->CLK(R)	15.811   */13.594        */0.189         my_fpu_double/i_fpu_round/round_out_reg[8]/D    1
CLK(R)->CLK(R)	15.811   */13.594        */0.189         my_fpu_double/i_fpu_round/round_out_reg[27]/D    1
CLK(R)->CLK(R)	15.809   */13.596        */0.191         my_fpu_double/i_fpu_round/round_out_reg[21]/D    1
CLK(R)->CLK(R)	15.811   */13.600        */0.189         my_fpu_double/i_fpu_round/round_out_reg[5]/D    1
CLK(R)->CLK(R)	15.810   */13.601        */0.190         my_fpu_double/i_fpu_round/round_out_reg[44]/D    1
CLK(R)->CLK(R)	15.810   */13.603        */0.190         my_fpu_double/i_fpu_round/round_out_reg[49]/D    1
CLK(R)->CLK(R)	15.811   */13.609        */0.189         my_fpu_double/i_fpu_round/round_out_reg[50]/D    1
CLK(R)->CLK(R)	15.810   */13.612        */0.190         my_fpu_double/i_fpu_round/round_out_reg[19]/D    1
CLK(R)->CLK(R)	15.810   */13.614        */0.190         my_fpu_double/i_fpu_round/round_out_reg[18]/D    1
CLK(R)->CLK(R)	15.811   */13.618        */0.189         my_fpu_double/i_fpu_round/round_out_reg[40]/D    1
CLK(R)->CLK(R)	15.821   */13.715        */0.179         my_fpu_double/addsub_out_reg[22]/D    1
CLK(R)->CLK(R)	15.824   */13.748        */0.176         my_fpu_double/addsub_out_reg[20]/D    1
CLK(R)->CLK(R)	15.823   */13.758        */0.177         my_fpu_double/addsub_out_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */13.781        */0.160         my_fpu_double/i_fpu_add/sum_2_reg[55]/D    1
CLK(R)->CLK(R)	15.826   */13.793        */0.174         my_fpu_double/addsub_out_reg[21]/D    1
CLK(R)->CLK(R)	15.826   */13.800        */0.174         my_fpu_double/addsub_out_reg[27]/D    1
CLK(R)->CLK(R)	15.826   */13.800        */0.174         my_fpu_double/addsub_out_reg[12]/D    1
CLK(R)->CLK(R)	15.826   */13.804        */0.174         my_fpu_double/addsub_out_reg[24]/D    1
CLK(R)->CLK(R)	15.826   */13.804        */0.174         my_fpu_double/addsub_out_reg[14]/D    1
CLK(R)->CLK(R)	15.825   */13.805        */0.175         my_fpu_double/addsub_out_reg[19]/D    1
CLK(R)->CLK(R)	15.825   */13.807        */0.175         my_fpu_double/addsub_out_reg[16]/D    1
CLK(R)->CLK(R)	15.825   */13.811        */0.175         my_fpu_double/addsub_out_reg[17]/D    1
CLK(R)->CLK(R)	15.828   */13.817        */0.172         my_fpu_double/addsub_out_reg[9]/D    1
CLK(R)->CLK(R)	15.826   */13.818        */0.174         my_fpu_double/addsub_out_reg[15]/D    1
CLK(R)->CLK(R)	15.827   */13.818        */0.173         my_fpu_double/addsub_out_reg[13]/D    1
CLK(R)->CLK(R)	15.826   */13.818        */0.174         my_fpu_double/addsub_out_reg[18]/D    1
CLK(R)->CLK(R)	15.828   */13.822        */0.172         my_fpu_double/addsub_out_reg[8]/D    1
CLK(R)->CLK(R)	15.828   */13.824        */0.172         my_fpu_double/addsub_out_reg[11]/D    1
CLK(R)->CLK(R)	15.829   */13.829        */0.171         my_fpu_double/addsub_out_reg[10]/D    1
CLK(R)->CLK(R)	15.921   13.832/*        0.079/*         my_fpu_double/fpu_op_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.828   */13.833        */0.172         my_fpu_double/addsub_out_reg[51]/D    1
CLK(R)->CLK(R)	15.921   13.835/*        0.079/*         my_fpu_double/opb_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.921   13.835/*        0.079/*         my_fpu_double/fpu_op_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.836/*        0.079/*         my_fpu_double/fpu_op_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.837/*        0.079/*         my_fpu_double/opa_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.828   */13.837        */0.172         my_fpu_double/addsub_out_reg[28]/D    1
CLK(R)->CLK(R)	15.844   */13.842        */0.156         my_fpu_double/i_fpu_add/small_shift_reg[55]/D    1
CLK(R)->CLK(R)	15.827   */13.843        */0.173         my_fpu_double/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.828   */13.845        */0.172         my_fpu_double/addsub_out_reg[7]/D    1
CLK(R)->CLK(R)	15.829   */13.848        */0.171         my_fpu_double/addsub_out_reg[25]/D    1
CLK(R)->CLK(R)	15.829   */13.851        */0.171         my_fpu_double/addsub_out_reg[5]/D    1
CLK(R)->CLK(R)	15.829   */13.855        */0.171         my_fpu_double/addsub_out_reg[1]/D    1
CLK(R)->CLK(R)	15.830   */13.857        */0.170         my_fpu_double/addsub_out_reg[26]/D    1
CLK(R)->CLK(R)	15.831   */13.857        */0.169         my_fpu_double/addsub_out_reg[49]/D    1
CLK(R)->CLK(R)	15.830   */13.860        */0.170         my_fpu_double/addsub_out_reg[52]/D    1
CLK(R)->CLK(R)	15.830   */13.862        */0.170         my_fpu_double/addsub_out_reg[6]/D    1
CLK(R)->CLK(R)	15.831   */13.862        */0.169         my_fpu_double/addsub_out_reg[0]/D    1
CLK(R)->CLK(R)	15.891   13.862/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[0]/D    1
CLK(R)->CLK(R)	15.829   */13.863        */0.171         my_fpu_double/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.830   */13.864        */0.170         my_fpu_double/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.829   */13.864        */0.171         my_fpu_double/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.830   */13.866        */0.170         my_fpu_double/addsub_out_reg[50]/D    1
CLK(R)->CLK(R)	15.891   13.866/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[15]/D    1
CLK(R)->CLK(R)	15.892   13.866/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[35]/D    1
CLK(R)->CLK(R)	15.892   13.867/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[37]/D    1
CLK(R)->CLK(R)	15.830   */13.867        */0.170         my_fpu_double/addsub_out_reg[4]/D    1
CLK(R)->CLK(R)	15.892   13.867/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[13]/D    1
CLK(R)->CLK(R)	15.892   13.868/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[1]/D    1
CLK(R)->CLK(R)	15.829   */13.868        */0.171         my_fpu_double/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.893   13.868/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[34]/D    1
CLK(R)->CLK(R)	15.892   13.868/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[11]/D    1
CLK(R)->CLK(R)	15.892   13.869/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[16]/D    1
CLK(R)->CLK(R)	15.892   13.869/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[4]/D    1
CLK(R)->CLK(R)	15.892   13.869/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[32]/D    1
CLK(R)->CLK(R)	15.892   13.869/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[12]/D    1
CLK(R)->CLK(R)	15.893   13.869/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[2]/D    1
CLK(R)->CLK(R)	15.892   13.869/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[39]/D    1
CLK(R)->CLK(R)	15.892   13.870/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[38]/D    1
CLK(R)->CLK(R)	15.893   13.870/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[33]/D    1
CLK(R)->CLK(R)	15.892   13.871/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[17]/D    1
CLK(R)->CLK(R)	15.892   13.871/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[10]/D    1
CLK(R)->CLK(R)	15.893   13.871/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[47]/D    1
CLK(R)->CLK(R)	15.893   13.871/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[3]/D    1
CLK(R)->CLK(R)	15.893   13.871/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[36]/D    1
CLK(R)->CLK(R)	15.893   13.871/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[14]/D    1
CLK(R)->CLK(R)	15.892   13.871/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[46]/D    1
CLK(R)->CLK(R)	15.829   */13.872        */0.171         my_fpu_double/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.830   */13.873        */0.170         my_fpu_double/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.873/*        0.076/*         my_fpu_double/rmode_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.893   13.874/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.874/*        0.077/*         my_fpu_double/op_enable_reg/D    1
CLK(R)->CLK(R)	15.893   13.875/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[45]/D    1
CLK(R)->CLK(R)	15.924   13.875/*        0.076/*         my_fpu_double/rmode_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.831   */13.877        */0.169         my_fpu_double/addsub_out_reg[2]/D    1
CLK(R)->CLK(R)	15.831   */13.884        */0.169         my_fpu_double/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */13.886        */0.168         my_fpu_double/addsub_out_reg[3]/D    1
CLK(R)->CLK(R)	15.832   */13.888        */0.168         my_fpu_double/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.832   */13.889        */0.168         my_fpu_double/addsub_out_reg[48]/D    1
CLK(R)->CLK(R)	15.831   */13.889        */0.169         my_fpu_double/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.832   */13.891        */0.168         my_fpu_double/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.832   */13.893        */0.168         my_fpu_double/addsub_out_reg[45]/D    1
CLK(R)->CLK(R)	15.832   */13.893        */0.168         my_fpu_double/addsub_out_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */13.895        */0.167         my_fpu_double/addsub_out_reg[53]/D    1
CLK(R)->CLK(R)	15.832   */13.898        */0.168         my_fpu_double/addsub_out_reg[46]/D    1
CLK(R)->CLK(R)	15.833   */13.906        */0.167         my_fpu_double/addsub_out_reg[29]/D    1
CLK(R)->CLK(R)	15.833   */13.907        */0.167         my_fpu_double/addsub_out_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */13.911        */0.166         my_fpu_double/addsub_out_reg[54]/D    1
CLK(R)->CLK(R)	15.833   */13.916        */0.167         my_fpu_double/addsub_out_reg[41]/D    1
CLK(R)->CLK(R)	15.834   */13.926        */0.166         my_fpu_double/addsub_out_reg[42]/D    1
CLK(R)->CLK(R)	15.835   */13.929        */0.165         my_fpu_double/addsub_out_reg[38]/D    1
CLK(R)->CLK(R)	15.834   */13.931        */0.166         my_fpu_double/addsub_out_reg[31]/D    1
CLK(R)->CLK(R)	15.834   */13.931        */0.166         my_fpu_double/addsub_out_reg[44]/D    1
CLK(R)->CLK(R)	15.838   */13.932        */0.162         my_fpu_double/mantissa_round_reg[26]/D    1
CLK(R)->CLK(R)	15.835   */13.934        */0.165         my_fpu_double/addsub_out_reg[39]/D    1
CLK(R)->CLK(R)	15.834   */13.936        */0.166         my_fpu_double/exp_addsub_reg[1]/D    1
CLK(R)->CLK(R)	15.836   */13.938        */0.164         my_fpu_double/addsub_out_reg[40]/D    1
CLK(R)->CLK(R)	15.834   */13.940        */0.166         my_fpu_double/addsub_out_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */13.940        */0.161         my_fpu_double/mantissa_round_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */13.940        */0.161         my_fpu_double/mantissa_round_reg[24]/D    1
CLK(R)->CLK(R)	15.838   */13.941        */0.162         my_fpu_double/mantissa_round_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */13.941        */0.161         my_fpu_double/mantissa_round_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */13.942        */0.161         my_fpu_double/mantissa_round_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */13.942        */0.161         my_fpu_double/mantissa_round_reg[28]/D    1
CLK(R)->CLK(R)	15.835   */13.942        */0.165         my_fpu_double/exp_addsub_reg[2]/D    1
CLK(R)->CLK(R)	15.838   */13.943        */0.162         my_fpu_double/mantissa_round_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */13.943        */0.161         my_fpu_double/mantissa_round_reg[29]/D    1
CLK(R)->CLK(R)	15.836   */13.943        */0.164         my_fpu_double/addsub_out_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */13.944        */0.161         my_fpu_double/mantissa_round_reg[23]/D    1
CLK(R)->CLK(R)	15.838   */13.944        */0.162         my_fpu_double/mantissa_round_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */13.944        */0.161         my_fpu_double/mantissa_round_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */13.944        */0.161         my_fpu_double/mantissa_round_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */13.944        */0.161         my_fpu_double/mantissa_round_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */13.945        */0.161         my_fpu_double/mantissa_round_reg[45]/D    1
CLK(R)->CLK(R)	15.835   */13.946        */0.165         my_fpu_double/addsub_out_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */13.946        */0.161         my_fpu_double/mantissa_round_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */13.947        */0.161         my_fpu_double/mantissa_round_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */13.947        */0.160         my_fpu_double/mantissa_round_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */13.947        */0.161         my_fpu_double/mantissa_round_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */13.948        */0.161         my_fpu_double/mantissa_round_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */13.948        */0.161         my_fpu_double/mantissa_round_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */13.948        */0.161         my_fpu_double/mantissa_round_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */13.948        */0.161         my_fpu_double/mantissa_round_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */13.948        */0.161         my_fpu_double/mantissa_round_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */13.949        */0.161         my_fpu_double/mantissa_round_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */13.949        */0.160         my_fpu_double/mantissa_round_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */13.949        */0.161         my_fpu_double/mantissa_round_reg[51]/D    1
CLK(R)->CLK(R)	15.838   */13.949        */0.162         my_fpu_double/mantissa_round_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */13.949        */0.160         my_fpu_double/mantissa_round_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */13.950        */0.160         my_fpu_double/mantissa_round_reg[16]/D    1
CLK(R)->CLK(R)	15.835   */13.950        */0.165         my_fpu_double/exp_addsub_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */13.950        */0.160         my_fpu_double/mantissa_round_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */13.951        */0.161         my_fpu_double/mantissa_round_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */13.951        */0.161         my_fpu_double/mantissa_round_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */13.952        */0.161         my_fpu_double/mantissa_round_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */13.953        */0.160         my_fpu_double/mantissa_round_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */13.953        */0.160         my_fpu_double/mantissa_round_reg[50]/D    1
CLK(R)->CLK(R)	15.836   */13.954        */0.164         my_fpu_double/addsub_out_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */13.955        */0.161         my_fpu_double/mantissa_round_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */13.956        */0.161         my_fpu_double/mantissa_round_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */13.956        */0.160         my_fpu_double/mantissa_round_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */13.957        */0.161         my_fpu_double/mantissa_round_reg[8]/D    1
CLK(R)->CLK(R)	15.836   */13.958        */0.164         my_fpu_double/addsub_out_reg[35]/D    1
CLK(R)->CLK(R)	15.836   */13.958        */0.164         my_fpu_double/exp_addsub_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */13.960        */0.160         my_fpu_double/mantissa_round_reg[41]/D    1
CLK(R)->CLK(R)	15.836   */13.960        */0.164         my_fpu_double/exp_addsub_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */13.960        */0.161         my_fpu_double/mantissa_round_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */13.961        */0.160         my_fpu_double/mantissa_round_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */13.961        */0.161         my_fpu_double/mantissa_round_reg[35]/D    1
CLK(R)->CLK(R)	15.836   */13.962        */0.164         my_fpu_double/addsub_out_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */13.963        */0.161         my_fpu_double/mantissa_round_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */13.963        */0.160         my_fpu_double/mantissa_round_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */13.964        */0.161         my_fpu_double/mantissa_round_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */13.964        */0.161         my_fpu_double/mantissa_round_reg[36]/D    1
CLK(R)->CLK(R)	15.837   */13.965        */0.163         my_fpu_double/exp_addsub_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.966        */0.161         my_fpu_double/mantissa_round_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */13.968        */0.161         my_fpu_double/mantissa_round_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */13.968        */0.160         my_fpu_double/mantissa_round_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */13.969        */0.161         my_fpu_double/mantissa_round_reg[3]/D    1
CLK(R)->CLK(R)	15.836   */13.970        */0.164         my_fpu_double/addsub_out_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */13.972        */0.161         my_fpu_double/mantissa_round_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */13.973        */0.161         my_fpu_double/mantissa_round_reg[0]/D    1
CLK(R)->CLK(R)	15.837   */13.974        */0.163         my_fpu_double/exp_addsub_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */13.977        */0.161         my_fpu_double/mantissa_round_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */13.979        */0.162         my_fpu_double/exp_addsub_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */13.979        */0.161         my_fpu_double/sign_round_reg/D    1
CLK(R)->CLK(R)	15.838   */13.982        */0.162         my_fpu_double/exp_addsub_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */13.983        */0.162         my_fpu_double/exp_addsub_reg[9]/D    1
CLK(R)->CLK(R)	15.925   14.030/*        0.075/*         my_fpu_double/exception_reg/D    1
CLK(R)->CLK(R)	15.925   14.030/*        0.075/*         my_fpu_double/underflow_reg/D    1
CLK(R)->CLK(R)	15.925   14.031/*        0.075/*         my_fpu_double/overflow_reg/D    1
CLK(R)->CLK(R)	15.925   14.032/*        0.075/*         my_fpu_double/inexact_reg/D    1
CLK(R)->CLK(R)	15.925   14.032/*        0.075/*         my_fpu_double/invalid_reg/D    1
CLK(R)->CLK(R)	15.839   */14.032        */0.161         my_fpu_double/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.925   14.103/*        0.075/*         my_fpu_double/count_ready_reg[4]/D    1
CLK(R)->CLK(R)	15.926   14.104/*        0.074/*         my_fpu_double/count_ready_reg[3]/D    1
CLK(R)->CLK(R)	15.926   14.104/*        0.074/*         my_fpu_double/count_ready_reg[6]/D    1
CLK(R)->CLK(R)	15.926   14.105/*        0.074/*         my_fpu_double/count_ready_reg[1]/D    1
CLK(R)->CLK(R)	15.926   14.105/*        0.074/*         my_fpu_double/count_ready_reg[5]/D    1
CLK(R)->CLK(R)	15.926   14.105/*        0.074/*         my_fpu_double/count_ready_reg[2]/D    1
CLK(R)->CLK(R)	15.926   14.105/*        0.074/*         my_fpu_double/count_ready_reg[0]/D    1
CLK(R)->CLK(R)	15.830   */14.174        */0.170         my_fpu_double/ready_2_reg/D    1
CLK(R)->CLK(R)	15.911   14.176/*        0.089/*         my_fpu_double/ready_sig_reg/D    1
CLK(R)->CLK(R)	15.756   */14.180        */0.244         my_fpu_double/count_cycles_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */14.359        */0.162         my_fpu_double/addsub_sign_reg/D    1
CLK(R)->CLK(R)	15.838   */14.360        */0.162         my_fpu_double/exp_addsub_reg[10]/D    1
CLK(R)->CLK(R)	15.926   14.527/*        0.074/*         my_fpu_double/mantissa_round_reg[55]/D    1
CLK(R)->CLK(R)	15.810   */14.532        */0.190         my_fpu_double/count_cycles_reg[4]/D    1
CLK(R)->CLK(R)	15.847   14.588/*        0.153/*         my_fpu_double/count_cycles_reg[2]/D    1
CLK(R)->CLK(R)	15.926   14.595/*        0.074/*         my_fpu_double/addsub_out_reg[55]/D    1
CLK(R)->CLK(R)	15.837   */14.871        */0.163         my_fpu_double/sub_enable_reg/D    1
CLK(R)->CLK(R)	15.839   */14.884        */0.161         my_fpu_double/add_enable_reg/D    1
CLK(R)->CLK(R)	15.841   */14.886        */0.159         my_fpu_double/mul_enable_reg/D    1
CLK(R)->CLK(R)	15.843   */14.900        */0.157         my_fpu_double/enable_reg_1_reg/D    1
CLK(R)->CLK(R)	15.844   */14.909        */0.156         my_fpu_double/enable_reg_reg/D    1
CLK(R)->CLK(R)	15.841   */14.914        */0.159         my_fpu_double/count_cycles_reg[0]/D    1
