
Lab7.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000de0  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f74  08000f74  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000f74  08000f74  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08000f74  08000f74  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000f74  08000f74  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f74  08000f74  00010f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000f78  08000f78  00010f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08000f7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  20000024  08000fa0  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  08000fa0  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006166  00000000  00000000  00020097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000012d9  00000000  00000000  000261fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000838  00000000  00000000  000274d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000617  00000000  00000000  00027d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000c31a  00000000  00000000  00028327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000063aa  00000000  00000000  00034641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00047307  00000000  00000000  0003a9eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000239c  00000000  00000000  00081cf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003f  00000000  00000000  00084090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000024 	.word	0x20000024
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000f5c 	.word	0x08000f5c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000028 	.word	0x20000028
 80001d0:	08000f5c 	.word	0x08000f5c

080001d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b16      	ldr	r3, [pc, #88]	; (8000234 <SystemInit+0x60>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001de:	4a15      	ldr	r2, [pc, #84]	; (8000234 <SystemInit+0x60>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001e8:	4b13      	ldr	r3, [pc, #76]	; (8000238 <SystemInit+0x64>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	; (8000238 <SystemInit+0x64>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001f4:	4b10      	ldr	r3, [pc, #64]	; (8000238 <SystemInit+0x64>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <SystemInit+0x64>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a0e      	ldr	r2, [pc, #56]	; (8000238 <SystemInit+0x64>)
 8000200:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000208:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800020a:	4b0b      	ldr	r3, [pc, #44]	; (8000238 <SystemInit+0x64>)
 800020c:	4a0b      	ldr	r2, [pc, #44]	; (800023c <SystemInit+0x68>)
 800020e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000210:	4b09      	ldr	r3, [pc, #36]	; (8000238 <SystemInit+0x64>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a08      	ldr	r2, [pc, #32]	; (8000238 <SystemInit+0x64>)
 8000216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800021a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <SystemInit+0x64>)
 800021e:	2200      	movs	r2, #0
 8000220:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000222:	f000 f88f 	bl	8000344 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <SystemInit+0x60>)
 8000228:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800022c:	609a      	str	r2, [r3, #8]
#endif
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	e000ed00 	.word	0xe000ed00
 8000238:	40023800 	.word	0x40023800
 800023c:	24003010 	.word	0x24003010

08000240 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000240:	b480      	push	{r7}
 8000242:	b087      	sub	sp, #28
 8000244:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000246:	2300      	movs	r3, #0
 8000248:	613b      	str	r3, [r7, #16]
 800024a:	2300      	movs	r3, #0
 800024c:	617b      	str	r3, [r7, #20]
 800024e:	2302      	movs	r3, #2
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	2300      	movs	r3, #0
 8000254:	60bb      	str	r3, [r7, #8]
 8000256:	2302      	movs	r3, #2
 8000258:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800025a:	4b35      	ldr	r3, [pc, #212]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 800025c:	689b      	ldr	r3, [r3, #8]
 800025e:	f003 030c 	and.w	r3, r3, #12
 8000262:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000264:	693b      	ldr	r3, [r7, #16]
 8000266:	2b08      	cmp	r3, #8
 8000268:	d011      	beq.n	800028e <SystemCoreClockUpdate+0x4e>
 800026a:	693b      	ldr	r3, [r7, #16]
 800026c:	2b08      	cmp	r3, #8
 800026e:	d844      	bhi.n	80002fa <SystemCoreClockUpdate+0xba>
 8000270:	693b      	ldr	r3, [r7, #16]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d003      	beq.n	800027e <SystemCoreClockUpdate+0x3e>
 8000276:	693b      	ldr	r3, [r7, #16]
 8000278:	2b04      	cmp	r3, #4
 800027a:	d004      	beq.n	8000286 <SystemCoreClockUpdate+0x46>
 800027c:	e03d      	b.n	80002fa <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800027e:	4b2d      	ldr	r3, [pc, #180]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000280:	4a2d      	ldr	r2, [pc, #180]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 8000282:	601a      	str	r2, [r3, #0]
      break;
 8000284:	e03d      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000286:	4b2b      	ldr	r3, [pc, #172]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000288:	4a2c      	ldr	r2, [pc, #176]	; (800033c <SystemCoreClockUpdate+0xfc>)
 800028a:	601a      	str	r2, [r3, #0]
      break;
 800028c:	e039      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800028e:	4b28      	ldr	r3, [pc, #160]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	0d9b      	lsrs	r3, r3, #22
 8000294:	f003 0301 	and.w	r3, r3, #1
 8000298:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800029a:	4b25      	ldr	r3, [pc, #148]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002a2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002a4:	68bb      	ldr	r3, [r7, #8]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d00c      	beq.n	80002c4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002aa:	4a24      	ldr	r2, [pc, #144]	; (800033c <SystemCoreClockUpdate+0xfc>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80002b2:	4a1f      	ldr	r2, [pc, #124]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002b4:	6852      	ldr	r2, [r2, #4]
 80002b6:	0992      	lsrs	r2, r2, #6
 80002b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002bc:	fb02 f303 	mul.w	r3, r2, r3
 80002c0:	617b      	str	r3, [r7, #20]
 80002c2:	e00b      	b.n	80002dc <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002c4:	4a1c      	ldr	r2, [pc, #112]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002cc:	4a18      	ldr	r2, [pc, #96]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002ce:	6852      	ldr	r2, [r2, #4]
 80002d0:	0992      	lsrs	r2, r2, #6
 80002d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002d6:	fb02 f303 	mul.w	r3, r2, r3
 80002da:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002dc:	4b14      	ldr	r3, [pc, #80]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	0c1b      	lsrs	r3, r3, #16
 80002e2:	f003 0303 	and.w	r3, r3, #3
 80002e6:	3301      	adds	r3, #1
 80002e8:	005b      	lsls	r3, r3, #1
 80002ea:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002ec:	697a      	ldr	r2, [r7, #20]
 80002ee:	68fb      	ldr	r3, [r7, #12]
 80002f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80002f4:	4a0f      	ldr	r2, [pc, #60]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 80002f6:	6013      	str	r3, [r2, #0]
      break;
 80002f8:	e003      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 80002fc:	4a0e      	ldr	r2, [pc, #56]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 80002fe:	601a      	str	r2, [r3, #0]
      break;
 8000300:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000302:	4b0b      	ldr	r3, [pc, #44]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	091b      	lsrs	r3, r3, #4
 8000308:	f003 030f 	and.w	r3, r3, #15
 800030c:	4a0c      	ldr	r2, [pc, #48]	; (8000340 <SystemCoreClockUpdate+0x100>)
 800030e:	5cd3      	ldrb	r3, [r2, r3]
 8000310:	b2db      	uxtb	r3, r3
 8000312:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000314:	4b07      	ldr	r3, [pc, #28]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	fa22 f303 	lsr.w	r3, r2, r3
 800031e:	4a05      	ldr	r2, [pc, #20]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000320:	6013      	str	r3, [r2, #0]
}
 8000322:	bf00      	nop
 8000324:	371c      	adds	r7, #28
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40023800 	.word	0x40023800
 8000334:	20000000 	.word	0x20000000
 8000338:	00f42400 	.word	0x00f42400
 800033c:	017d7840 	.word	0x017d7840
 8000340:	20000004 	.word	0x20000004

08000344 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000348:	4b23      	ldr	r3, [pc, #140]	; (80003d8 <SetSysClock+0x94>)
 800034a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800034c:	4a22      	ldr	r2, [pc, #136]	; (80003d8 <SetSysClock+0x94>)
 800034e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000352:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SetSysClock+0x98>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a20      	ldr	r2, [pc, #128]	; (80003dc <SetSysClock+0x98>)
 800035a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800035e:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000360:	4b1d      	ldr	r3, [pc, #116]	; (80003d8 <SetSysClock+0x94>)
 8000362:	4a1d      	ldr	r2, [pc, #116]	; (80003d8 <SetSysClock+0x94>)
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000368:	4b1b      	ldr	r3, [pc, #108]	; (80003d8 <SetSysClock+0x94>)
 800036a:	4a1b      	ldr	r2, [pc, #108]	; (80003d8 <SetSysClock+0x94>)
 800036c:	689b      	ldr	r3, [r3, #8]
 800036e:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8000370:	4b19      	ldr	r3, [pc, #100]	; (80003d8 <SetSysClock+0x94>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	4a18      	ldr	r2, [pc, #96]	; (80003d8 <SetSysClock+0x94>)
 8000376:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800037a:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800037c:	4b16      	ldr	r3, [pc, #88]	; (80003d8 <SetSysClock+0x94>)
 800037e:	4a18      	ldr	r2, [pc, #96]	; (80003e0 <SetSysClock+0x9c>)
 8000380:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000382:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <SetSysClock+0x94>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <SetSysClock+0x94>)
 8000388:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800038c:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800038e:	bf00      	nop
 8000390:	4b11      	ldr	r3, [pc, #68]	; (80003d8 <SetSysClock+0x94>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0f9      	beq.n	8000390 <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <SetSysClock+0xa0>)
 800039e:	f240 6202 	movw	r2, #1538	; 0x602
 80003a2:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <SetSysClock+0x94>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	4a0b      	ldr	r2, [pc, #44]	; (80003d8 <SetSysClock+0x94>)
 80003aa:	f023 0303 	bic.w	r3, r3, #3
 80003ae:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003b0:	4b09      	ldr	r3, [pc, #36]	; (80003d8 <SetSysClock+0x94>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	4a08      	ldr	r2, [pc, #32]	; (80003d8 <SetSysClock+0x94>)
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003bc:	bf00      	nop
 80003be:	4b06      	ldr	r3, [pc, #24]	; (80003d8 <SetSysClock+0x94>)
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	f003 030c 	and.w	r3, r3, #12
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d1f9      	bne.n	80003be <SetSysClock+0x7a>
}
 80003ca:	bf00      	nop
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	40023800 	.word	0x40023800
 80003dc:	40007000 	.word	0x40007000
 80003e0:	08015410 	.word	0x08015410
 80003e4:	40023c00 	.word	0x40023c00

080003e8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b087      	sub	sp, #28
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
 80003f0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80003f2:	2300      	movs	r3, #0
 80003f4:	617b      	str	r3, [r7, #20]
 80003f6:	2300      	movs	r3, #0
 80003f8:	613b      	str	r3, [r7, #16]
 80003fa:	2300      	movs	r3, #0
 80003fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003fe:	2300      	movs	r3, #0
 8000400:	617b      	str	r3, [r7, #20]
 8000402:	e076      	b.n	80004f2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000404:	2201      	movs	r2, #1
 8000406:	697b      	ldr	r3, [r7, #20]
 8000408:	fa02 f303 	lsl.w	r3, r2, r3
 800040c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	693a      	ldr	r2, [r7, #16]
 8000414:	4013      	ands	r3, r2
 8000416:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000418:	68fa      	ldr	r2, [r7, #12]
 800041a:	693b      	ldr	r3, [r7, #16]
 800041c:	429a      	cmp	r2, r3
 800041e:	d165      	bne.n	80004ec <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681a      	ldr	r2, [r3, #0]
 8000424:	697b      	ldr	r3, [r7, #20]
 8000426:	005b      	lsls	r3, r3, #1
 8000428:	2103      	movs	r1, #3
 800042a:	fa01 f303 	lsl.w	r3, r1, r3
 800042e:	43db      	mvns	r3, r3
 8000430:	401a      	ands	r2, r3
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	681a      	ldr	r2, [r3, #0]
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	791b      	ldrb	r3, [r3, #4]
 800043e:	4619      	mov	r1, r3
 8000440:	697b      	ldr	r3, [r7, #20]
 8000442:	005b      	lsls	r3, r3, #1
 8000444:	fa01 f303 	lsl.w	r3, r1, r3
 8000448:	431a      	orrs	r2, r3
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	791b      	ldrb	r3, [r3, #4]
 8000452:	2b01      	cmp	r3, #1
 8000454:	d003      	beq.n	800045e <GPIO_Init+0x76>
 8000456:	683b      	ldr	r3, [r7, #0]
 8000458:	791b      	ldrb	r3, [r3, #4]
 800045a:	2b02      	cmp	r3, #2
 800045c:	d12e      	bne.n	80004bc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	689a      	ldr	r2, [r3, #8]
 8000462:	697b      	ldr	r3, [r7, #20]
 8000464:	005b      	lsls	r3, r3, #1
 8000466:	2103      	movs	r1, #3
 8000468:	fa01 f303 	lsl.w	r3, r1, r3
 800046c:	43db      	mvns	r3, r3
 800046e:	401a      	ands	r2, r3
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	689a      	ldr	r2, [r3, #8]
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	795b      	ldrb	r3, [r3, #5]
 800047c:	4619      	mov	r1, r3
 800047e:	697b      	ldr	r3, [r7, #20]
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	fa01 f303 	lsl.w	r3, r1, r3
 8000486:	431a      	orrs	r2, r3
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	685a      	ldr	r2, [r3, #4]
 8000490:	697b      	ldr	r3, [r7, #20]
 8000492:	b29b      	uxth	r3, r3
 8000494:	4619      	mov	r1, r3
 8000496:	2301      	movs	r3, #1
 8000498:	408b      	lsls	r3, r1
 800049a:	43db      	mvns	r3, r3
 800049c:	401a      	ands	r2, r3
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	685b      	ldr	r3, [r3, #4]
 80004a6:	683a      	ldr	r2, [r7, #0]
 80004a8:	7992      	ldrb	r2, [r2, #6]
 80004aa:	4611      	mov	r1, r2
 80004ac:	697a      	ldr	r2, [r7, #20]
 80004ae:	b292      	uxth	r2, r2
 80004b0:	fa01 f202 	lsl.w	r2, r1, r2
 80004b4:	b292      	uxth	r2, r2
 80004b6:	431a      	orrs	r2, r3
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	68da      	ldr	r2, [r3, #12]
 80004c0:	697b      	ldr	r3, [r7, #20]
 80004c2:	b29b      	uxth	r3, r3
 80004c4:	005b      	lsls	r3, r3, #1
 80004c6:	2103      	movs	r1, #3
 80004c8:	fa01 f303 	lsl.w	r3, r1, r3
 80004cc:	43db      	mvns	r3, r3
 80004ce:	401a      	ands	r2, r3
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	68da      	ldr	r2, [r3, #12]
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	79db      	ldrb	r3, [r3, #7]
 80004dc:	4619      	mov	r1, r3
 80004de:	697b      	ldr	r3, [r7, #20]
 80004e0:	005b      	lsls	r3, r3, #1
 80004e2:	fa01 f303 	lsl.w	r3, r1, r3
 80004e6:	431a      	orrs	r2, r3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	3301      	adds	r3, #1
 80004f0:	617b      	str	r3, [r7, #20]
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	2b0f      	cmp	r3, #15
 80004f6:	d985      	bls.n	8000404 <GPIO_Init+0x1c>
    }
  }
}
 80004f8:	bf00      	nop
 80004fa:	bf00      	nop
 80004fc:	371c      	adds	r7, #28
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr

08000506 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices.
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000506:	b480      	push	{r7}
 8000508:	b085      	sub	sp, #20
 800050a:	af00      	add	r7, sp, #0
 800050c:	6078      	str	r0, [r7, #4]
 800050e:	460b      	mov	r3, r1
 8000510:	807b      	strh	r3, [r7, #2]
 8000512:	4613      	mov	r3, r2
 8000514:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000516:	2300      	movs	r3, #0
 8000518:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800051a:	2300      	movs	r3, #0
 800051c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));

  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800051e:	787a      	ldrb	r2, [r7, #1]
 8000520:	887b      	ldrh	r3, [r7, #2]
 8000522:	f003 0307 	and.w	r3, r3, #7
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	fa02 f303 	lsl.w	r3, r2, r3
 800052c:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800052e:	887b      	ldrh	r3, [r7, #2]
 8000530:	08db      	lsrs	r3, r3, #3
 8000532:	b29b      	uxth	r3, r3
 8000534:	461a      	mov	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	3208      	adds	r2, #8
 800053a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800053e:	887b      	ldrh	r3, [r7, #2]
 8000540:	f003 0307 	and.w	r3, r3, #7
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	210f      	movs	r1, #15
 8000548:	fa01 f303 	lsl.w	r3, r1, r3
 800054c:	43db      	mvns	r3, r3
 800054e:	8879      	ldrh	r1, [r7, #2]
 8000550:	08c9      	lsrs	r1, r1, #3
 8000552:	b289      	uxth	r1, r1
 8000554:	4608      	mov	r0, r1
 8000556:	ea02 0103 	and.w	r1, r2, r3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	f100 0208 	add.w	r2, r0, #8
 8000560:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000564:	887b      	ldrh	r3, [r7, #2]
 8000566:	08db      	lsrs	r3, r3, #3
 8000568:	b29b      	uxth	r3, r3
 800056a:	461a      	mov	r2, r3
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	3208      	adds	r2, #8
 8000570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000574:	68fa      	ldr	r2, [r7, #12]
 8000576:	4313      	orrs	r3, r2
 8000578:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800057a:	887b      	ldrh	r3, [r7, #2]
 800057c:	08db      	lsrs	r3, r3, #3
 800057e:	b29b      	uxth	r3, r3
 8000580:	461a      	mov	r2, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	3208      	adds	r2, #8
 8000586:	68b9      	ldr	r1, [r7, #8]
 8000588:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800058c:	bf00      	nop
 800058e:	3714      	adds	r7, #20
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr

08000598 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000598:	b480      	push	{r7}
 800059a:	b089      	sub	sp, #36	; 0x24
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61bb      	str	r3, [r7, #24]
 80005a4:	2300      	movs	r3, #0
 80005a6:	617b      	str	r3, [r7, #20]
 80005a8:	2300      	movs	r3, #0
 80005aa:	61fb      	str	r3, [r7, #28]
 80005ac:	2302      	movs	r3, #2
 80005ae:	613b      	str	r3, [r7, #16]
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	2302      	movs	r3, #2
 80005b6:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80005b8:	4b4a      	ldr	r3, [pc, #296]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 80005ba:	689b      	ldr	r3, [r3, #8]
 80005bc:	f003 030c 	and.w	r3, r3, #12
 80005c0:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80005c2:	69bb      	ldr	r3, [r7, #24]
 80005c4:	2b08      	cmp	r3, #8
 80005c6:	d011      	beq.n	80005ec <RCC_GetClocksFreq+0x54>
 80005c8:	69bb      	ldr	r3, [r7, #24]
 80005ca:	2b08      	cmp	r3, #8
 80005cc:	d844      	bhi.n	8000658 <RCC_GetClocksFreq+0xc0>
 80005ce:	69bb      	ldr	r3, [r7, #24]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d003      	beq.n	80005dc <RCC_GetClocksFreq+0x44>
 80005d4:	69bb      	ldr	r3, [r7, #24]
 80005d6:	2b04      	cmp	r3, #4
 80005d8:	d004      	beq.n	80005e4 <RCC_GetClocksFreq+0x4c>
 80005da:	e03d      	b.n	8000658 <RCC_GetClocksFreq+0xc0>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a42      	ldr	r2, [pc, #264]	; (80006e8 <RCC_GetClocksFreq+0x150>)
 80005e0:	601a      	str	r2, [r3, #0]
    break;
 80005e2:	e03d      	b.n	8000660 <RCC_GetClocksFreq+0xc8>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a41      	ldr	r2, [pc, #260]	; (80006ec <RCC_GetClocksFreq+0x154>)
 80005e8:	601a      	str	r2, [r3, #0]
    break;
 80005ea:	e039      	b.n	8000660 <RCC_GetClocksFreq+0xc8>
  case 0x08:  /* PLL P used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80005ec:	4b3d      	ldr	r3, [pc, #244]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 80005ee:	685b      	ldr	r3, [r3, #4]
 80005f0:	0d9b      	lsrs	r3, r3, #22
 80005f2:	f003 0301 	and.w	r3, r3, #1
 80005f6:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80005f8:	4b3a      	ldr	r3, [pc, #232]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 80005fa:	685b      	ldr	r3, [r3, #4]
 80005fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000600:	60bb      	str	r3, [r7, #8]

    if (pllsource != 0)
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d00c      	beq.n	8000622 <RCC_GetClocksFreq+0x8a>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000608:	4a38      	ldr	r2, [pc, #224]	; (80006ec <RCC_GetClocksFreq+0x154>)
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000610:	4a34      	ldr	r2, [pc, #208]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 8000612:	6852      	ldr	r2, [r2, #4]
 8000614:	0992      	lsrs	r2, r2, #6
 8000616:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800061a:	fb02 f303 	mul.w	r3, r2, r3
 800061e:	61fb      	str	r3, [r7, #28]
 8000620:	e00b      	b.n	800063a <RCC_GetClocksFreq+0xa2>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000622:	4a31      	ldr	r2, [pc, #196]	; (80006e8 <RCC_GetClocksFreq+0x150>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	fbb2 f3f3 	udiv	r3, r2, r3
 800062a:	4a2e      	ldr	r2, [pc, #184]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 800062c:	6852      	ldr	r2, [r2, #4]
 800062e:	0992      	lsrs	r2, r2, #6
 8000630:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000634:	fb02 f303 	mul.w	r3, r2, r3
 8000638:	61fb      	str	r3, [r7, #28]
    }

    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800063a:	4b2a      	ldr	r3, [pc, #168]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	0c1b      	lsrs	r3, r3, #16
 8000640:	f003 0303 	and.w	r3, r3, #3
 8000644:	3301      	adds	r3, #1
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800064a:	69fa      	ldr	r2, [r7, #28]
 800064c:	693b      	ldr	r3, [r7, #16]
 800064e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	601a      	str	r2, [r3, #0]
    break;
 8000656:	e003      	b.n	8000660 <RCC_GetClocksFreq+0xc8>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */

  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4a23      	ldr	r2, [pc, #140]	; (80006e8 <RCC_GetClocksFreq+0x150>)
 800065c:	601a      	str	r2, [r3, #0]
    break;
 800065e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000660:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 8000662:	689b      	ldr	r3, [r3, #8]
 8000664:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000668:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	091b      	lsrs	r3, r3, #4
 800066e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000670:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <RCC_GetClocksFreq+0x158>)
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	4413      	add	r3, r2
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	b2db      	uxtb	r3, r3
 800067a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681a      	ldr	r2, [r3, #0]
 8000680:	697b      	ldr	r3, [r7, #20]
 8000682:	40da      	lsrs	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000688:	4b16      	ldr	r3, [pc, #88]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 800068a:	689b      	ldr	r3, [r3, #8]
 800068c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000690:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000692:	69bb      	ldr	r3, [r7, #24]
 8000694:	0a9b      	lsrs	r3, r3, #10
 8000696:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000698:	4a15      	ldr	r2, [pc, #84]	; (80006f0 <RCC_GetClocksFreq+0x158>)
 800069a:	69bb      	ldr	r3, [r7, #24]
 800069c:	4413      	add	r3, r2
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	685a      	ldr	r2, [r3, #4]
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	40da      	lsrs	r2, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80006b0:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <RCC_GetClocksFreq+0x14c>)
 80006b2:	689b      	ldr	r3, [r3, #8]
 80006b4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80006b8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80006ba:	69bb      	ldr	r3, [r7, #24]
 80006bc:	0b5b      	lsrs	r3, r3, #13
 80006be:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80006c0:	4a0b      	ldr	r2, [pc, #44]	; (80006f0 <RCC_GetClocksFreq+0x158>)
 80006c2:	69bb      	ldr	r3, [r7, #24]
 80006c4:	4413      	add	r3, r2
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	685a      	ldr	r2, [r3, #4]
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	40da      	lsrs	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	60da      	str	r2, [r3, #12]
}
 80006d8:	bf00      	nop
 80006da:	3724      	adds	r7, #36	; 0x24
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	40023800 	.word	0x40023800
 80006e8:	00f42400 	.word	0x00f42400
 80006ec:	017d7840 	.word	0x017d7840
 80006f0:	20000014 	.word	0x20000014

080006f4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	460b      	mov	r3, r1
 80006fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000700:	78fb      	ldrb	r3, [r7, #3]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d006      	beq.n	8000714 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000706:	4b0a      	ldr	r3, [pc, #40]	; (8000730 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000708:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800070a:	4909      	ldr	r1, [pc, #36]	; (8000730 <RCC_AHB1PeriphClockCmd+0x3c>)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4313      	orrs	r3, r2
 8000710:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000712:	e006      	b.n	8000722 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000716:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	43db      	mvns	r3, r3
 800071c:	4904      	ldr	r1, [pc, #16]	; (8000730 <RCC_AHB1PeriphClockCmd+0x3c>)
 800071e:	4013      	ands	r3, r2
 8000720:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800

08000734 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000740:	78fb      	ldrb	r3, [r7, #3]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d006      	beq.n	8000754 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000746:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <RCC_APB2PeriphClockCmd+0x3c>)
 8000748:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800074a:	4909      	ldr	r1, [pc, #36]	; (8000770 <RCC_APB2PeriphClockCmd+0x3c>)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	4313      	orrs	r3, r2
 8000750:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000752:	e006      	b.n	8000762 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000754:	4b06      	ldr	r3, [pc, #24]	; (8000770 <RCC_APB2PeriphClockCmd+0x3c>)
 8000756:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	43db      	mvns	r3, r3
 800075c:	4904      	ldr	r1, [pc, #16]	; (8000770 <RCC_APB2PeriphClockCmd+0x3c>)
 800075e:	4013      	ands	r3, r2
 8000760:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000762:	bf00      	nop
 8000764:	370c      	adds	r7, #12
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800

08000774 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	881b      	ldrh	r3, [r3, #0]
 8000786:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4a29      	ldr	r2, [pc, #164]	; (8000830 <TIM_TimeBaseInit+0xbc>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d013      	beq.n	80007b8 <TIM_TimeBaseInit+0x44>
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	4a28      	ldr	r2, [pc, #160]	; (8000834 <TIM_TimeBaseInit+0xc0>)
 8000794:	4293      	cmp	r3, r2
 8000796:	d00f      	beq.n	80007b8 <TIM_TimeBaseInit+0x44>
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800079e:	d00b      	beq.n	80007b8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4a25      	ldr	r2, [pc, #148]	; (8000838 <TIM_TimeBaseInit+0xc4>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d007      	beq.n	80007b8 <TIM_TimeBaseInit+0x44>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4a24      	ldr	r2, [pc, #144]	; (800083c <TIM_TimeBaseInit+0xc8>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	d003      	beq.n	80007b8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5))
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	4a23      	ldr	r2, [pc, #140]	; (8000840 <TIM_TimeBaseInit+0xcc>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d108      	bne.n	80007ca <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80007b8:	89fb      	ldrh	r3, [r7, #14]
 80007ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80007be:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	885a      	ldrh	r2, [r3, #2]
 80007c4:	89fb      	ldrh	r3, [r7, #14]
 80007c6:	4313      	orrs	r3, r2
 80007c8:	81fb      	strh	r3, [r7, #14]
  }

  if((TIMx != TIM6) && (TIMx != TIM7))
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4a1d      	ldr	r2, [pc, #116]	; (8000844 <TIM_TimeBaseInit+0xd0>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d00c      	beq.n	80007ec <TIM_TimeBaseInit+0x78>
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	4a1c      	ldr	r2, [pc, #112]	; (8000848 <TIM_TimeBaseInit+0xd4>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d008      	beq.n	80007ec <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80007da:	89fb      	ldrh	r3, [r7, #14]
 80007dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80007e0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	891a      	ldrh	r2, [r3, #8]
 80007e6:	89fb      	ldrh	r3, [r7, #14]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	89fa      	ldrh	r2, [r7, #14]
 80007f0:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	685a      	ldr	r2, [r3, #4]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	881a      	ldrh	r2, [r3, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	851a      	strh	r2, [r3, #40]	; 0x28

  if ((TIMx == TIM1) || (TIMx == TIM8))
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <TIM_TimeBaseInit+0xbc>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d003      	beq.n	8000812 <TIM_TimeBaseInit+0x9e>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a09      	ldr	r2, [pc, #36]	; (8000834 <TIM_TimeBaseInit+0xc0>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d104      	bne.n	800081c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	7a9b      	ldrb	r3, [r3, #10]
 8000816:	b29a      	uxth	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2201      	movs	r2, #1
 8000820:	829a      	strh	r2, [r3, #20]
}
 8000822:	bf00      	nop
 8000824:	3714      	adds	r7, #20
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40010000 	.word	0x40010000
 8000834:	40010400 	.word	0x40010400
 8000838:	40000400 	.word	0x40000400
 800083c:	40000800 	.word	0x40000800
 8000840:	40000c00 	.word	0x40000c00
 8000844:	40001000 	.word	0x40001000
 8000848:	40001400 	.word	0x40001400

0800084c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	460b      	mov	r3, r1
 8000856:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000858:	78fb      	ldrb	r3, [r7, #3]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d008      	beq.n	8000870 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	b29b      	uxth	r3, r3
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	b29a      	uxth	r2, r3
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800086e:	e007      	b.n	8000880 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	b29b      	uxth	r3, r3
 8000876:	f023 0301 	bic.w	r3, r3, #1
 800087a:	b29a      	uxth	r2, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	801a      	strh	r2, [r3, #0]
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	81bb      	strh	r3, [r7, #12]
 800089a:	2300      	movs	r3, #0
 800089c:	817b      	strh	r3, [r7, #10]
 800089e:	2300      	movs	r3, #0
 80008a0:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	8c1b      	ldrh	r3, [r3, #32]
 80008a6:	b29b      	uxth	r3, r3
 80008a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80008ac:	b29a      	uxth	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	841a      	strh	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	8c1b      	ldrh	r3, [r3, #32]
 80008b6:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	889b      	ldrh	r3, [r3, #4]
 80008bc:	81fb      	strh	r3, [r7, #14]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	8b9b      	ldrh	r3, [r3, #28]
 80008c2:	81bb      	strh	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80008c4:	89bb      	ldrh	r3, [r7, #12]
 80008c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80008ca:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80008cc:	89bb      	ldrh	r3, [r7, #12]
 80008ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008d2:	81bb      	strh	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	881b      	ldrh	r3, [r3, #0]
 80008d8:	021b      	lsls	r3, r3, #8
 80008da:	b29a      	uxth	r2, r3
 80008dc:	89bb      	ldrh	r3, [r7, #12]
 80008de:	4313      	orrs	r3, r2
 80008e0:	81bb      	strh	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80008e2:	897b      	ldrh	r3, [r7, #10]
 80008e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80008e8:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	899b      	ldrh	r3, [r3, #12]
 80008ee:	031b      	lsls	r3, r3, #12
 80008f0:	b29a      	uxth	r2, r3
 80008f2:	897b      	ldrh	r3, [r7, #10]
 80008f4:	4313      	orrs	r3, r2
 80008f6:	817b      	strh	r3, [r7, #10]

  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	885b      	ldrh	r3, [r3, #2]
 80008fc:	031b      	lsls	r3, r3, #12
 80008fe:	b29a      	uxth	r2, r3
 8000900:	897b      	ldrh	r3, [r7, #10]
 8000902:	4313      	orrs	r3, r2
 8000904:	817b      	strh	r3, [r7, #10]

  if((TIMx == TIM1) || (TIMx == TIM8))
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a12      	ldr	r2, [pc, #72]	; (8000954 <TIM_OC4Init+0xc8>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d003      	beq.n	8000916 <TIM_OC4Init+0x8a>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a11      	ldr	r2, [pc, #68]	; (8000958 <TIM_OC4Init+0xcc>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d10a      	bne.n	800092c <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8000916:	89fb      	ldrh	r3, [r7, #14]
 8000918:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800091c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	8a1b      	ldrh	r3, [r3, #16]
 8000922:	019b      	lsls	r3, r3, #6
 8000924:	b29a      	uxth	r2, r3
 8000926:	89fb      	ldrh	r3, [r7, #14]
 8000928:	4313      	orrs	r3, r2
 800092a:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	89fa      	ldrh	r2, [r7, #14]
 8000930:	809a      	strh	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	89ba      	ldrh	r2, [r7, #12]
 8000936:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	689a      	ldr	r2, [r3, #8]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	897a      	ldrh	r2, [r7, #10]
 8000944:	841a      	strh	r2, [r3, #32]
}
 8000946:	bf00      	nop
 8000948:	3714      	adds	r7, #20
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	40010000 	.word	0x40010000
 8000958:	40010400 	.word	0x40010400

0800095c <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	683a      	ldr	r2, [r7, #0]
 800096a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	460b      	mov	r3, r1
 8000982:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000984:	78fb      	ldrb	r3, [r7, #3]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d00c      	beq.n	80009a4 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000990:	b29b      	uxth	r3, r3
 8000992:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000996:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800099a:	b29a      	uxth	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }
}
 80009a2:	e009      	b.n	80009b8 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 80009b8:	bf00      	nop
 80009ba:	370c      	adds	r7, #12
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	889b      	ldrh	r3, [r3, #4]
 80009d0:	b29b      	uxth	r3, r3
 80009d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80009d6:	b29b      	uxth	r3, r3
}
 80009d8:	4618      	mov	r0, r3
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b087      	sub	sp, #28
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	460b      	mov	r3, r1
 80009ee:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]
 80009f8:	2300      	movs	r3, #0
 80009fa:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80009fc:	2300      	movs	r3, #0
 80009fe:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000a00:	887b      	ldrh	r3, [r7, #2]
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	095b      	lsrs	r3, r3, #5
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000a0a:	887b      	ldrh	r3, [r7, #2]
 8000a0c:	f003 031f 	and.w	r3, r3, #31
 8000a10:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000a12:	2201      	movs	r2, #1
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d107      	bne.n	8000a32 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	899b      	ldrh	r3, [r3, #12]
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	461a      	mov	r2, r3
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	e011      	b.n	8000a56 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d107      	bne.n	8000a48 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	8a1b      	ldrh	r3, [r3, #16]
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	461a      	mov	r2, r3
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	4013      	ands	r3, r2
 8000a44:	617b      	str	r3, [r7, #20]
 8000a46:	e006      	b.n	8000a56 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	8a9b      	ldrh	r3, [r3, #20]
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	461a      	mov	r2, r3
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	4013      	ands	r3, r2
 8000a54:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000a56:	887b      	ldrh	r3, [r7, #2]
 8000a58:	0a1b      	lsrs	r3, r3, #8
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000a5e:	2201      	movs	r2, #1
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	fa02 f303 	lsl.w	r3, r2, r3
 8000a66:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	881b      	ldrh	r3, [r3, #0]
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	461a      	mov	r2, r3
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	4013      	ands	r3, r2
 8000a74:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d005      	beq.n	8000a88 <USART_GetITStatus+0xa4>
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d002      	beq.n	8000a88 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000a82:	2301      	movs	r3, #1
 8000a84:	74fb      	strb	r3, [r7, #19]
 8000a86:	e001      	b.n	8000a8c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000a8c:	7cfb      	ldrb	r3, [r7, #19]
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	371c      	adds	r7, #28
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr

08000a9a <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	b085      	sub	sp, #20
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	81fb      	strh	r3, [r7, #14]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8000aae:	887b      	ldrh	r3, [r7, #2]
 8000ab0:	0a1b      	lsrs	r3, r3, #8
 8000ab2:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000ab4:	89fb      	ldrh	r3, [r7, #14]
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8000abe:	89bb      	ldrh	r3, [r7, #12]
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	b29a      	uxth	r2, r3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	801a      	strh	r2, [r3, #0]
}
 8000ac8:	bf00      	nop
 8000aca:	3714      	adds	r7, #20
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	71fb      	strb	r3, [r7, #7]
  if((int32_t)IRQn < 0) {
 8000ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	da0b      	bge.n	8000b00 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	b2da      	uxtb	r2, r3
 8000aec:	490c      	ldr	r1, [pc, #48]	; (8000b20 <NVIC_SetPriority+0x4c>)
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	f003 030f 	and.w	r3, r3, #15
 8000af4:	3b04      	subs	r3, #4
 8000af6:	0112      	lsls	r2, r2, #4
 8000af8:	b2d2      	uxtb	r2, r2
 8000afa:	440b      	add	r3, r1
 8000afc:	761a      	strb	r2, [r3, #24]
  }
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000afe:	e009      	b.n	8000b14 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	4907      	ldr	r1, [pc, #28]	; (8000b24 <NVIC_SetPriority+0x50>)
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	0112      	lsls	r2, r2, #4
 8000b0c:	b2d2      	uxtb	r2, r2
 8000b0e:	440b      	add	r3, r1
 8000b10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000b14:	bf00      	nop
 8000b16:	370c      	adds	r7, #12
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	e000ed00 	.word	0xe000ed00
 8000b24:	e000e100 	.word	0xe000e100

08000b28 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3b01      	subs	r3, #1
 8000b34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b38:	d301      	bcc.n	8000b3e <SysTick_Config+0x16>
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e00f      	b.n	8000b5e <SysTick_Config+0x36>

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	; (8000b68 <SysTick_Config+0x40>)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b46:	210f      	movs	r1, #15
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	f7ff ffc2 	bl	8000ad4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b50:	4b05      	ldr	r3, [pc, #20]	; (8000b68 <SysTick_Config+0x40>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b56:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <SysTick_Config+0x40>)
 8000b58:	2207      	movs	r2, #7
 8000b5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b5c:	2300      	movs	r3, #0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	e000e010 	.word	0xe000e010

08000b6c <TimerInit>:
 * @brief  None
 * @param  None
 * @retval None
 */
void
TimerInit(void) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
    RCC_ClocksTypeDef RCC_Clocks;

    RCC_GetClocksFreq(&RCC_Clocks);
 8000b72:	463b      	mov	r3, r7
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff fd0f 	bl	8000598 <RCC_GetClocksFreq>
    SysTick_Config(RCC_Clocks.SYSCLK_Frequency/1000);
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ba8 <TimerInit+0x3c>)
 8000b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b82:	099b      	lsrs	r3, r3, #6
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff ffcf 	bl	8000b28 <SysTick_Config>
    NVIC_SetPriority(SysTick_IRQn, 1);
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	f7ff ffa0 	bl	8000ad4 <NVIC_SetPriority>
    memsetl((uint8_t *)g_pTimerHandle, 0, sizeof(g_pTimerHandle));
 8000b94:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4804      	ldr	r0, [pc, #16]	; (8000bac <TimerInit+0x40>)
 8000b9c:	f000 f8af 	bl	8000cfe <memsetl>
    DBG_TIMER_SEND_STR("$ TimerInit\n");
}
 8000ba0:	bf00      	nop
 8000ba2:	3710      	adds	r7, #16
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	10624dd3 	.word	0x10624dd3
 8000bac:	20000040 	.word	0x20000040

08000bb0 <GetMilSecTick>:
 * @brief  None
 * @param  None
 * @retval None
 */
uint32_t
GetMilSecTick(void) {
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
    return g_wMilSecTickTimer;
 8000bb4:	4b03      	ldr	r3, [pc, #12]	; (8000bc4 <GetMilSecTick+0x14>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	200001c0 	.word	0x200001c0

08000bc8 <SysTick_Handler>:
 * @brief  None
 * @param  None
 * @retval None
 */
void
SysTick_Handler(void) {
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
    g_wMilSecTickTimer++;
 8000bcc:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <SysTick_Handler+0x18>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	4a03      	ldr	r2, [pc, #12]	; (8000be0 <SysTick_Handler+0x18>)
 8000bd4:	6013      	str	r3, [r2, #0]
}
 8000bd6:	bf00      	nop
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	200001c0 	.word	0x200001c0

08000be4 <USART2_IRQHandler>:
 *   This parameter can be one of the following values:
 *   UART1_IDX, UART2_IDX
 * @retval None
 */
void
USART2_IRQHandler(void) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bea:	b672      	cpsid	i
}
 8000bec:	bf00      	nop
	__disable_irq();
    if (USART_GetITStatus(USART2, USART_IT_RXNE) == SET) {
 8000bee:	f240 5125 	movw	r1, #1317	; 0x525
 8000bf2:	480f      	ldr	r0, [pc, #60]	; (8000c30 <USART2_IRQHandler+0x4c>)
 8000bf4:	f7ff fef6 	bl	80009e4 <USART_GetITStatus>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d112      	bne.n	8000c24 <USART2_IRQHandler+0x40>
        buffqueue_p pUartBuffQueueRx = (buffqueue_p) g_pUartQueueRx[0];
 8000bfe:	4b0d      	ldr	r3, [pc, #52]	; (8000c34 <USART2_IRQHandler+0x50>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	607b      	str	r3, [r7, #4]
        uint8_t byReceiverData = USART_ReceiveData(USART2);
 8000c04:	480a      	ldr	r0, [pc, #40]	; (8000c30 <USART2_IRQHandler+0x4c>)
 8000c06:	f7ff fedd 	bl	80009c4 <USART_ReceiveData>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	70fb      	strb	r3, [r7, #3]
        if (bufEnDat(pUartBuffQueueRx, &byReceiverData) == ERR_BUF_FULL) {}
 8000c10:	1cfb      	adds	r3, r7, #3
 8000c12:	4619      	mov	r1, r3
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f000 f822 	bl	8000c5e <bufEnDat>
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8000c1a:	f240 5125 	movw	r1, #1317	; 0x525
 8000c1e:	4804      	ldr	r0, [pc, #16]	; (8000c30 <USART2_IRQHandler+0x4c>)
 8000c20:	f7ff ff3b 	bl	8000a9a <USART_ClearITPendingBit>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c24:	b662      	cpsie	i
}
 8000c26:	bf00      	nop
    }
    __enable_irq();
}
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40004400 	.word	0x40004400
 8000c34:	200001c4 	.word	0x200001c4

08000c38 <bufIsFull>:
 * @return 1 if full; 0 otherwise
 */
uint8_t
bufIsFull(
    buffqueue_p pQueue
) {
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
    return (pQueue->wCountEle >= pQueue->wSize);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	885a      	ldrh	r2, [r3, #2]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	881b      	ldrh	r3, [r3, #0]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	bf2c      	ite	cs
 8000c4c:	2301      	movcs	r3, #1
 8000c4e:	2300      	movcc	r3, #0
 8000c50:	b2db      	uxtb	r3, r3
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr

08000c5e <bufEnDat>:
 */
uint8_t
bufEnDat(
    buffqueue_p pQueue,
	uint8_t *pReceiverData
) {
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b084      	sub	sp, #16
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
 8000c66:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000c68:	b672      	cpsid	i
}
 8000c6a:	bf00      	nop
	__disable_irq();
    
    /* Place data in buffer */
    for (uint8_t i = 0; i < pQueue->byItemSize; i++) {
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	73fb      	strb	r3, [r7, #15]
 8000c70:	e021      	b.n	8000cb6 <bufEnDat+0x58>
        pQueue->pData[pQueue->wHeadIndex] = pReceiverData[i];
 8000c72:	7bfb      	ldrb	r3, [r7, #15]
 8000c74:	683a      	ldr	r2, [r7, #0]
 8000c76:	441a      	add	r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	6879      	ldr	r1, [r7, #4]
 8000c7e:	88c9      	ldrh	r1, [r1, #6]
 8000c80:	440b      	add	r3, r1
 8000c82:	7812      	ldrb	r2, [r2, #0]
 8000c84:	701a      	strb	r2, [r3, #0]
        pQueue->wHeadIndex = ((pQueue->wHeadIndex + 1)  & (pQueue->wSize - 1));
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	88db      	ldrh	r3, [r3, #6]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	b21a      	sxth	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	3b01      	subs	r3, #1
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	b21b      	sxth	r3, r3
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	b21b      	sxth	r3, r3
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	80da      	strh	r2, [r3, #6]
        pQueue->wCountEle++;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	885b      	ldrh	r3, [r3, #2]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	805a      	strh	r2, [r3, #2]
    for (uint8_t i = 0; i < pQueue->byItemSize; i++) {
 8000cb0:	7bfb      	ldrb	r3, [r7, #15]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	73fb      	strb	r3, [r7, #15]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	791b      	ldrb	r3, [r3, #4]
 8000cba:	7bfa      	ldrb	r2, [r7, #15]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d3d8      	bcc.n	8000c72 <bufEnDat+0x14>
    }
    
    if (bufIsFull(pQueue)) {
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff ffb9 	bl	8000c38 <bufIsFull>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d011      	beq.n	8000cf0 <bufEnDat+0x92>
        /* Is going to overwrite the oldest byte */
        /* Increase tail index */
        pQueue->wTailIndex = (pQueue->wTailIndex + pQueue->byItemSize) & (pQueue->wSize - 1);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	891a      	ldrh	r2, [r3, #8]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	791b      	ldrb	r3, [r3, #4]
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	4413      	add	r3, r2
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	b21a      	sxth	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	881b      	ldrh	r3, [r3, #0]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	b21b      	sxth	r3, r3
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	b21b      	sxth	r3, r3
 8000cea:	b29a      	uxth	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	811a      	strh	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000cf0:	b662      	cpsie	i
}
 8000cf2:	bf00      	nop
    }
    
    __enable_irq();
    return ERR_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <memsetl>:
void
memsetl(
	uint8_t *dst,
	uint8_t value,
	uint16_t size
) {
 8000cfe:	b480      	push	{r7}
 8000d00:	b083      	sub	sp, #12
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
 8000d06:	460b      	mov	r3, r1
 8000d08:	70fb      	strb	r3, [r7, #3]
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	803b      	strh	r3, [r7, #0]
    while (size--) {
 8000d0e:	e004      	b.n	8000d1a <memsetl+0x1c>
        *dst++ = value;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	1c5a      	adds	r2, r3, #1
 8000d14:	607a      	str	r2, [r7, #4]
 8000d16:	78fa      	ldrb	r2, [r7, #3]
 8000d18:	701a      	strb	r2, [r3, #0]
    while (size--) {
 8000d1a:	883b      	ldrh	r3, [r7, #0]
 8000d1c:	1e5a      	subs	r2, r3, #1
 8000d1e:	803a      	strh	r2, [r7, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d1f5      	bne.n	8000d10 <memsetl+0x12>
    }    
}
 8000d24:	bf00      	nop
 8000d26:	bf00      	nop
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <Calculate_time>:
#define SYSCFG_GPIO_RCC					RCC_APB2Periph_SYSCFG

/******************************************************************************/
/*                     EXPORTED TYPES and DEFINITIONS                         */
/******************************************************************************/
uint32_t Calculate_time(uint32_t TimeInit, uint32_t TimeCurrent){
 8000d32:	b480      	push	{r7}
 8000d34:	b085      	sub	sp, #20
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
 8000d3a:	6039      	str	r1, [r7, #0]
	uint32_t TimeTotal;
	if (TimeInit >= TimeCurrent){
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d304      	bcc.n	8000d4e <Calculate_time+0x1c>
		TimeTotal = TimeCurrent - TimeInit;
 8000d44:	683a      	ldr	r2, [r7, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	1ad3      	subs	r3, r2, r3
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	e004      	b.n	8000d58 <Calculate_time+0x26>
	}else {
		TimeTotal = 0xFFFFFFFFU + TimeCurrent - TimeInit;
 8000d4e:	683a      	ldr	r2, [r7, #0]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	3b01      	subs	r3, #1
 8000d56:	60fb      	str	r3, [r7, #12]
	}
	return TimeTotal;
 8000d58:	68fb      	ldr	r3, [r7, #12]
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <Delay>:

void Delay(uint32_t ms){
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b084      	sub	sp, #16
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
	uint32_t buff = GetMilSecTick();
 8000d6e:	f7ff ff1f 	bl	8000bb0 <GetMilSecTick>
 8000d72:	60f8      	str	r0, [r7, #12]
	while (Calculate_time(buff, GetMilSecTick()) <= ms);
 8000d74:	bf00      	nop
 8000d76:	f7ff ff1b 	bl	8000bb0 <GetMilSecTick>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	68f8      	ldr	r0, [r7, #12]
 8000d80:	f7ff ffd7 	bl	8000d32 <Calculate_time>
 8000d84:	4602      	mov	r2, r0
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d2f4      	bcs.n	8000d76 <Delay+0x10>
}
 8000d8c:	bf00      	nop
 8000d8e:	bf00      	nop
 8000d90:	3710      	adds	r7, #16
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <main>:

/******************************************************************************/
/*                            EXPORTED FUNCTIONS                              */
/******************************************************************************/
int main(void)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 8000d9c:	f7ff fa50 	bl	8000240 <SystemCoreClockUpdate>
	TimPWM_Init();
 8000da0:	f000 f816 	bl	8000dd0 <TimPWM_Init>
	TimerInit();
 8000da4:	f7ff fee2 	bl	8000b6c <TimerInit>
	SystemInit();
 8000da8:	f7ff fa14 	bl	80001d4 <SystemInit>
	while (1){
		for (int i = 0; i< 100 ; i++){
 8000dac:	2300      	movs	r3, #0
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	e00a      	b.n	8000dc8 <main+0x32>
			Led_ControlPWM(i);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 f85a 	bl	8000e70 <Led_ControlPWM>
			Delay(100);
 8000dbc:	2064      	movs	r0, #100	; 0x64
 8000dbe:	f7ff ffd2 	bl	8000d66 <Delay>
		for (int i = 0; i< 100 ; i++){
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b63      	cmp	r3, #99	; 0x63
 8000dcc:	ddf1      	ble.n	8000db2 <main+0x1c>
 8000dce:	e7ed      	b.n	8000dac <main+0x16>

08000dd0 <TimPWM_Init>:
		}

   }
}
/******************************************************************************/
void TimPWM_Init(void){
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08a      	sub	sp, #40	; 0x28
 8000dd4:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_Initstructe;
	GPIO_InitTypeDef		GPIO_Initstructe;
	TIM_OCInitTypeDef		Tim_OCInittructure;

	//Cau hinh chan GPIO
	RCC_AHB1PeriphClockCmd(LED_GPIO_RCC, ENABLE);
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	2001      	movs	r0, #1
 8000dda:	f7ff fc8b 	bl	80006f4 <RCC_AHB1PeriphClockCmd>

	GPIO_Initstructe.GPIO_Mode = GPIO_Mode_AF;
 8000dde:	2302      	movs	r3, #2
 8000de0:	763b      	strb	r3, [r7, #24]
	GPIO_Initstructe.GPIO_OType = GPIO_OType_PP;
 8000de2:	2300      	movs	r3, #0
 8000de4:	76bb      	strb	r3, [r7, #26]
	GPIO_Initstructe.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	76fb      	strb	r3, [r7, #27]
	GPIO_Initstructe.GPIO_Speed = GPIO_Speed_50MHz;
 8000dea:	2302      	movs	r3, #2
 8000dec:	767b      	strb	r3, [r7, #25]

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_TIM1);
 8000dee:	2201      	movs	r2, #1
 8000df0:	210b      	movs	r1, #11
 8000df2:	481d      	ldr	r0, [pc, #116]	; (8000e68 <TimPWM_Init+0x98>)
 8000df4:	f7ff fb87 	bl	8000506 <GPIO_PinAFConfig>

	GPIO_Initstructe.GPIO_Pin = GPIO_Pin_11;
 8000df8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000dfc:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIOA, &GPIO_Initstructe);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	4818      	ldr	r0, [pc, #96]	; (8000e68 <TimPWM_Init+0x98>)
 8000e06:	f7ff faef 	bl	80003e8 <GPIO_Init>

	//Cau hinh Timer basic
	RCC_APB2PeriphClockCmd(TIM_RCC, ENABLE);
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	f7ff fc91 	bl	8000734 <RCC_APB2PeriphClockCmd>

	TIM_Initstructe.TIM_CounterMode = TIM_CounterMode_Up;
 8000e12:	2300      	movs	r3, #0
 8000e14:	83fb      	strh	r3, [r7, #30]
	TIM_Initstructe.TIM_ClockDivision = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	84bb      	strh	r3, [r7, #36]	; 0x24
	TIM_Initstructe.TIM_RepetitionCounter = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	TIM_Initstructe.TIM_Prescaler = TIM_PRESCALE;
 8000e20:	2300      	movs	r3, #0
 8000e22:	83bb      	strh	r3, [r7, #28]
	TIM_Initstructe.TIM_Period = TIM_PERIOD;
 8000e24:	f242 03cf 	movw	r3, #8399	; 0x20cf
 8000e28:	623b      	str	r3, [r7, #32]

	TIM_TimeBaseInit(TIM_INSTANCE, &TIM_Initstructe);
 8000e2a:	f107 031c 	add.w	r3, r7, #28
 8000e2e:	4619      	mov	r1, r3
 8000e30:	480e      	ldr	r0, [pc, #56]	; (8000e6c <TimPWM_Init+0x9c>)
 8000e32:	f7ff fc9f 	bl	8000774 <TIM_TimeBaseInit>

	//Cau hinh PWM
	Tim_OCInittructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000e36:	2360      	movs	r3, #96	; 0x60
 8000e38:	803b      	strh	r3, [r7, #0]
	Tim_OCInittructure.TIM_OutputState = TIM_OutputState_Enable;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	807b      	strh	r3, [r7, #2]
	Tim_OCInittructure.TIM_Pulse = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
	Tim_OCInittructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000e42:	2300      	movs	r3, #0
 8000e44:	81bb      	strh	r3, [r7, #12]

	TIM_OC4Init(TIM_INSTANCE, &Tim_OCInittructure);
 8000e46:	463b      	mov	r3, r7
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4808      	ldr	r0, [pc, #32]	; (8000e6c <TimPWM_Init+0x9c>)
 8000e4c:	f7ff fd1e 	bl	800088c <TIM_OC4Init>

	TIM_Cmd(TIM_INSTANCE, ENABLE);
 8000e50:	2101      	movs	r1, #1
 8000e52:	4806      	ldr	r0, [pc, #24]	; (8000e6c <TimPWM_Init+0x9c>)
 8000e54:	f7ff fcfa 	bl	800084c <TIM_Cmd>

	TIM_CtrlPWMOutputs(TIM_INSTANCE, ENABLE);
 8000e58:	2101      	movs	r1, #1
 8000e5a:	4804      	ldr	r0, [pc, #16]	; (8000e6c <TimPWM_Init+0x9c>)
 8000e5c:	f7ff fd8c 	bl	8000978 <TIM_CtrlPWMOutputs>
}
 8000e60:	bf00      	nop
 8000e62:	3728      	adds	r7, #40	; 0x28
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40020000 	.word	0x40020000
 8000e6c:	40010000 	.word	0x40010000

08000e70 <Led_ControlPWM>:

static void Led_ControlPWM(uint8_t dutyCycle){
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	71fb      	strb	r3, [r7, #7]
	static uint32_t pulse_length = 0;
	if (dutyCycle >= 100) return;
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	2b63      	cmp	r3, #99	; 0x63
 8000e7e:	d814      	bhi.n	8000eaa <Led_ControlPWM+0x3a>
	pulse_length = ((TIM_PERIOD *dutyCycle)/100);
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000e86:	fb02 f303 	mul.w	r3, r2, r3
 8000e8a:	4a0a      	ldr	r2, [pc, #40]	; (8000eb4 <Led_ControlPWM+0x44>)
 8000e8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000e90:	1152      	asrs	r2, r2, #5
 8000e92:	17db      	asrs	r3, r3, #31
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b07      	ldr	r3, [pc, #28]	; (8000eb8 <Led_ControlPWM+0x48>)
 8000e9a:	601a      	str	r2, [r3, #0]

	TIM_SetCompare4(TIM_INSTANCE, pulse_length);
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <Led_ControlPWM+0x48>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4806      	ldr	r0, [pc, #24]	; (8000ebc <Led_ControlPWM+0x4c>)
 8000ea4:	f7ff fd5a 	bl	800095c <TIM_SetCompare4>
 8000ea8:	e000      	b.n	8000eac <Led_ControlPWM+0x3c>
	if (dutyCycle >= 100) return;
 8000eaa:	bf00      	nop
}
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	51eb851f 	.word	0x51eb851f
 8000eb8:	200001cc 	.word	0x200001cc
 8000ebc:	40010000 	.word	0x40010000

08000ec0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ec0:	480d      	ldr	r0, [pc, #52]	; (8000ef8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ec2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ec4:	f7ff f986 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec8:	480c      	ldr	r0, [pc, #48]	; (8000efc <LoopForever+0x6>)
  ldr r1, =_edata
 8000eca:	490d      	ldr	r1, [pc, #52]	; (8000f00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ecc:	4a0d      	ldr	r2, [pc, #52]	; (8000f04 <LoopForever+0xe>)
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed0:	e002      	b.n	8000ed8 <LoopCopyDataInit>

08000ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed6:	3304      	adds	r3, #4

08000ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000edc:	d3f9      	bcc.n	8000ed2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ede:	4a0a      	ldr	r2, [pc, #40]	; (8000f08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ee0:	4c0a      	ldr	r4, [pc, #40]	; (8000f0c <LoopForever+0x16>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee4:	e001      	b.n	8000eea <LoopFillZerobss>

08000ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee8:	3204      	adds	r2, #4

08000eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eec:	d3fb      	bcc.n	8000ee6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000eee:	f000 f811 	bl	8000f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ef2:	f7ff ff50 	bl	8000d96 <main>

08000ef6 <LoopForever>:

LoopForever:
  b LoopForever
 8000ef6:	e7fe      	b.n	8000ef6 <LoopForever>
  ldr   r0, =_estack
 8000ef8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000efc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f00:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000f04:	08000f7c 	.word	0x08000f7c
  ldr r2, =_sbss
 8000f08:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000f0c:	200001d0 	.word	0x200001d0

08000f10 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f10:	e7fe      	b.n	8000f10 <ADC_IRQHandler>
	...

08000f14 <__libc_init_array>:
 8000f14:	b570      	push	{r4, r5, r6, lr}
 8000f16:	4d0d      	ldr	r5, [pc, #52]	; (8000f4c <__libc_init_array+0x38>)
 8000f18:	4c0d      	ldr	r4, [pc, #52]	; (8000f50 <__libc_init_array+0x3c>)
 8000f1a:	1b64      	subs	r4, r4, r5
 8000f1c:	10a4      	asrs	r4, r4, #2
 8000f1e:	2600      	movs	r6, #0
 8000f20:	42a6      	cmp	r6, r4
 8000f22:	d109      	bne.n	8000f38 <__libc_init_array+0x24>
 8000f24:	4d0b      	ldr	r5, [pc, #44]	; (8000f54 <__libc_init_array+0x40>)
 8000f26:	4c0c      	ldr	r4, [pc, #48]	; (8000f58 <__libc_init_array+0x44>)
 8000f28:	f000 f818 	bl	8000f5c <_init>
 8000f2c:	1b64      	subs	r4, r4, r5
 8000f2e:	10a4      	asrs	r4, r4, #2
 8000f30:	2600      	movs	r6, #0
 8000f32:	42a6      	cmp	r6, r4
 8000f34:	d105      	bne.n	8000f42 <__libc_init_array+0x2e>
 8000f36:	bd70      	pop	{r4, r5, r6, pc}
 8000f38:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f3c:	4798      	blx	r3
 8000f3e:	3601      	adds	r6, #1
 8000f40:	e7ee      	b.n	8000f20 <__libc_init_array+0xc>
 8000f42:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f46:	4798      	blx	r3
 8000f48:	3601      	adds	r6, #1
 8000f4a:	e7f2      	b.n	8000f32 <__libc_init_array+0x1e>
 8000f4c:	08000f74 	.word	0x08000f74
 8000f50:	08000f74 	.word	0x08000f74
 8000f54:	08000f74 	.word	0x08000f74
 8000f58:	08000f78 	.word	0x08000f78

08000f5c <_init>:
 8000f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f5e:	bf00      	nop
 8000f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f62:	bc08      	pop	{r3}
 8000f64:	469e      	mov	lr, r3
 8000f66:	4770      	bx	lr

08000f68 <_fini>:
 8000f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f6a:	bf00      	nop
 8000f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f6e:	bc08      	pop	{r3}
 8000f70:	469e      	mov	lr, r3
 8000f72:	4770      	bx	lr
