<stg><name>subconv_3x3_16_strid</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="34">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="2">
<condition id="53">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="36">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="3">
<condition id="51">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="9">
<condition id="37">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="39">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="6" to="7">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="5">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="7" to="8">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="8" to="6">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="4">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="6">
<![CDATA[
.loopexit:1  %co_cast7 = zext i6 %co to i32

]]></Node>
<StgValue><ssdm name="co_cast7"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="6">
<![CDATA[
.loopexit:2  %co_cast7_cast = zext i6 %co to i9

]]></Node>
<StgValue><ssdm name="co_cast7_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.loopexit:3  %tmp_132 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="10">
<![CDATA[
.loopexit:4  %p_shl3_cast = zext i10 %tmp_132 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.loopexit:5  %tmp_133 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="7">
<![CDATA[
.loopexit:6  %p_shl4_cast1 = zext i7 %tmp_133 to i10

]]></Node>
<StgValue><ssdm name="p_shl4_cast1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="7">
<![CDATA[
.loopexit:7  %p_shl4_cast = zext i7 %tmp_133 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:8  %tmp_134 = add i11 %p_shl4_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.loopexit:9  %tmp_135 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="8">
<![CDATA[
.loopexit:10  %p_shl2_cast = zext i8 %tmp_135 to i9

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:11  %tmp_136 = sub i9 %p_shl2_cast, %co_cast7_cast

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:12  %tmp_171_cast = sext i9 %tmp_136 to i10

]]></Node>
<StgValue><ssdm name="tmp_171_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.loopexit:13  %tmp_137 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:14  %p_shl_cast = zext i9 %tmp_137 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:15  %tmp_138 = add i10 %p_shl4_cast1, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:16  %exitcond8 = icmp eq i6 %co, -16

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:18  %co_5 = add i6 %co, 1

]]></Node>
<StgValue><ssdm name="co_5"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:19  br i1 %exitcond8, label %4, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.preheader:0  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast7

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader70:0  %h = phi i4 [ %h_5, %3 ], [ 1, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="4">
<![CDATA[
.preheader70:1  %h_cast6_cast = zext i4 %h to i10

]]></Node>
<StgValue><ssdm name="h_cast6_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader70:2  %tmp_139 = add i10 %h_cast6_cast, %tmp_138

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader70:3  %tmp_94 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_139, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="13">
<![CDATA[
.preheader70:4  %p_shl5_cast = zext i13 %tmp_94 to i14

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader70:5  %tmp_95 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_139, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="11">
<![CDATA[
.preheader70:6  %p_shl6_cast = zext i11 %tmp_95 to i14

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader70:7  %tmp_140 = add i14 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader70:8  %exitcond9 = icmp eq i4 %h, -7

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:9  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:10  br i1 %exitcond9, label %.loopexit.loopexit, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader69.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:1  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader69:0  %w = phi i4 [ %w_5, %2 ], [ 1, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="4">
<![CDATA[
.preheader69:1  %w_cast5_cast = zext i4 %w to i14

]]></Node>
<StgValue><ssdm name="w_cast5_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader69:2  %tmp_141 = add i14 %tmp_140, %w_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="14">
<![CDATA[
.preheader69:3  %tmp_179_cast = zext i14 %tmp_141 to i32

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:4  %output_V_addr = getelementptr [4800 x i8]* %output_V, i32 0, i32 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader69:5  %exitcond3 = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:6  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:7  br i1 %exitcond3, label %3, label %.preheader68.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader68.preheader:0  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:1  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_5 = add i4 %h, 1

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader68:0  %p_s = phi i8 [ 0, %.preheader68.preheader ], [ %p_09_1, %.preheader68.loopexit ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader68:1  %m = phi i2 [ 0, %.preheader68.preheader ], [ %m_5, %.preheader68.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="2">
<![CDATA[
.preheader68:2  %m_cast4_cast = zext i2 %m to i10

]]></Node>
<StgValue><ssdm name="m_cast4_cast"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:3  %tmp_142 = add i10 %m_cast4_cast, %tmp_171_cast

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:4  %tmp_96 = shl i10 %tmp_142, 2

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:5  %tmp_143 = sub i10 %tmp_96, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:6  %exitcond4 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:7  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:8  %m_5 = add i2 1, %m

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:9  br i1 %exitcond4, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp1 = xor i2 %m, -2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i5

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp_7 = add i5 %tmp1_cast, %tmp

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_7_cast_cast = zext i5 %tmp_7 to i11

]]></Node>
<StgValue><ssdm name="tmp_7_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp_144 = add i11 %tmp_7_cast_cast, %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader.preheader:5  %p_shl8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_144, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader.preheader:6  %tmp_97 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_144, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="12">
<![CDATA[
.preheader.preheader:7  %p_shl9_cast = zext i12 %tmp_97 to i15

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:8  %tmp_145 = add i15 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:9  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="6">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %w_5 = add i4 %w, 1

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_09_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ %n_5, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="2">
<![CDATA[
.preheader:2  %n_cast3_cast = zext i2 %n to i10

]]></Node>
<StgValue><ssdm name="n_cast3_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %tmp_146 = add i10 %tmp_143, %n_cast3_cast

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
.preheader:4  %tmp_187_cast = zext i10 %tmp_146 to i32

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i32 0, i32 %tmp_187_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:8  %n_5 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_5"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp2 = xor i2 %n, -2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="2">
<![CDATA[
:1  %tmp2_cast = sext i2 %tmp2 to i5

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_8 = add i5 %tmp_s, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="5">
<![CDATA[
:3  %tmp_8_cast_cast = zext i5 %tmp_8 to i15

]]></Node>
<StgValue><ssdm name="tmp_8_cast_cast"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_147 = add i15 %tmp_145, %tmp_8_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="15">
<![CDATA[
:5  %tmp_188_cast = zext i15 %tmp_147 to i32

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %input_V_addr = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_188_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="9">
<![CDATA[
:7  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="14">
<![CDATA[
:8  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.loopexit:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="9">
<![CDATA[
:7  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="14">
<![CDATA[
:8  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_9 = mul i8 %weight_V_load, %input_V_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %sum_V = add i8 %p_09_1, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="6">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %result_V = add i8 %bias_V_load, %p_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:2  store i8 %result_V, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="126" name="input_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="weight_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="bias_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="output_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="131" from="StgValue_130" to="co" fromId="130" toId="11">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="StgValue_10" to="co" fromId="10" toId="11">
</dataflow>
<dataflow id="133" from="co_5" to="co" fromId="29" toId="11">
<BackEdge/>
<condition id="64">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="StgValue_47" to="co" fromId="47" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="135" from="co" to="co_cast7" fromId="11" toId="12">
</dataflow>
<dataflow id="136" from="co" to="co_cast7_cast" fromId="11" toId="13">
</dataflow>
<dataflow id="138" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="tmp_132" fromId="137" toId="14">
</dataflow>
<dataflow id="139" from="co" to="tmp_132" fromId="11" toId="14">
</dataflow>
<dataflow id="141" from="StgValue_140" to="tmp_132" fromId="140" toId="14">
</dataflow>
<dataflow id="142" from="tmp_132" to="p_shl3_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_133" fromId="143" toId="16">
</dataflow>
<dataflow id="145" from="co" to="tmp_133" fromId="11" toId="16">
</dataflow>
<dataflow id="147" from="StgValue_146" to="tmp_133" fromId="146" toId="16">
</dataflow>
<dataflow id="148" from="tmp_133" to="p_shl4_cast1" fromId="16" toId="17">
</dataflow>
<dataflow id="149" from="tmp_133" to="p_shl4_cast" fromId="16" toId="18">
</dataflow>
<dataflow id="150" from="p_shl4_cast" to="tmp_134" fromId="18" toId="19">
</dataflow>
<dataflow id="151" from="p_shl3_cast" to="tmp_134" fromId="15" toId="19">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="tmp_135" fromId="152" toId="20">
</dataflow>
<dataflow id="154" from="co" to="tmp_135" fromId="11" toId="20">
</dataflow>
<dataflow id="156" from="StgValue_155" to="tmp_135" fromId="155" toId="20">
</dataflow>
<dataflow id="157" from="tmp_135" to="p_shl2_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="158" from="p_shl2_cast" to="tmp_136" fromId="21" toId="22">
</dataflow>
<dataflow id="159" from="co_cast7_cast" to="tmp_136" fromId="13" toId="22">
</dataflow>
<dataflow id="160" from="tmp_136" to="tmp_171_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_137" fromId="161" toId="24">
</dataflow>
<dataflow id="163" from="co" to="tmp_137" fromId="11" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_164" to="tmp_137" fromId="164" toId="24">
</dataflow>
<dataflow id="166" from="tmp_137" to="p_shl_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="167" from="p_shl4_cast1" to="tmp_138" fromId="17" toId="26">
</dataflow>
<dataflow id="168" from="p_shl_cast" to="tmp_138" fromId="25" toId="26">
</dataflow>
<dataflow id="169" from="co" to="exitcond8" fromId="11" toId="27">
</dataflow>
<dataflow id="171" from="StgValue_170" to="exitcond8" fromId="170" toId="27">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="172" toId="28">
</dataflow>
<dataflow id="175" from="StgValue_174" to="empty" fromId="174" toId="28">
</dataflow>
<dataflow id="176" from="StgValue_174" to="empty" fromId="174" toId="28">
</dataflow>
<dataflow id="177" from="StgValue_174" to="empty" fromId="174" toId="28">
</dataflow>
<dataflow id="178" from="co" to="co_5" fromId="11" toId="29">
</dataflow>
<dataflow id="180" from="StgValue_179" to="co_5" fromId="179" toId="29">
</dataflow>
<dataflow id="181" from="exitcond8" to="StgValue_30" fromId="27" toId="30">
</dataflow>
<dataflow id="182" from="bias_V" to="bias_V_addr" fromId="128" toId="31">
</dataflow>
<dataflow id="184" from="StgValue_183" to="bias_V_addr" fromId="183" toId="31">
</dataflow>
<dataflow id="185" from="co_cast7" to="bias_V_addr" fromId="12" toId="31">
</dataflow>
<dataflow id="186" from="h_5" to="h" fromId="58" toId="34">
<BackEdge/>
<condition id="65">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="StgValue_59" to="h" fromId="59" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="189" from="StgValue_188" to="h" fromId="188" toId="34">
<condition id="66">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="StgValue_32" to="h" fromId="32" toId="34">
</dataflow>
<dataflow id="191" from="h" to="h_cast6_cast" fromId="34" toId="35">
</dataflow>
<dataflow id="192" from="h_cast6_cast" to="tmp_139" fromId="35" toId="36">
</dataflow>
<dataflow id="193" from="tmp_138" to="tmp_139" fromId="26" toId="36">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="tmp_94" fromId="194" toId="37">
</dataflow>
<dataflow id="196" from="tmp_139" to="tmp_94" fromId="36" toId="37">
</dataflow>
<dataflow id="197" from="StgValue_164" to="tmp_94" fromId="164" toId="37">
</dataflow>
<dataflow id="198" from="tmp_94" to="p_shl5_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="tmp_95" fromId="199" toId="39">
</dataflow>
<dataflow id="201" from="tmp_139" to="tmp_95" fromId="36" toId="39">
</dataflow>
<dataflow id="202" from="StgValue_146" to="tmp_95" fromId="146" toId="39">
</dataflow>
<dataflow id="203" from="tmp_95" to="p_shl6_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="204" from="p_shl5_cast" to="tmp_140" fromId="38" toId="41">
</dataflow>
<dataflow id="205" from="p_shl6_cast" to="tmp_140" fromId="40" toId="41">
</dataflow>
<dataflow id="206" from="h" to="exitcond9" fromId="34" toId="42">
</dataflow>
<dataflow id="208" from="StgValue_207" to="exitcond9" fromId="207" toId="42">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="empty_57" fromId="172" toId="43">
</dataflow>
<dataflow id="211" from="StgValue_210" to="empty_57" fromId="210" toId="43">
</dataflow>
<dataflow id="212" from="StgValue_210" to="empty_57" fromId="210" toId="43">
</dataflow>
<dataflow id="213" from="StgValue_210" to="empty_57" fromId="210" toId="43">
</dataflow>
<dataflow id="214" from="exitcond9" to="StgValue_44" fromId="42" toId="44">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp" fromId="215" toId="45">
</dataflow>
<dataflow id="217" from="h" to="tmp" fromId="34" toId="45">
</dataflow>
<dataflow id="218" from="StgValue_146" to="tmp" fromId="146" toId="45">
</dataflow>
<dataflow id="219" from="w_5" to="w" fromId="81" toId="48">
<BackEdge/>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="StgValue_110" to="w" fromId="110" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="221" from="StgValue_188" to="w" fromId="188" toId="48">
<condition id="68">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="StgValue_46" to="w" fromId="46" toId="48">
</dataflow>
<dataflow id="223" from="w" to="w_cast5_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="224" from="tmp_140" to="tmp_141" fromId="41" toId="50">
</dataflow>
<dataflow id="225" from="w_cast5_cast" to="tmp_141" fromId="49" toId="50">
</dataflow>
<dataflow id="226" from="tmp_141" to="tmp_179_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="227" from="output_V" to="output_V_addr" fromId="129" toId="52">
</dataflow>
<dataflow id="228" from="StgValue_183" to="output_V_addr" fromId="183" toId="52">
</dataflow>
<dataflow id="229" from="tmp_179_cast" to="output_V_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="230" from="w" to="exitcond3" fromId="48" toId="53">
</dataflow>
<dataflow id="231" from="StgValue_207" to="exitcond3" fromId="207" toId="53">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecLoopTripCount" to="empty_58" fromId="172" toId="54">
</dataflow>
<dataflow id="233" from="StgValue_210" to="empty_58" fromId="210" toId="54">
</dataflow>
<dataflow id="234" from="StgValue_210" to="empty_58" fromId="210" toId="54">
</dataflow>
<dataflow id="235" from="StgValue_210" to="empty_58" fromId="210" toId="54">
</dataflow>
<dataflow id="236" from="exitcond3" to="StgValue_55" fromId="53" toId="55">
</dataflow>
<dataflow id="237" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_s" fromId="215" toId="56">
</dataflow>
<dataflow id="238" from="w" to="tmp_s" fromId="48" toId="56">
</dataflow>
<dataflow id="239" from="StgValue_146" to="tmp_s" fromId="146" toId="56">
</dataflow>
<dataflow id="240" from="h" to="h_5" fromId="34" toId="58">
</dataflow>
<dataflow id="241" from="StgValue_188" to="h_5" fromId="188" toId="58">
</dataflow>
<dataflow id="243" from="StgValue_242" to="p_s" fromId="242" toId="60">
<condition id="69">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="StgValue_57" to="p_s" fromId="57" toId="60">
</dataflow>
<dataflow id="245" from="p_09_1" to="p_s" fromId="82" toId="60">
<BackEdge/>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="StgValue_101" to="p_s" fromId="101" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="247" from="StgValue_155" to="m" fromId="155" toId="61">
<condition id="71">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="248" from="StgValue_57" to="m" fromId="57" toId="61">
</dataflow>
<dataflow id="249" from="m_5" to="m" fromId="68" toId="61">
<BackEdge/>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="250" from="StgValue_101" to="m" fromId="101" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="251" from="m" to="m_cast4_cast" fromId="61" toId="62">
</dataflow>
<dataflow id="252" from="m_cast4_cast" to="tmp_142" fromId="62" toId="63">
</dataflow>
<dataflow id="253" from="tmp_171_cast" to="tmp_142" fromId="23" toId="63">
</dataflow>
<dataflow id="254" from="tmp_142" to="tmp_96" fromId="63" toId="64">
</dataflow>
<dataflow id="256" from="StgValue_255" to="tmp_96" fromId="255" toId="64">
</dataflow>
<dataflow id="257" from="tmp_96" to="tmp_143" fromId="64" toId="65">
</dataflow>
<dataflow id="258" from="tmp_142" to="tmp_143" fromId="63" toId="65">
</dataflow>
<dataflow id="259" from="m" to="exitcond4" fromId="61" toId="66">
</dataflow>
<dataflow id="261" from="StgValue_260" to="exitcond4" fromId="260" toId="66">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecLoopTripCount" to="empty_59" fromId="172" toId="67">
</dataflow>
<dataflow id="264" from="StgValue_263" to="empty_59" fromId="263" toId="67">
</dataflow>
<dataflow id="265" from="StgValue_263" to="empty_59" fromId="263" toId="67">
</dataflow>
<dataflow id="266" from="StgValue_263" to="empty_59" fromId="263" toId="67">
</dataflow>
<dataflow id="268" from="StgValue_267" to="m_5" fromId="267" toId="68">
</dataflow>
<dataflow id="269" from="m" to="m_5" fromId="61" toId="68">
</dataflow>
<dataflow id="270" from="exitcond4" to="StgValue_69" fromId="66" toId="69">
</dataflow>
<dataflow id="271" from="m" to="tmp1" fromId="61" toId="70">
</dataflow>
<dataflow id="273" from="StgValue_272" to="tmp1" fromId="272" toId="70">
</dataflow>
<dataflow id="274" from="tmp1" to="tmp1_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="275" from="tmp1_cast" to="tmp_7" fromId="71" toId="72">
</dataflow>
<dataflow id="276" from="tmp" to="tmp_7" fromId="45" toId="72">
</dataflow>
<dataflow id="277" from="tmp_7" to="tmp_7_cast_cast" fromId="72" toId="73">
</dataflow>
<dataflow id="278" from="tmp_7_cast_cast" to="tmp_144" fromId="73" toId="74">
</dataflow>
<dataflow id="279" from="tmp_134" to="tmp_144" fromId="19" toId="74">
</dataflow>
<dataflow id="281" from="_ssdm_op_BitConcatenate.i15.i11.i4" to="p_shl8_cast" fromId="280" toId="75">
</dataflow>
<dataflow id="282" from="tmp_144" to="p_shl8_cast" fromId="74" toId="75">
</dataflow>
<dataflow id="283" from="StgValue_140" to="p_shl8_cast" fromId="140" toId="75">
</dataflow>
<dataflow id="285" from="_ssdm_op_BitConcatenate.i12.i11.i1" to="tmp_97" fromId="284" toId="76">
</dataflow>
<dataflow id="286" from="tmp_144" to="tmp_97" fromId="74" toId="76">
</dataflow>
<dataflow id="287" from="StgValue_146" to="tmp_97" fromId="146" toId="76">
</dataflow>
<dataflow id="288" from="tmp_97" to="p_shl9_cast" fromId="76" toId="77">
</dataflow>
<dataflow id="289" from="p_shl8_cast" to="tmp_145" fromId="75" toId="78">
</dataflow>
<dataflow id="290" from="p_shl9_cast" to="tmp_145" fromId="77" toId="78">
</dataflow>
<dataflow id="291" from="bias_V_addr" to="bias_V_load" fromId="31" toId="80">
</dataflow>
<dataflow id="292" from="w" to="w_5" fromId="48" toId="81">
</dataflow>
<dataflow id="293" from="StgValue_188" to="w_5" fromId="188" toId="81">
</dataflow>
<dataflow id="294" from="sum_V" to="p_09_1" fromId="105" toId="82">
<BackEdge/>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="295" from="StgValue_106" to="p_09_1" fromId="106" toId="82">
<BackEdge/>
</dataflow>
<dataflow id="296" from="p_s" to="p_09_1" fromId="60" toId="82">
<condition id="74">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="297" from="StgValue_79" to="p_09_1" fromId="79" toId="82">
</dataflow>
<dataflow id="298" from="n_5" to="n" fromId="90" toId="83">
<BackEdge/>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="299" from="StgValue_106" to="n" fromId="106" toId="83">
<BackEdge/>
</dataflow>
<dataflow id="300" from="StgValue_155" to="n" fromId="155" toId="83">
<condition id="76">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="301" from="StgValue_79" to="n" fromId="79" toId="83">
</dataflow>
<dataflow id="302" from="n" to="n_cast3_cast" fromId="83" toId="84">
</dataflow>
<dataflow id="303" from="tmp_143" to="tmp_146" fromId="65" toId="85">
</dataflow>
<dataflow id="304" from="n_cast3_cast" to="tmp_146" fromId="84" toId="85">
</dataflow>
<dataflow id="305" from="tmp_146" to="tmp_187_cast" fromId="85" toId="86">
</dataflow>
<dataflow id="306" from="weight_V" to="weight_V_addr" fromId="127" toId="87">
</dataflow>
<dataflow id="307" from="StgValue_183" to="weight_V_addr" fromId="183" toId="87">
</dataflow>
<dataflow id="308" from="tmp_187_cast" to="weight_V_addr" fromId="86" toId="87">
</dataflow>
<dataflow id="309" from="n" to="exitcond" fromId="83" toId="88">
</dataflow>
<dataflow id="310" from="StgValue_260" to="exitcond" fromId="260" toId="88">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecLoopTripCount" to="empty_60" fromId="172" toId="89">
</dataflow>
<dataflow id="312" from="StgValue_263" to="empty_60" fromId="263" toId="89">
</dataflow>
<dataflow id="313" from="StgValue_263" to="empty_60" fromId="263" toId="89">
</dataflow>
<dataflow id="314" from="StgValue_263" to="empty_60" fromId="263" toId="89">
</dataflow>
<dataflow id="315" from="n" to="n_5" fromId="83" toId="90">
</dataflow>
<dataflow id="316" from="StgValue_267" to="n_5" fromId="267" toId="90">
</dataflow>
<dataflow id="317" from="exitcond" to="StgValue_91" fromId="88" toId="91">
</dataflow>
<dataflow id="318" from="n" to="tmp2" fromId="83" toId="92">
</dataflow>
<dataflow id="319" from="StgValue_272" to="tmp2" fromId="272" toId="92">
</dataflow>
<dataflow id="320" from="tmp2" to="tmp2_cast" fromId="92" toId="93">
</dataflow>
<dataflow id="321" from="tmp_s" to="tmp_8" fromId="56" toId="94">
</dataflow>
<dataflow id="322" from="tmp2_cast" to="tmp_8" fromId="93" toId="94">
</dataflow>
<dataflow id="323" from="tmp_8" to="tmp_8_cast_cast" fromId="94" toId="95">
</dataflow>
<dataflow id="324" from="tmp_145" to="tmp_147" fromId="78" toId="96">
</dataflow>
<dataflow id="325" from="tmp_8_cast_cast" to="tmp_147" fromId="95" toId="96">
</dataflow>
<dataflow id="326" from="tmp_147" to="tmp_188_cast" fromId="96" toId="97">
</dataflow>
<dataflow id="327" from="input_V" to="input_V_addr" fromId="126" toId="98">
</dataflow>
<dataflow id="328" from="StgValue_183" to="input_V_addr" fromId="183" toId="98">
</dataflow>
<dataflow id="329" from="tmp_188_cast" to="input_V_addr" fromId="97" toId="98">
</dataflow>
<dataflow id="330" from="weight_V_addr" to="weight_V_load" fromId="87" toId="99">
</dataflow>
<dataflow id="331" from="input_V_addr" to="input_V_load" fromId="98" toId="100">
</dataflow>
<dataflow id="332" from="weight_V_addr" to="weight_V_load" fromId="87" toId="102">
</dataflow>
<dataflow id="333" from="input_V_addr" to="input_V_load" fromId="98" toId="103">
</dataflow>
<dataflow id="334" from="weight_V_load" to="tmp_9" fromId="102" toId="104">
</dataflow>
<dataflow id="335" from="input_V_load" to="tmp_9" fromId="103" toId="104">
</dataflow>
<dataflow id="336" from="p_09_1" to="sum_V" fromId="82" toId="105">
</dataflow>
<dataflow id="337" from="tmp_9" to="sum_V" fromId="104" toId="105">
</dataflow>
<dataflow id="338" from="bias_V_addr" to="bias_V_load" fromId="31" toId="107">
</dataflow>
<dataflow id="339" from="bias_V_load" to="result_V" fromId="107" toId="108">
</dataflow>
<dataflow id="340" from="p_s" to="result_V" fromId="60" toId="108">
</dataflow>
<dataflow id="341" from="result_V" to="StgValue_109" fromId="108" toId="109">
</dataflow>
<dataflow id="342" from="output_V_addr" to="StgValue_109" fromId="52" toId="109">
</dataflow>
<dataflow id="343" from="exitcond8" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="344" from="exitcond9" to="StgValue_3" fromId="42" toId="3">
</dataflow>
<dataflow id="345" from="exitcond3" to="StgValue_4" fromId="53" toId="4">
</dataflow>
<dataflow id="346" from="exitcond4" to="StgValue_5" fromId="66" toId="5">
</dataflow>
<dataflow id="347" from="exitcond" to="StgValue_6" fromId="88" toId="6">
</dataflow>
</dataflows>


</stg>
