{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/cond_s_a.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/cond_s_a.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/cond_s_a.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/cond_s_a.html</a>. It is a snapshot of the page as it appeared on Aug 4, 2009 21:05:46 GMT. The <a href=\"http://www.vdlande.com/VHDL/cond_s_a.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:HVqtv0Bgqp0J:www.vdlande.com/VHDL/cond_s_a.html+site:www.vdlande.com+vhdl+cond_s_a&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1\" style=\"text-decoration:underline;color:#00c\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight:bold\">cond_s_a</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Conditional Signal Assignment</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5>\r\n<CAPTION><B>Conditional Signal Assignment</B></CAPTION>\r\n<TR><TD COLSPAN=3><HR></TD></TR>\r\n<TR>\r\n<TD BGCOLOR=\"lightcyan\">Concurrent Statement</TD>\r\n<TD>---- used in ----></TD>\r\n<TD BGCOLOR=\"lightgreen\">Architecture</TD>\r\n</TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>\r\n<TR>\r\n<TD><PRE>signal_name <= expression_1 when condition_1 else\r\n               expression_2 when condition_2 else\r\n               expression_3 ;\r\n</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n\r\n\r\n<DIV ALIGN=CENTER>\r\nSee LRM section 9.5.1\r\n\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>Each condition is aboolean expression:\r\n<PRE>architecture COND of BRANCH is\r\nbegin\r\n   Z <= A when X > 5 else\r\n        B when X < 5 else\r\n        C;\r\nend COND;</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>Conditions may overlap, as for the <a href=\"ifs.htm\">if</a>\r\nstatement. The expression corresponding to the first \"true\" condition is\r\nassigned.\r\n<PRE>architecture COND of BRANCH is\r\nbegin\r\n   Z <= A when X = 5 else\r\n        B when X < 10 else\r\n        C;\r\nend COND;</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=right>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>\r\n<TR>\r\n<TD>There must be a final unconditional <b>else</b> expression:\r\n<PRE>architecture COND of WRONG is\r\nbegin\r\n   Z <= A when X > 5;  --illegal\r\nend COND;</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>\r\n<TR>\r\n<TD>The expressions assigned may be delayed.\r\n<a href=\"conc_s_a.htm\">Transport delay</a> mode may\r\nalso be specified</TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>\r\n<TR>\r\n<TD>Conditional signal assigments may be used to define <b>tri-state\r\nbuffers</b>, using the <b>std_logic</b> and <b>std_logic_vector</b>\r\ntype. Note the use of the <a href=\"aggregat.htm\">aggregate</a> form for\r\na vector bus.<PRE>\r\narchitecture COND of TRI_STATE is\r\n  signal TRI_BIT: std_logic;\r\n  signal TRI_BUS: \r\n             std_logic_vector(0 to 7);\r\nbegin\r\n  TRI_BIT <= BIT_1 when EN_1 = '1'\r\n        else 'Z';\r\n  TRI_BUS <= BUS_1 when EN_2 = '1'\r\n        else (others => 'Z');\r\nend COND;</PRE></TD>\r\n</TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\nConditional signal assignments are generally synthesisable.\r\n<p>\r\nA conditional signal assignment will usually result in combinational\r\nlogic being generated. Assignment to 'Z' will normally generate\r\ntri-state drivers. Assinment to 'X' may not be supported.\r\n<p>\r\nIf a signal is conditionally assigned to itself, latches may be\r\ninferred.\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n\r\nIn <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93, any signal assigment statement may have an optinal label.\r\n<p>\r\n<b style=\"color:black;background-color:#ffff66\">VHDL</b>-93 defines an <b>unaffected</b> keyword, which indicates a\r\ncondition when a signal is not given a new assignment:\r\n<pre>label: signal <= expression_1 when condition_1\r\n                 else expression_2 when condition_2\r\n                 else unaffected ;\r\n</pre>\r\nThe keywords <a href=\"conc_s_a.htm\">inertial and reject</a> may also be\r\nused in a conditional signal assignment.\r\n<p>\r\nA conditional signal assignment can be specified to run as a\r\n<a href=\"process.htm\">postponed</a> process.\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n<div align=center>\r\n<a href=\"conc_s_a.htm\"><img border=0 src=\"../../images/left.gif\"></a>\r\n<a href=\"index.htm\"><img border=0 src=\"../../images/up.gif\"></a>\r\n<a href=\"sel_s_a.htm\"><img border=0 src=\"../../images/right.gif\"></a>\r\n</div>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}