Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "timer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "timer"
Output Format                      : NGC
Target Device                      : xc3s400-5-ft256

---- Source Options
Top Module Name                    : timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "H:/12s2/COMP3601/Project/DisplayDecoder/DisplayDecoder.vhd" in Library work.
Architecture behavioral of Entity displaydecoder is up to date.
Compiling vhdl file "H:/12s2/COMP3601/Project/LedDisplay/LedDisplay.vhd" in Library work.
Architecture behavioral of Entity leddisplay is up to date.
Compiling vhdl file "H:/12s2/COMP3601/Project/clk_div/clk_div.vhd" in Library work.
Architecture behavioral of Entity clk_div is up to date.
Compiling vhdl file "H:/12s2/COMP3601/Project/timer/timer.vhd" in Library work.
Entity <timer> compiled.
Entity <timer> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <timer> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <timer> in library <work> (Architecture <structural>).
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <behavioral>).
Entity <clk_div> analyzed. Unit <clk_div> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "H:/12s2/COMP3601/Project/clk_div/clk_div.vhd".
    Found 1-bit register for signal <clk_1us>.
    Found 1-bit register for signal <clk_1s>.
    Found 1-bit register for signal <clk_1ms>.
    Found 16-bit up counter for signal <counter_1ms>.
    Found 16-bit comparator greater for signal <counter_1ms$cmp_gt0000> created at line 34.
    Found 16-bit comparator less for signal <counter_1ms$cmp_lt0000> created at line 34.
    Found 16-bit up counter for signal <counter_1s>.
    Found 16-bit comparator greater for signal <counter_1s$cmp_gt0000> created at line 47.
    Found 16-bit comparator less for signal <counter_1s$cmp_lt0000> created at line 47.
    Found 16-bit up counter for signal <counter_1us>.
    Found 16-bit comparator greater for signal <counter_1us$cmp_gt0000> created at line 21.
    Found 16-bit comparator less for signal <counter_1us$cmp_lt0000> created at line 21.
    Summary:
	inferred   3 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <clk_div> synthesized.


Synthesizing Unit <timer>.
    Related source file is "H:/12s2/COMP3601/Project/timer/timer.vhd".
WARNING:Xst:1780 - Signal <waiting_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <standby_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sending_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <handshake_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <done_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <one_wire>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <current_state>.
    Found 32-bit register for signal <timer_1ms>.
    Found 32-bit adder for signal <timer_1ms$addsub0000> created at line 42.
    Found 32-bit register for signal <timer_1s>.
    Found 32-bit adder for signal <timer_1s$share0000>.
    Found 32-bit register for signal <timer_1us>.
    Found 32-bit adder for signal <timer_1us$addsub0000> created at line 45.
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <timer> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Counters                                             : 3
 16-bit up counter                                     : 3
# Registers                                            : 7
 1-bit register                                        : 3
 32-bit register                                       : 3
 5-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 6
 16-bit comparator greater                             : 3
 16-bit comparator less                                : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Counters                                             : 3
 16-bit up counter                                     : 3
# Registers                                            : 104
 Flip-Flops                                            : 104
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 6
 16-bit comparator greater                             : 3
 16-bit comparator less                                : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <timer> ...

Optimizing unit <clk_div> ...
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_15> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_15> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_14> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_13> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_12> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_10> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_9> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_11> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_8> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_7> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_6> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_5> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_3> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_2> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_4> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_1> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1ms_0> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_13> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_12> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_14> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_11> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_10> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_9> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_8> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_6> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_5> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_7> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_4> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_3> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_2> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_1> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/counter_1s_0> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/clk_1s> of sequential type is unconnected in block <timer>.
WARNING:Xst:2677 - Node <timer_inst/clk_1ms> of sequential type is unconnected in block <timer>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block timer, actual ratio is 4.
Latch one_wire has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : timer.ngr
Top Level Output File Name         : timer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 603
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 109
#      LUT2                        : 15
#      LUT2_D                      : 2
#      LUT3                        : 39
#      LUT3_D                      : 1
#      LUT3_L                      : 12
#      LUT4                        : 112
#      LUT4_D                      : 10
#      LUT4_L                      : 41
#      MUXCY                       : 142
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 112
# FlipFlops/Latches                : 120
#      FD                          : 1
#      FDR                         : 109
#      FDRS                        : 6
#      FDS                         : 1
#      FDSE                        : 1
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-5 

 Number of Slices:                      179  out of   3584     4%  
 Number of Slice Flip Flops:            119  out of   7168     1%  
 Number of 4 input LUTs:                345  out of   7168     4%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    173     6%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
timer_inst/clk_1us1                | BUFG                   | 101   |
one_wire_or0000(one_wire_or00001:O)| NONE(*)(one_wire)      | 2     |
clk_50                             | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.864ns (Maximum Frequency: 127.170MHz)
   Minimum input arrival time before clock: 6.292ns
   Maximum output required time after clock: 9.372ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer_inst/clk_1us1'
  Clock period: 7.756ns (frequency: 128.933MHz)
  Total number of paths / destination ports: 15055 / 104
-------------------------------------------------------------------------
Delay:               7.756ns (Levels of Logic = 11)
  Source:            timer_1ms_25 (FF)
  Destination:       timer_1s_0 (FF)
  Source Clock:      timer_inst/clk_1us1 rising
  Destination Clock: timer_inst/clk_1us1 rising

  Data Path: timer_1ms_25 to timer_1s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.626   1.066  timer_1ms_25 (timer_1ms_25)
     LUT2:I0->O            1   0.479   0.000  current_state_cmp_eq00031_wg_lut<0> (current_state_cmp_eq00031_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  current_state_cmp_eq00031_wg_cy<0> (current_state_cmp_eq00031_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  current_state_cmp_eq00031_wg_cy<1> (current_state_cmp_eq00031_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  current_state_cmp_eq00031_wg_cy<2> (current_state_cmp_eq00031_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  current_state_cmp_eq00031_wg_cy<3> (current_state_cmp_eq00031_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  current_state_cmp_eq00031_wg_cy<4> (current_state_cmp_eq00031_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  current_state_cmp_eq00031_wg_cy<5> (current_state_cmp_eq00031_wg_cy<5>)
     MUXCY:CI->O           7   0.265   0.929  current_state_cmp_eq00031_wg_cy<6> (current_state_cmp_eq00031_wg_cy<6>)
     LUT4:I3->O            4   0.479   0.838  current_state_mux0000<4>1111_1 (current_state_mux0000<4>1111)
     LUT4_D:I2->O         18   0.479   1.227  timer_1s_mux0000<0>12_2 (timer_1s_mux0000<0>121)
     LUT4:I3->O            1   0.479   0.000  timer_1s_mux0000<8>1 (timer_1s_mux0000<8>)
     FDR:D                     0.176          timer_1s_23
    ----------------------------------------
    Total                      7.756ns (3.695ns logic, 4.061ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 7.864ns (frequency: 127.170MHz)
  Total number of paths / destination ports: 1176 / 37
-------------------------------------------------------------------------
Delay:               7.864ns (Levels of Logic = 4)
  Source:            timer_inst/counter_1us_15 (FF)
  Destination:       timer_inst/counter_1us_15 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: timer_inst/counter_1us_15 to timer_inst/counter_1us_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.626   1.074  timer_inst/counter_1us_15 (timer_inst/counter_1us_15)
     LUT4:I0->O            1   0.479   0.851  timer_inst/counter_1us_cmp_eq0000158_SW0 (N186)
     LUT4_D:I1->O          1   0.479   0.704  timer_inst/counter_1us_cmp_eq0000158 (timer_inst/N01)
     LUT4:I3->O            5   0.479   0.806  timer_inst/counter_1us_cmp_eq00002 (timer_inst/counter_1us_cmp_eq0000)
     LUT4:I3->O           13   0.479   0.994  timer_inst/Mcount_counter_1us_val1 (timer_inst/Mcount_counter_1us_val)
     FDR:R                     0.892          timer_inst/counter_1us_1
    ----------------------------------------
    Total                      7.864ns (3.434ns logic, 4.430ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'timer_inst/clk_1us1'
  Total number of paths / destination ports: 104 / 101
-------------------------------------------------------------------------
Offset:              6.292ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       current_state_4 (FF)
  Destination Clock: timer_inst/clk_1us1 rising

  Data Path: reset to current_state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           104   0.715   2.096  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.479   0.704  current_state_mux0000<0>1_SW1 (N90)
     LUT4:I3->O            1   0.479   0.000  timer_1s_mux0000<0>11_SW1_F (N274)
     MUXF5:I0->O           1   0.314   0.851  timer_1s_mux0000<0>11_SW1 (N190)
     LUT4:I1->O            1   0.479   0.000  current_state_mux0000<0>1 (current_state_mux0000<0>1)
     FD:D                      0.176          current_state_4
    ----------------------------------------
    Total                      6.292ns (2.642ns logic, 3.650ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'one_wire_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            one_wire_1 (LATCH)
  Destination:       one_wire (PAD)
  Source Clock:      one_wire_or0000 falling

  Data Path: one_wire_1 to one_wire
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  one_wire_1 (one_wire_1)
     OBUF:I->O                 4.909          one_wire_OBUF (one_wire)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'timer_inst/clk_1us1'
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Offset:              9.372ns (Levels of Logic = 3)
  Source:            current_state_0 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      timer_inst/clk_1us1 rising

  Data Path: current_state_0 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             12   0.626   1.245  current_state_0 (current_state_0)
     LUT2:I0->O            5   0.479   0.953  one_wire_mux00021 (one_wire_mux0002)
     LUT4:I1->O            1   0.479   0.681  leds<7>1 (leds_7_OBUF)
     OBUF:I->O                 4.909          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      9.372ns (6.493ns logic, 2.879ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.18 secs
 
--> 

Total memory usage is 196832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    4 (   0 filtered)

