
RTOS_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000013e4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          0000002a  00800060  00800060  00001458  2**0
                  ALLOC
  2 .stab         00001998  00000000  00000000  00001458  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000ade  00000000  00000000  00002df0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
       8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
       c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      18:	0c 94 7e 08 	jmp	0x10fc	; 0x10fc <__vector_6>
      1c:	0c 94 dd 08 	jmp	0x11ba	; 0x11ba <__vector_7>
      20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      28:	0c 94 36 08 	jmp	0x106c	; 0x106c <__vector_10>
      2c:	0c 94 ea 07 	jmp	0xfd4	; 0xfd4 <__vector_11>
      30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
      50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	aa 38       	cpi	r26, 0x8A	; 138
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
      70:	0e 94 3a 09 	call	0x1274	; 0x1274 <main>
      74:	0c 94 f0 09 	jmp	0x13e0	; 0x13e0 <_exit>

00000078 <__bad_interrupt>:
      78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <DIO_u8Init>:
#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"

u8 DIO_u8Init            (void)
{
      7c:	df 93       	push	r29
      7e:	cf 93       	push	r28
      80:	0f 92       	push	r0
      82:	cd b7       	in	r28, 0x3d	; 61
      84:	de b7       	in	r29, 0x3e	; 62
     DDRA_u8_REG = CONC(DIO_u8_PA7_INITIAL_DIRECTION,DIO_u8_PA6_INITIAL_DIRECTION,DIO_u8_PA5_INITIAL_DIRECTION,DIO_u8_PA4_INITIAL_DIRECTION,
      86:	ea e3       	ldi	r30, 0x3A	; 58
      88:	f0 e0       	ldi	r31, 0x00	; 0
      8a:	10 82       	st	Z, r1
	                    DIO_u8_PA3_INITIAL_DIRECTION,DIO_u8_PA2_INITIAL_DIRECTION,DIO_u8_PA1_INITIAL_DIRECTION,DIO_u8_PA0_INITIAL_DIRECTION); 
     
	 DDRB_u8_REG = CONC(DIO_u8_PB7_INITIAL_DIRECTION,DIO_u8_PB6_INITIAL_DIRECTION,DIO_u8_PB5_INITIAL_DIRECTION,DIO_u8_PB4_INITIAL_DIRECTION,
      8c:	e7 e3       	ldi	r30, 0x37	; 55
      8e:	f0 e0       	ldi	r31, 0x00	; 0
      90:	87 e0       	ldi	r24, 0x07	; 7
      92:	80 83       	st	Z, r24
	                    DIO_u8_PB3_INITIAL_DIRECTION,DIO_u8_PB2_INITIAL_DIRECTION,DIO_u8_PB1_INITIAL_DIRECTION,DIO_u8_PB0_INITIAL_DIRECTION); 
     
	 DDRC_u8_REG = CONC(DIO_u8_PC7_INITIAL_DIRECTION,DIO_u8_PC6_INITIAL_DIRECTION,DIO_u8_PC5_INITIAL_DIRECTION,DIO_u8_PC4_INITIAL_DIRECTION,
      94:	e4 e3       	ldi	r30, 0x34	; 52
      96:	f0 e0       	ldi	r31, 0x00	; 0
      98:	10 82       	st	Z, r1
	                    DIO_u8_PC3_INITIAL_DIRECTION,DIO_u8_PC2_INITIAL_DIRECTION,DIO_u8_PC1_INITIAL_DIRECTION,DIO_u8_PC0_INITIAL_DIRECTION); 
     
	 DDRD_u8_REG = CONC(DIO_u8_PD7_INITIAL_DIRECTION,DIO_u8_PD6_INITIAL_DIRECTION,DIO_u8_PD5_INITIAL_DIRECTION,DIO_u8_PD4_INITIAL_DIRECTION,
      9a:	e1 e3       	ldi	r30, 0x31	; 49
      9c:	f0 e0       	ldi	r31, 0x00	; 0
      9e:	10 82       	st	Z, r1
	                    DIO_u8_PD3_INITIAL_DIRECTION,DIO_u8_PD2_INITIAL_DIRECTION,DIO_u8_PD1_INITIAL_DIRECTION,DIO_u8_PD0_INITIAL_DIRECTION); 
    /*Initial values for pins */
     PORTA_u8_REG = CONC(DIO_u8_PA7_INITIAL_VALUE,DIO_u8_PA6_INITIAL_VALUE,DIO_u8_PA5_INITIAL_VALUE,DIO_u8_PA4_INITIAL_VALUE,
      a0:	eb e3       	ldi	r30, 0x3B	; 59
      a2:	f0 e0       	ldi	r31, 0x00	; 0
      a4:	10 82       	st	Z, r1
	                     DIO_u8_PA3_INITIAL_VALUE,DIO_u8_PA2_INITIAL_VALUE,DIO_u8_PA1_INITIAL_VALUE,DIO_u8_PA0_INITIAL_VALUE); 
																											   
	 PORTB_u8_REG = CONC(DIO_u8_PB7_INITIAL_VALUE,DIO_u8_PB6_INITIAL_VALUE,DIO_u8_PB5_INITIAL_VALUE,DIO_u8_PB4_INITIAL_VALUE,
      a6:	e8 e3       	ldi	r30, 0x38	; 56
      a8:	f0 e0       	ldi	r31, 0x00	; 0
      aa:	10 82       	st	Z, r1
	                     DIO_u8_PB3_INITIAL_VALUE,DIO_u8_PB2_INITIAL_VALUE,DIO_u8_PB1_INITIAL_VALUE,DIO_u8_PB0_INITIAL_VALUE); 
																											   
	 PORTC_u8_REG = CONC(DIO_u8_PC7_INITIAL_VALUE,DIO_u8_PC6_INITIAL_VALUE,DIO_u8_PC5_INITIAL_VALUE,DIO_u8_PC4_INITIAL_VALUE,
      ac:	e5 e3       	ldi	r30, 0x35	; 53
      ae:	f0 e0       	ldi	r31, 0x00	; 0
      b0:	10 82       	st	Z, r1
	                     DIO_u8_PC3_INITIAL_VALUE,DIO_u8_PC2_INITIAL_VALUE,DIO_u8_PC1_INITIAL_VALUE,DIO_u8_PC0_INITIAL_VALUE); 
																											   
	 PORTD_u8_REG = CONC(DIO_u8_PD7_INITIAL_VALUE,DIO_u8_PD6_INITIAL_VALUE,DIO_u8_PD5_INITIAL_VALUE,DIO_u8_PD4_INITIAL_VALUE,
      b2:	e2 e3       	ldi	r30, 0x32	; 50
      b4:	f0 e0       	ldi	r31, 0x00	; 0
      b6:	10 82       	st	Z, r1
	                     DIO_u8_PD3_INITIAL_VALUE,DIO_u8_PD2_INITIAL_VALUE,DIO_u8_PD1_INITIAL_VALUE,DIO_u8_PD0_INITIAL_VALUE);

}
      b8:	0f 90       	pop	r0
      ba:	cf 91       	pop	r28
      bc:	df 91       	pop	r29
      be:	08 95       	ret

000000c0 <DIO_u8SetPinDirection>:

u8 DIO_u8SetPinDirection (u8 Copy_u8PortID, u8 Copy_u8PinID, u8 Copy_u8PinDirection)
{
      c0:	df 93       	push	r29
      c2:	cf 93       	push	r28
      c4:	cd b7       	in	r28, 0x3d	; 61
      c6:	de b7       	in	r29, 0x3e	; 62
      c8:	2e 97       	sbiw	r28, 0x0e	; 14
      ca:	0f b6       	in	r0, 0x3f	; 63
      cc:	f8 94       	cli
      ce:	de bf       	out	0x3e, r29	; 62
      d0:	0f be       	out	0x3f, r0	; 63
      d2:	cd bf       	out	0x3d, r28	; 61
      d4:	8a 83       	std	Y+2, r24	; 0x02
      d6:	6b 83       	std	Y+3, r22	; 0x03
      d8:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ReturnState = STD_TYPES_OK;
      da:	81 e0       	ldi	r24, 0x01	; 1
      dc:	89 83       	std	Y+1, r24	; 0x01
	/* Check 1- Valid Port  ID
	         2- Valid Pin ID
			 3- Valid Pin Direction */
    if((Copy_u8PortID <= DIO_u8_PORTD) && (Copy_u8PinID <= DIO_u8_PIN7) && ((Copy_u8PinDirection == DIO_u8_INPUT) || (Copy_u8PinDirection == DIO_u8_OUTPUT)))
      de:	8a 81       	ldd	r24, Y+2	; 0x02
      e0:	84 30       	cpi	r24, 0x04	; 4
      e2:	08 f0       	brcs	.+2      	; 0xe6 <DIO_u8SetPinDirection+0x26>
      e4:	0c c1       	rjmp	.+536    	; 0x2fe <DIO_u8SetPinDirection+0x23e>
      e6:	8b 81       	ldd	r24, Y+3	; 0x03
      e8:	88 30       	cpi	r24, 0x08	; 8
      ea:	08 f0       	brcs	.+2      	; 0xee <DIO_u8SetPinDirection+0x2e>
      ec:	08 c1       	rjmp	.+528    	; 0x2fe <DIO_u8SetPinDirection+0x23e>
      ee:	8c 81       	ldd	r24, Y+4	; 0x04
      f0:	88 23       	and	r24, r24
      f2:	21 f0       	breq	.+8      	; 0xfc <DIO_u8SetPinDirection+0x3c>
      f4:	8c 81       	ldd	r24, Y+4	; 0x04
      f6:	81 30       	cpi	r24, 0x01	; 1
      f8:	09 f0       	breq	.+2      	; 0xfc <DIO_u8SetPinDirection+0x3c>
      fa:	01 c1       	rjmp	.+514    	; 0x2fe <DIO_u8SetPinDirection+0x23e>
	{
		switch(Copy_u8PortID)
      fc:	8a 81       	ldd	r24, Y+2	; 0x02
      fe:	28 2f       	mov	r18, r24
     100:	30 e0       	ldi	r19, 0x00	; 0
     102:	3e 87       	std	Y+14, r19	; 0x0e
     104:	2d 87       	std	Y+13, r18	; 0x0d
     106:	8d 85       	ldd	r24, Y+13	; 0x0d
     108:	9e 85       	ldd	r25, Y+14	; 0x0e
     10a:	81 30       	cpi	r24, 0x01	; 1
     10c:	91 05       	cpc	r25, r1
     10e:	09 f4       	brne	.+2      	; 0x112 <DIO_u8SetPinDirection+0x52>
     110:	4f c0       	rjmp	.+158    	; 0x1b0 <DIO_u8SetPinDirection+0xf0>
     112:	2d 85       	ldd	r18, Y+13	; 0x0d
     114:	3e 85       	ldd	r19, Y+14	; 0x0e
     116:	22 30       	cpi	r18, 0x02	; 2
     118:	31 05       	cpc	r19, r1
     11a:	2c f4       	brge	.+10     	; 0x126 <DIO_u8SetPinDirection+0x66>
     11c:	8d 85       	ldd	r24, Y+13	; 0x0d
     11e:	9e 85       	ldd	r25, Y+14	; 0x0e
     120:	00 97       	sbiw	r24, 0x00	; 0
     122:	71 f0       	breq	.+28     	; 0x140 <DIO_u8SetPinDirection+0x80>
     124:	ed c0       	rjmp	.+474    	; 0x300 <DIO_u8SetPinDirection+0x240>
     126:	2d 85       	ldd	r18, Y+13	; 0x0d
     128:	3e 85       	ldd	r19, Y+14	; 0x0e
     12a:	22 30       	cpi	r18, 0x02	; 2
     12c:	31 05       	cpc	r19, r1
     12e:	09 f4       	brne	.+2      	; 0x132 <DIO_u8SetPinDirection+0x72>
     130:	77 c0       	rjmp	.+238    	; 0x220 <DIO_u8SetPinDirection+0x160>
     132:	8d 85       	ldd	r24, Y+13	; 0x0d
     134:	9e 85       	ldd	r25, Y+14	; 0x0e
     136:	83 30       	cpi	r24, 0x03	; 3
     138:	91 05       	cpc	r25, r1
     13a:	09 f4       	brne	.+2      	; 0x13e <DIO_u8SetPinDirection+0x7e>
     13c:	a9 c0       	rjmp	.+338    	; 0x290 <DIO_u8SetPinDirection+0x1d0>
     13e:	e0 c0       	rjmp	.+448    	; 0x300 <DIO_u8SetPinDirection+0x240>
		{
			case DIO_u8_PORTA:
			switch(Copy_u8PinDirection)
     140:	8c 81       	ldd	r24, Y+4	; 0x04
     142:	28 2f       	mov	r18, r24
     144:	30 e0       	ldi	r19, 0x00	; 0
     146:	3c 87       	std	Y+12, r19	; 0x0c
     148:	2b 87       	std	Y+11, r18	; 0x0b
     14a:	8b 85       	ldd	r24, Y+11	; 0x0b
     14c:	9c 85       	ldd	r25, Y+12	; 0x0c
     14e:	00 97       	sbiw	r24, 0x00	; 0
     150:	d1 f0       	breq	.+52     	; 0x186 <DIO_u8SetPinDirection+0xc6>
     152:	2b 85       	ldd	r18, Y+11	; 0x0b
     154:	3c 85       	ldd	r19, Y+12	; 0x0c
     156:	21 30       	cpi	r18, 0x01	; 1
     158:	31 05       	cpc	r19, r1
     15a:	09 f0       	breq	.+2      	; 0x15e <DIO_u8SetPinDirection+0x9e>
     15c:	d1 c0       	rjmp	.+418    	; 0x300 <DIO_u8SetPinDirection+0x240>
			{
				case DIO_u8_OUTPUT:
				SET_BIT(DDRA_u8_REG,Copy_u8PinID);
     15e:	aa e3       	ldi	r26, 0x3A	; 58
     160:	b0 e0       	ldi	r27, 0x00	; 0
     162:	ea e3       	ldi	r30, 0x3A	; 58
     164:	f0 e0       	ldi	r31, 0x00	; 0
     166:	80 81       	ld	r24, Z
     168:	48 2f       	mov	r20, r24
     16a:	8b 81       	ldd	r24, Y+3	; 0x03
     16c:	28 2f       	mov	r18, r24
     16e:	30 e0       	ldi	r19, 0x00	; 0
     170:	81 e0       	ldi	r24, 0x01	; 1
     172:	90 e0       	ldi	r25, 0x00	; 0
     174:	02 2e       	mov	r0, r18
     176:	02 c0       	rjmp	.+4      	; 0x17c <DIO_u8SetPinDirection+0xbc>
     178:	88 0f       	add	r24, r24
     17a:	99 1f       	adc	r25, r25
     17c:	0a 94       	dec	r0
     17e:	e2 f7       	brpl	.-8      	; 0x178 <DIO_u8SetPinDirection+0xb8>
     180:	84 2b       	or	r24, r20
     182:	8c 93       	st	X, r24
     184:	bd c0       	rjmp	.+378    	; 0x300 <DIO_u8SetPinDirection+0x240>
				break;
				case DIO_u8_INPUT:
				CLR_BIT(DDRA_u8_REG,Copy_u8PinID);
     186:	aa e3       	ldi	r26, 0x3A	; 58
     188:	b0 e0       	ldi	r27, 0x00	; 0
     18a:	ea e3       	ldi	r30, 0x3A	; 58
     18c:	f0 e0       	ldi	r31, 0x00	; 0
     18e:	80 81       	ld	r24, Z
     190:	48 2f       	mov	r20, r24
     192:	8b 81       	ldd	r24, Y+3	; 0x03
     194:	28 2f       	mov	r18, r24
     196:	30 e0       	ldi	r19, 0x00	; 0
     198:	81 e0       	ldi	r24, 0x01	; 1
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	02 2e       	mov	r0, r18
     19e:	02 c0       	rjmp	.+4      	; 0x1a4 <DIO_u8SetPinDirection+0xe4>
     1a0:	88 0f       	add	r24, r24
     1a2:	99 1f       	adc	r25, r25
     1a4:	0a 94       	dec	r0
     1a6:	e2 f7       	brpl	.-8      	; 0x1a0 <DIO_u8SetPinDirection+0xe0>
     1a8:	80 95       	com	r24
     1aa:	84 23       	and	r24, r20
     1ac:	8c 93       	st	X, r24
     1ae:	a8 c0       	rjmp	.+336    	; 0x300 <DIO_u8SetPinDirection+0x240>
				break;
			}
			break;
			case DIO_u8_PORTB:
			switch(Copy_u8PinDirection)
     1b0:	8c 81       	ldd	r24, Y+4	; 0x04
     1b2:	28 2f       	mov	r18, r24
     1b4:	30 e0       	ldi	r19, 0x00	; 0
     1b6:	3a 87       	std	Y+10, r19	; 0x0a
     1b8:	29 87       	std	Y+9, r18	; 0x09
     1ba:	89 85       	ldd	r24, Y+9	; 0x09
     1bc:	9a 85       	ldd	r25, Y+10	; 0x0a
     1be:	00 97       	sbiw	r24, 0x00	; 0
     1c0:	d1 f0       	breq	.+52     	; 0x1f6 <DIO_u8SetPinDirection+0x136>
     1c2:	29 85       	ldd	r18, Y+9	; 0x09
     1c4:	3a 85       	ldd	r19, Y+10	; 0x0a
     1c6:	21 30       	cpi	r18, 0x01	; 1
     1c8:	31 05       	cpc	r19, r1
     1ca:	09 f0       	breq	.+2      	; 0x1ce <DIO_u8SetPinDirection+0x10e>
     1cc:	99 c0       	rjmp	.+306    	; 0x300 <DIO_u8SetPinDirection+0x240>
			{
				case DIO_u8_OUTPUT:
				SET_BIT(DDRB_u8_REG,Copy_u8PinID);
     1ce:	a7 e3       	ldi	r26, 0x37	; 55
     1d0:	b0 e0       	ldi	r27, 0x00	; 0
     1d2:	e7 e3       	ldi	r30, 0x37	; 55
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	48 2f       	mov	r20, r24
     1da:	8b 81       	ldd	r24, Y+3	; 0x03
     1dc:	28 2f       	mov	r18, r24
     1de:	30 e0       	ldi	r19, 0x00	; 0
     1e0:	81 e0       	ldi	r24, 0x01	; 1
     1e2:	90 e0       	ldi	r25, 0x00	; 0
     1e4:	02 2e       	mov	r0, r18
     1e6:	02 c0       	rjmp	.+4      	; 0x1ec <DIO_u8SetPinDirection+0x12c>
     1e8:	88 0f       	add	r24, r24
     1ea:	99 1f       	adc	r25, r25
     1ec:	0a 94       	dec	r0
     1ee:	e2 f7       	brpl	.-8      	; 0x1e8 <DIO_u8SetPinDirection+0x128>
     1f0:	84 2b       	or	r24, r20
     1f2:	8c 93       	st	X, r24
     1f4:	85 c0       	rjmp	.+266    	; 0x300 <DIO_u8SetPinDirection+0x240>
				break;
				case DIO_u8_INPUT:
				CLR_BIT(DDRB_u8_REG,Copy_u8PinID);
     1f6:	a7 e3       	ldi	r26, 0x37	; 55
     1f8:	b0 e0       	ldi	r27, 0x00	; 0
     1fa:	e7 e3       	ldi	r30, 0x37	; 55
     1fc:	f0 e0       	ldi	r31, 0x00	; 0
     1fe:	80 81       	ld	r24, Z
     200:	48 2f       	mov	r20, r24
     202:	8b 81       	ldd	r24, Y+3	; 0x03
     204:	28 2f       	mov	r18, r24
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	81 e0       	ldi	r24, 0x01	; 1
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	02 2e       	mov	r0, r18
     20e:	02 c0       	rjmp	.+4      	; 0x214 <DIO_u8SetPinDirection+0x154>
     210:	88 0f       	add	r24, r24
     212:	99 1f       	adc	r25, r25
     214:	0a 94       	dec	r0
     216:	e2 f7       	brpl	.-8      	; 0x210 <DIO_u8SetPinDirection+0x150>
     218:	80 95       	com	r24
     21a:	84 23       	and	r24, r20
     21c:	8c 93       	st	X, r24
     21e:	70 c0       	rjmp	.+224    	; 0x300 <DIO_u8SetPinDirection+0x240>
				break;
			}
			break;
			case DIO_u8_PORTC:
			switch(Copy_u8PinDirection)
     220:	8c 81       	ldd	r24, Y+4	; 0x04
     222:	28 2f       	mov	r18, r24
     224:	30 e0       	ldi	r19, 0x00	; 0
     226:	38 87       	std	Y+8, r19	; 0x08
     228:	2f 83       	std	Y+7, r18	; 0x07
     22a:	8f 81       	ldd	r24, Y+7	; 0x07
     22c:	98 85       	ldd	r25, Y+8	; 0x08
     22e:	00 97       	sbiw	r24, 0x00	; 0
     230:	d1 f0       	breq	.+52     	; 0x266 <DIO_u8SetPinDirection+0x1a6>
     232:	2f 81       	ldd	r18, Y+7	; 0x07
     234:	38 85       	ldd	r19, Y+8	; 0x08
     236:	21 30       	cpi	r18, 0x01	; 1
     238:	31 05       	cpc	r19, r1
     23a:	09 f0       	breq	.+2      	; 0x23e <DIO_u8SetPinDirection+0x17e>
     23c:	61 c0       	rjmp	.+194    	; 0x300 <DIO_u8SetPinDirection+0x240>
			{
				case DIO_u8_OUTPUT:
				SET_BIT(DDRC_u8_REG,Copy_u8PinID);
     23e:	a4 e3       	ldi	r26, 0x34	; 52
     240:	b0 e0       	ldi	r27, 0x00	; 0
     242:	e4 e3       	ldi	r30, 0x34	; 52
     244:	f0 e0       	ldi	r31, 0x00	; 0
     246:	80 81       	ld	r24, Z
     248:	48 2f       	mov	r20, r24
     24a:	8b 81       	ldd	r24, Y+3	; 0x03
     24c:	28 2f       	mov	r18, r24
     24e:	30 e0       	ldi	r19, 0x00	; 0
     250:	81 e0       	ldi	r24, 0x01	; 1
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	02 2e       	mov	r0, r18
     256:	02 c0       	rjmp	.+4      	; 0x25c <DIO_u8SetPinDirection+0x19c>
     258:	88 0f       	add	r24, r24
     25a:	99 1f       	adc	r25, r25
     25c:	0a 94       	dec	r0
     25e:	e2 f7       	brpl	.-8      	; 0x258 <DIO_u8SetPinDirection+0x198>
     260:	84 2b       	or	r24, r20
     262:	8c 93       	st	X, r24
     264:	4d c0       	rjmp	.+154    	; 0x300 <DIO_u8SetPinDirection+0x240>
				break;
				case DIO_u8_INPUT:
				CLR_BIT(DDRC_u8_REG,Copy_u8PinID);
     266:	a4 e3       	ldi	r26, 0x34	; 52
     268:	b0 e0       	ldi	r27, 0x00	; 0
     26a:	e4 e3       	ldi	r30, 0x34	; 52
     26c:	f0 e0       	ldi	r31, 0x00	; 0
     26e:	80 81       	ld	r24, Z
     270:	48 2f       	mov	r20, r24
     272:	8b 81       	ldd	r24, Y+3	; 0x03
     274:	28 2f       	mov	r18, r24
     276:	30 e0       	ldi	r19, 0x00	; 0
     278:	81 e0       	ldi	r24, 0x01	; 1
     27a:	90 e0       	ldi	r25, 0x00	; 0
     27c:	02 2e       	mov	r0, r18
     27e:	02 c0       	rjmp	.+4      	; 0x284 <DIO_u8SetPinDirection+0x1c4>
     280:	88 0f       	add	r24, r24
     282:	99 1f       	adc	r25, r25
     284:	0a 94       	dec	r0
     286:	e2 f7       	brpl	.-8      	; 0x280 <DIO_u8SetPinDirection+0x1c0>
     288:	80 95       	com	r24
     28a:	84 23       	and	r24, r20
     28c:	8c 93       	st	X, r24
     28e:	38 c0       	rjmp	.+112    	; 0x300 <DIO_u8SetPinDirection+0x240>
				break;
			}
			break;
			case DIO_u8_PORTD:
			switch(Copy_u8PinDirection)
     290:	8c 81       	ldd	r24, Y+4	; 0x04
     292:	28 2f       	mov	r18, r24
     294:	30 e0       	ldi	r19, 0x00	; 0
     296:	3e 83       	std	Y+6, r19	; 0x06
     298:	2d 83       	std	Y+5, r18	; 0x05
     29a:	8d 81       	ldd	r24, Y+5	; 0x05
     29c:	9e 81       	ldd	r25, Y+6	; 0x06
     29e:	00 97       	sbiw	r24, 0x00	; 0
     2a0:	c9 f0       	breq	.+50     	; 0x2d4 <DIO_u8SetPinDirection+0x214>
     2a2:	2d 81       	ldd	r18, Y+5	; 0x05
     2a4:	3e 81       	ldd	r19, Y+6	; 0x06
     2a6:	21 30       	cpi	r18, 0x01	; 1
     2a8:	31 05       	cpc	r19, r1
     2aa:	51 f5       	brne	.+84     	; 0x300 <DIO_u8SetPinDirection+0x240>
			{
				case DIO_u8_OUTPUT:
				SET_BIT(DDRD_u8_REG,Copy_u8PinID);
     2ac:	a1 e3       	ldi	r26, 0x31	; 49
     2ae:	b0 e0       	ldi	r27, 0x00	; 0
     2b0:	e1 e3       	ldi	r30, 0x31	; 49
     2b2:	f0 e0       	ldi	r31, 0x00	; 0
     2b4:	80 81       	ld	r24, Z
     2b6:	48 2f       	mov	r20, r24
     2b8:	8b 81       	ldd	r24, Y+3	; 0x03
     2ba:	28 2f       	mov	r18, r24
     2bc:	30 e0       	ldi	r19, 0x00	; 0
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	90 e0       	ldi	r25, 0x00	; 0
     2c2:	02 2e       	mov	r0, r18
     2c4:	02 c0       	rjmp	.+4      	; 0x2ca <DIO_u8SetPinDirection+0x20a>
     2c6:	88 0f       	add	r24, r24
     2c8:	99 1f       	adc	r25, r25
     2ca:	0a 94       	dec	r0
     2cc:	e2 f7       	brpl	.-8      	; 0x2c6 <DIO_u8SetPinDirection+0x206>
     2ce:	84 2b       	or	r24, r20
     2d0:	8c 93       	st	X, r24
     2d2:	16 c0       	rjmp	.+44     	; 0x300 <DIO_u8SetPinDirection+0x240>
				break;
				case DIO_u8_INPUT:
				CLR_BIT(DDRD_u8_REG,Copy_u8PinID);
     2d4:	a1 e3       	ldi	r26, 0x31	; 49
     2d6:	b0 e0       	ldi	r27, 0x00	; 0
     2d8:	e1 e3       	ldi	r30, 0x31	; 49
     2da:	f0 e0       	ldi	r31, 0x00	; 0
     2dc:	80 81       	ld	r24, Z
     2de:	48 2f       	mov	r20, r24
     2e0:	8b 81       	ldd	r24, Y+3	; 0x03
     2e2:	28 2f       	mov	r18, r24
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	81 e0       	ldi	r24, 0x01	; 1
     2e8:	90 e0       	ldi	r25, 0x00	; 0
     2ea:	02 2e       	mov	r0, r18
     2ec:	02 c0       	rjmp	.+4      	; 0x2f2 <DIO_u8SetPinDirection+0x232>
     2ee:	88 0f       	add	r24, r24
     2f0:	99 1f       	adc	r25, r25
     2f2:	0a 94       	dec	r0
     2f4:	e2 f7       	brpl	.-8      	; 0x2ee <DIO_u8SetPinDirection+0x22e>
     2f6:	80 95       	com	r24
     2f8:	84 23       	and	r24, r20
     2fa:	8c 93       	st	X, r24
     2fc:	01 c0       	rjmp	.+2      	; 0x300 <DIO_u8SetPinDirection+0x240>
			break;
		}
	}
	else
	{
		Local_u8ReturnState = STD_TYPES_NOK;
     2fe:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ReturnState;
     300:	89 81       	ldd	r24, Y+1	; 0x01
}
     302:	2e 96       	adiw	r28, 0x0e	; 14
     304:	0f b6       	in	r0, 0x3f	; 63
     306:	f8 94       	cli
     308:	de bf       	out	0x3e, r29	; 62
     30a:	0f be       	out	0x3f, r0	; 63
     30c:	cd bf       	out	0x3d, r28	; 61
     30e:	cf 91       	pop	r28
     310:	df 91       	pop	r29
     312:	08 95       	ret

00000314 <DIO_u8SetPinValue>:
u8 DIO_u8SetPinValue     (u8 Copy_u8PortID, u8 Copy_u8PinID, u8 Copy_u8PinValue)
{
     314:	df 93       	push	r29
     316:	cf 93       	push	r28
     318:	cd b7       	in	r28, 0x3d	; 61
     31a:	de b7       	in	r29, 0x3e	; 62
     31c:	2e 97       	sbiw	r28, 0x0e	; 14
     31e:	0f b6       	in	r0, 0x3f	; 63
     320:	f8 94       	cli
     322:	de bf       	out	0x3e, r29	; 62
     324:	0f be       	out	0x3f, r0	; 63
     326:	cd bf       	out	0x3d, r28	; 61
     328:	8a 83       	std	Y+2, r24	; 0x02
     32a:	6b 83       	std	Y+3, r22	; 0x03
     32c:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ReturnState = STD_TYPES_OK;
     32e:	81 e0       	ldi	r24, 0x01	; 1
     330:	89 83       	std	Y+1, r24	; 0x01
	  if((Copy_u8PortID <= DIO_u8_PORTD)  && (Copy_u8PinID <= DIO_u8_PIN7) && ((Copy_u8PinValue == DIO_u8_HIGH) || (Copy_u8PinValue == DIO_u8_LOW)))
     332:	8a 81       	ldd	r24, Y+2	; 0x02
     334:	84 30       	cpi	r24, 0x04	; 4
     336:	08 f0       	brcs	.+2      	; 0x33a <DIO_u8SetPinValue+0x26>
     338:	0c c1       	rjmp	.+536    	; 0x552 <DIO_u8SetPinValue+0x23e>
     33a:	8b 81       	ldd	r24, Y+3	; 0x03
     33c:	88 30       	cpi	r24, 0x08	; 8
     33e:	08 f0       	brcs	.+2      	; 0x342 <DIO_u8SetPinValue+0x2e>
     340:	08 c1       	rjmp	.+528    	; 0x552 <DIO_u8SetPinValue+0x23e>
     342:	8c 81       	ldd	r24, Y+4	; 0x04
     344:	81 30       	cpi	r24, 0x01	; 1
     346:	21 f0       	breq	.+8      	; 0x350 <DIO_u8SetPinValue+0x3c>
     348:	8c 81       	ldd	r24, Y+4	; 0x04
     34a:	88 23       	and	r24, r24
     34c:	09 f0       	breq	.+2      	; 0x350 <DIO_u8SetPinValue+0x3c>
     34e:	01 c1       	rjmp	.+514    	; 0x552 <DIO_u8SetPinValue+0x23e>
	  {
		  switch (Copy_u8PortID)
     350:	8a 81       	ldd	r24, Y+2	; 0x02
     352:	28 2f       	mov	r18, r24
     354:	30 e0       	ldi	r19, 0x00	; 0
     356:	3e 87       	std	Y+14, r19	; 0x0e
     358:	2d 87       	std	Y+13, r18	; 0x0d
     35a:	8d 85       	ldd	r24, Y+13	; 0x0d
     35c:	9e 85       	ldd	r25, Y+14	; 0x0e
     35e:	81 30       	cpi	r24, 0x01	; 1
     360:	91 05       	cpc	r25, r1
     362:	09 f4       	brne	.+2      	; 0x366 <DIO_u8SetPinValue+0x52>
     364:	4f c0       	rjmp	.+158    	; 0x404 <DIO_u8SetPinValue+0xf0>
     366:	2d 85       	ldd	r18, Y+13	; 0x0d
     368:	3e 85       	ldd	r19, Y+14	; 0x0e
     36a:	22 30       	cpi	r18, 0x02	; 2
     36c:	31 05       	cpc	r19, r1
     36e:	2c f4       	brge	.+10     	; 0x37a <DIO_u8SetPinValue+0x66>
     370:	8d 85       	ldd	r24, Y+13	; 0x0d
     372:	9e 85       	ldd	r25, Y+14	; 0x0e
     374:	00 97       	sbiw	r24, 0x00	; 0
     376:	71 f0       	breq	.+28     	; 0x394 <DIO_u8SetPinValue+0x80>
     378:	ed c0       	rjmp	.+474    	; 0x554 <DIO_u8SetPinValue+0x240>
     37a:	2d 85       	ldd	r18, Y+13	; 0x0d
     37c:	3e 85       	ldd	r19, Y+14	; 0x0e
     37e:	22 30       	cpi	r18, 0x02	; 2
     380:	31 05       	cpc	r19, r1
     382:	09 f4       	brne	.+2      	; 0x386 <DIO_u8SetPinValue+0x72>
     384:	77 c0       	rjmp	.+238    	; 0x474 <DIO_u8SetPinValue+0x160>
     386:	8d 85       	ldd	r24, Y+13	; 0x0d
     388:	9e 85       	ldd	r25, Y+14	; 0x0e
     38a:	83 30       	cpi	r24, 0x03	; 3
     38c:	91 05       	cpc	r25, r1
     38e:	09 f4       	brne	.+2      	; 0x392 <DIO_u8SetPinValue+0x7e>
     390:	a9 c0       	rjmp	.+338    	; 0x4e4 <DIO_u8SetPinValue+0x1d0>
     392:	e0 c0       	rjmp	.+448    	; 0x554 <DIO_u8SetPinValue+0x240>
		  {
			  case DIO_u8_PORTA:
			     switch(Copy_u8PinValue)
     394:	8c 81       	ldd	r24, Y+4	; 0x04
     396:	28 2f       	mov	r18, r24
     398:	30 e0       	ldi	r19, 0x00	; 0
     39a:	3c 87       	std	Y+12, r19	; 0x0c
     39c:	2b 87       	std	Y+11, r18	; 0x0b
     39e:	8b 85       	ldd	r24, Y+11	; 0x0b
     3a0:	9c 85       	ldd	r25, Y+12	; 0x0c
     3a2:	00 97       	sbiw	r24, 0x00	; 0
     3a4:	d1 f0       	breq	.+52     	; 0x3da <DIO_u8SetPinValue+0xc6>
     3a6:	2b 85       	ldd	r18, Y+11	; 0x0b
     3a8:	3c 85       	ldd	r19, Y+12	; 0x0c
     3aa:	21 30       	cpi	r18, 0x01	; 1
     3ac:	31 05       	cpc	r19, r1
     3ae:	09 f0       	breq	.+2      	; 0x3b2 <DIO_u8SetPinValue+0x9e>
     3b0:	d1 c0       	rjmp	.+418    	; 0x554 <DIO_u8SetPinValue+0x240>
				 {
					case DIO_u8_HIGH:
					 SET_BIT(PORTA_u8_REG,Copy_u8PinID);
     3b2:	ab e3       	ldi	r26, 0x3B	; 59
     3b4:	b0 e0       	ldi	r27, 0x00	; 0
     3b6:	eb e3       	ldi	r30, 0x3B	; 59
     3b8:	f0 e0       	ldi	r31, 0x00	; 0
     3ba:	80 81       	ld	r24, Z
     3bc:	48 2f       	mov	r20, r24
     3be:	8b 81       	ldd	r24, Y+3	; 0x03
     3c0:	28 2f       	mov	r18, r24
     3c2:	30 e0       	ldi	r19, 0x00	; 0
     3c4:	81 e0       	ldi	r24, 0x01	; 1
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	02 2e       	mov	r0, r18
     3ca:	02 c0       	rjmp	.+4      	; 0x3d0 <DIO_u8SetPinValue+0xbc>
     3cc:	88 0f       	add	r24, r24
     3ce:	99 1f       	adc	r25, r25
     3d0:	0a 94       	dec	r0
     3d2:	e2 f7       	brpl	.-8      	; 0x3cc <DIO_u8SetPinValue+0xb8>
     3d4:	84 2b       	or	r24, r20
     3d6:	8c 93       	st	X, r24
     3d8:	bd c0       	rjmp	.+378    	; 0x554 <DIO_u8SetPinValue+0x240>
					break;
					case DIO_u8_LOW:
					 CLR_BIT(PORTA_u8_REG,Copy_u8PinID);
     3da:	ab e3       	ldi	r26, 0x3B	; 59
     3dc:	b0 e0       	ldi	r27, 0x00	; 0
     3de:	eb e3       	ldi	r30, 0x3B	; 59
     3e0:	f0 e0       	ldi	r31, 0x00	; 0
     3e2:	80 81       	ld	r24, Z
     3e4:	48 2f       	mov	r20, r24
     3e6:	8b 81       	ldd	r24, Y+3	; 0x03
     3e8:	28 2f       	mov	r18, r24
     3ea:	30 e0       	ldi	r19, 0x00	; 0
     3ec:	81 e0       	ldi	r24, 0x01	; 1
     3ee:	90 e0       	ldi	r25, 0x00	; 0
     3f0:	02 2e       	mov	r0, r18
     3f2:	02 c0       	rjmp	.+4      	; 0x3f8 <DIO_u8SetPinValue+0xe4>
     3f4:	88 0f       	add	r24, r24
     3f6:	99 1f       	adc	r25, r25
     3f8:	0a 94       	dec	r0
     3fa:	e2 f7       	brpl	.-8      	; 0x3f4 <DIO_u8SetPinValue+0xe0>
     3fc:	80 95       	com	r24
     3fe:	84 23       	and	r24, r20
     400:	8c 93       	st	X, r24
     402:	a8 c0       	rjmp	.+336    	; 0x554 <DIO_u8SetPinValue+0x240>
					break;   
				 }
			   break;
			   case DIO_u8_PORTB:
			     switch(Copy_u8PinValue)
     404:	8c 81       	ldd	r24, Y+4	; 0x04
     406:	28 2f       	mov	r18, r24
     408:	30 e0       	ldi	r19, 0x00	; 0
     40a:	3a 87       	std	Y+10, r19	; 0x0a
     40c:	29 87       	std	Y+9, r18	; 0x09
     40e:	89 85       	ldd	r24, Y+9	; 0x09
     410:	9a 85       	ldd	r25, Y+10	; 0x0a
     412:	00 97       	sbiw	r24, 0x00	; 0
     414:	d1 f0       	breq	.+52     	; 0x44a <DIO_u8SetPinValue+0x136>
     416:	29 85       	ldd	r18, Y+9	; 0x09
     418:	3a 85       	ldd	r19, Y+10	; 0x0a
     41a:	21 30       	cpi	r18, 0x01	; 1
     41c:	31 05       	cpc	r19, r1
     41e:	09 f0       	breq	.+2      	; 0x422 <DIO_u8SetPinValue+0x10e>
     420:	99 c0       	rjmp	.+306    	; 0x554 <DIO_u8SetPinValue+0x240>
				  {
					case DIO_u8_HIGH:
					 SET_BIT(PORTB_u8_REG,Copy_u8PinID);
     422:	a8 e3       	ldi	r26, 0x38	; 56
     424:	b0 e0       	ldi	r27, 0x00	; 0
     426:	e8 e3       	ldi	r30, 0x38	; 56
     428:	f0 e0       	ldi	r31, 0x00	; 0
     42a:	80 81       	ld	r24, Z
     42c:	48 2f       	mov	r20, r24
     42e:	8b 81       	ldd	r24, Y+3	; 0x03
     430:	28 2f       	mov	r18, r24
     432:	30 e0       	ldi	r19, 0x00	; 0
     434:	81 e0       	ldi	r24, 0x01	; 1
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	02 2e       	mov	r0, r18
     43a:	02 c0       	rjmp	.+4      	; 0x440 <DIO_u8SetPinValue+0x12c>
     43c:	88 0f       	add	r24, r24
     43e:	99 1f       	adc	r25, r25
     440:	0a 94       	dec	r0
     442:	e2 f7       	brpl	.-8      	; 0x43c <DIO_u8SetPinValue+0x128>
     444:	84 2b       	or	r24, r20
     446:	8c 93       	st	X, r24
     448:	85 c0       	rjmp	.+266    	; 0x554 <DIO_u8SetPinValue+0x240>
					break;
					case DIO_u8_LOW:
					 CLR_BIT(PORTB_u8_REG,Copy_u8PinID);
     44a:	a8 e3       	ldi	r26, 0x38	; 56
     44c:	b0 e0       	ldi	r27, 0x00	; 0
     44e:	e8 e3       	ldi	r30, 0x38	; 56
     450:	f0 e0       	ldi	r31, 0x00	; 0
     452:	80 81       	ld	r24, Z
     454:	48 2f       	mov	r20, r24
     456:	8b 81       	ldd	r24, Y+3	; 0x03
     458:	28 2f       	mov	r18, r24
     45a:	30 e0       	ldi	r19, 0x00	; 0
     45c:	81 e0       	ldi	r24, 0x01	; 1
     45e:	90 e0       	ldi	r25, 0x00	; 0
     460:	02 2e       	mov	r0, r18
     462:	02 c0       	rjmp	.+4      	; 0x468 <DIO_u8SetPinValue+0x154>
     464:	88 0f       	add	r24, r24
     466:	99 1f       	adc	r25, r25
     468:	0a 94       	dec	r0
     46a:	e2 f7       	brpl	.-8      	; 0x464 <DIO_u8SetPinValue+0x150>
     46c:	80 95       	com	r24
     46e:	84 23       	and	r24, r20
     470:	8c 93       	st	X, r24
     472:	70 c0       	rjmp	.+224    	; 0x554 <DIO_u8SetPinValue+0x240>
					break;
				  }
			   break;
			   case DIO_u8_PORTC:
			     switch(Copy_u8PinValue)
     474:	8c 81       	ldd	r24, Y+4	; 0x04
     476:	28 2f       	mov	r18, r24
     478:	30 e0       	ldi	r19, 0x00	; 0
     47a:	38 87       	std	Y+8, r19	; 0x08
     47c:	2f 83       	std	Y+7, r18	; 0x07
     47e:	8f 81       	ldd	r24, Y+7	; 0x07
     480:	98 85       	ldd	r25, Y+8	; 0x08
     482:	00 97       	sbiw	r24, 0x00	; 0
     484:	d1 f0       	breq	.+52     	; 0x4ba <DIO_u8SetPinValue+0x1a6>
     486:	2f 81       	ldd	r18, Y+7	; 0x07
     488:	38 85       	ldd	r19, Y+8	; 0x08
     48a:	21 30       	cpi	r18, 0x01	; 1
     48c:	31 05       	cpc	r19, r1
     48e:	09 f0       	breq	.+2      	; 0x492 <DIO_u8SetPinValue+0x17e>
     490:	61 c0       	rjmp	.+194    	; 0x554 <DIO_u8SetPinValue+0x240>
				  {
					case DIO_u8_HIGH:
					 SET_BIT(PORTC_u8_REG,Copy_u8PinID);
     492:	a5 e3       	ldi	r26, 0x35	; 53
     494:	b0 e0       	ldi	r27, 0x00	; 0
     496:	e5 e3       	ldi	r30, 0x35	; 53
     498:	f0 e0       	ldi	r31, 0x00	; 0
     49a:	80 81       	ld	r24, Z
     49c:	48 2f       	mov	r20, r24
     49e:	8b 81       	ldd	r24, Y+3	; 0x03
     4a0:	28 2f       	mov	r18, r24
     4a2:	30 e0       	ldi	r19, 0x00	; 0
     4a4:	81 e0       	ldi	r24, 0x01	; 1
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	02 2e       	mov	r0, r18
     4aa:	02 c0       	rjmp	.+4      	; 0x4b0 <DIO_u8SetPinValue+0x19c>
     4ac:	88 0f       	add	r24, r24
     4ae:	99 1f       	adc	r25, r25
     4b0:	0a 94       	dec	r0
     4b2:	e2 f7       	brpl	.-8      	; 0x4ac <DIO_u8SetPinValue+0x198>
     4b4:	84 2b       	or	r24, r20
     4b6:	8c 93       	st	X, r24
     4b8:	4d c0       	rjmp	.+154    	; 0x554 <DIO_u8SetPinValue+0x240>
					break;
					case DIO_u8_LOW:
					 CLR_BIT(PORTC_u8_REG,Copy_u8PinID);
     4ba:	a5 e3       	ldi	r26, 0x35	; 53
     4bc:	b0 e0       	ldi	r27, 0x00	; 0
     4be:	e5 e3       	ldi	r30, 0x35	; 53
     4c0:	f0 e0       	ldi	r31, 0x00	; 0
     4c2:	80 81       	ld	r24, Z
     4c4:	48 2f       	mov	r20, r24
     4c6:	8b 81       	ldd	r24, Y+3	; 0x03
     4c8:	28 2f       	mov	r18, r24
     4ca:	30 e0       	ldi	r19, 0x00	; 0
     4cc:	81 e0       	ldi	r24, 0x01	; 1
     4ce:	90 e0       	ldi	r25, 0x00	; 0
     4d0:	02 2e       	mov	r0, r18
     4d2:	02 c0       	rjmp	.+4      	; 0x4d8 <DIO_u8SetPinValue+0x1c4>
     4d4:	88 0f       	add	r24, r24
     4d6:	99 1f       	adc	r25, r25
     4d8:	0a 94       	dec	r0
     4da:	e2 f7       	brpl	.-8      	; 0x4d4 <DIO_u8SetPinValue+0x1c0>
     4dc:	80 95       	com	r24
     4de:	84 23       	and	r24, r20
     4e0:	8c 93       	st	X, r24
     4e2:	38 c0       	rjmp	.+112    	; 0x554 <DIO_u8SetPinValue+0x240>
					break;
				  }
			   break;
			   case DIO_u8_PORTD:
			     switch(Copy_u8PinValue)
     4e4:	8c 81       	ldd	r24, Y+4	; 0x04
     4e6:	28 2f       	mov	r18, r24
     4e8:	30 e0       	ldi	r19, 0x00	; 0
     4ea:	3e 83       	std	Y+6, r19	; 0x06
     4ec:	2d 83       	std	Y+5, r18	; 0x05
     4ee:	8d 81       	ldd	r24, Y+5	; 0x05
     4f0:	9e 81       	ldd	r25, Y+6	; 0x06
     4f2:	00 97       	sbiw	r24, 0x00	; 0
     4f4:	c9 f0       	breq	.+50     	; 0x528 <DIO_u8SetPinValue+0x214>
     4f6:	2d 81       	ldd	r18, Y+5	; 0x05
     4f8:	3e 81       	ldd	r19, Y+6	; 0x06
     4fa:	21 30       	cpi	r18, 0x01	; 1
     4fc:	31 05       	cpc	r19, r1
     4fe:	51 f5       	brne	.+84     	; 0x554 <DIO_u8SetPinValue+0x240>
				  { 
					case DIO_u8_HIGH:
					 SET_BIT(PORTD_u8_REG,Copy_u8PinID);
     500:	a2 e3       	ldi	r26, 0x32	; 50
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e2 e3       	ldi	r30, 0x32	; 50
     506:	f0 e0       	ldi	r31, 0x00	; 0
     508:	80 81       	ld	r24, Z
     50a:	48 2f       	mov	r20, r24
     50c:	8b 81       	ldd	r24, Y+3	; 0x03
     50e:	28 2f       	mov	r18, r24
     510:	30 e0       	ldi	r19, 0x00	; 0
     512:	81 e0       	ldi	r24, 0x01	; 1
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	02 2e       	mov	r0, r18
     518:	02 c0       	rjmp	.+4      	; 0x51e <DIO_u8SetPinValue+0x20a>
     51a:	88 0f       	add	r24, r24
     51c:	99 1f       	adc	r25, r25
     51e:	0a 94       	dec	r0
     520:	e2 f7       	brpl	.-8      	; 0x51a <DIO_u8SetPinValue+0x206>
     522:	84 2b       	or	r24, r20
     524:	8c 93       	st	X, r24
     526:	16 c0       	rjmp	.+44     	; 0x554 <DIO_u8SetPinValue+0x240>
					break;
					case DIO_u8_LOW:
					 CLR_BIT(PORTD_u8_REG,Copy_u8PinID);
     528:	a2 e3       	ldi	r26, 0x32	; 50
     52a:	b0 e0       	ldi	r27, 0x00	; 0
     52c:	e2 e3       	ldi	r30, 0x32	; 50
     52e:	f0 e0       	ldi	r31, 0x00	; 0
     530:	80 81       	ld	r24, Z
     532:	48 2f       	mov	r20, r24
     534:	8b 81       	ldd	r24, Y+3	; 0x03
     536:	28 2f       	mov	r18, r24
     538:	30 e0       	ldi	r19, 0x00	; 0
     53a:	81 e0       	ldi	r24, 0x01	; 1
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	02 2e       	mov	r0, r18
     540:	02 c0       	rjmp	.+4      	; 0x546 <DIO_u8SetPinValue+0x232>
     542:	88 0f       	add	r24, r24
     544:	99 1f       	adc	r25, r25
     546:	0a 94       	dec	r0
     548:	e2 f7       	brpl	.-8      	; 0x542 <DIO_u8SetPinValue+0x22e>
     54a:	80 95       	com	r24
     54c:	84 23       	and	r24, r20
     54e:	8c 93       	st	X, r24
     550:	01 c0       	rjmp	.+2      	; 0x554 <DIO_u8SetPinValue+0x240>
			   break;
		   }
	  }
	  else
	  {
	      Local_u8ReturnState = STD_TYPES_NOK;
     552:	19 82       	std	Y+1, r1	; 0x01
	  }
	return Local_u8ReturnState;
     554:	89 81       	ldd	r24, Y+1	; 0x01
}
     556:	2e 96       	adiw	r28, 0x0e	; 14
     558:	0f b6       	in	r0, 0x3f	; 63
     55a:	f8 94       	cli
     55c:	de bf       	out	0x3e, r29	; 62
     55e:	0f be       	out	0x3f, r0	; 63
     560:	cd bf       	out	0x3d, r28	; 61
     562:	cf 91       	pop	r28
     564:	df 91       	pop	r29
     566:	08 95       	ret

00000568 <DIO_u8GetPinValue>:
u8 DIO_u8GetPinValue     (u8 Copy_u8PortID, u8 Copy_u8PinID, u8 * Copy_pu8ReturnedPinValue)
{
     568:	df 93       	push	r29
     56a:	cf 93       	push	r28
     56c:	cd b7       	in	r28, 0x3d	; 61
     56e:	de b7       	in	r29, 0x3e	; 62
     570:	27 97       	sbiw	r28, 0x07	; 7
     572:	0f b6       	in	r0, 0x3f	; 63
     574:	f8 94       	cli
     576:	de bf       	out	0x3e, r29	; 62
     578:	0f be       	out	0x3f, r0	; 63
     57a:	cd bf       	out	0x3d, r28	; 61
     57c:	8a 83       	std	Y+2, r24	; 0x02
     57e:	6b 83       	std	Y+3, r22	; 0x03
     580:	5d 83       	std	Y+5, r21	; 0x05
     582:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ReturnState = STD_TYPES_OK;
     584:	81 e0       	ldi	r24, 0x01	; 1
     586:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PortID <= DIO_u8_PORTD)  && (Copy_u8PinID <= DIO_u8_PIN7) && (Copy_pu8ReturnedPinValue != NULL))
     588:	8a 81       	ldd	r24, Y+2	; 0x02
     58a:	84 30       	cpi	r24, 0x04	; 4
     58c:	08 f0       	brcs	.+2      	; 0x590 <DIO_u8GetPinValue+0x28>
     58e:	ea c0       	rjmp	.+468    	; 0x764 <DIO_u8GetPinValue+0x1fc>
     590:	8b 81       	ldd	r24, Y+3	; 0x03
     592:	88 30       	cpi	r24, 0x08	; 8
     594:	08 f0       	brcs	.+2      	; 0x598 <DIO_u8GetPinValue+0x30>
     596:	e6 c0       	rjmp	.+460    	; 0x764 <DIO_u8GetPinValue+0x1fc>
     598:	8c 81       	ldd	r24, Y+4	; 0x04
     59a:	9d 81       	ldd	r25, Y+5	; 0x05
     59c:	00 97       	sbiw	r24, 0x00	; 0
     59e:	09 f4       	brne	.+2      	; 0x5a2 <DIO_u8GetPinValue+0x3a>
     5a0:	e1 c0       	rjmp	.+450    	; 0x764 <DIO_u8GetPinValue+0x1fc>
	{
		switch (Copy_u8PortID)
     5a2:	8a 81       	ldd	r24, Y+2	; 0x02
     5a4:	28 2f       	mov	r18, r24
     5a6:	30 e0       	ldi	r19, 0x00	; 0
     5a8:	3f 83       	std	Y+7, r19	; 0x07
     5aa:	2e 83       	std	Y+6, r18	; 0x06
     5ac:	4e 81       	ldd	r20, Y+6	; 0x06
     5ae:	5f 81       	ldd	r21, Y+7	; 0x07
     5b0:	41 30       	cpi	r20, 0x01	; 1
     5b2:	51 05       	cpc	r21, r1
     5b4:	09 f4       	brne	.+2      	; 0x5b8 <DIO_u8GetPinValue+0x50>
     5b6:	48 c0       	rjmp	.+144    	; 0x648 <DIO_u8GetPinValue+0xe0>
     5b8:	8e 81       	ldd	r24, Y+6	; 0x06
     5ba:	9f 81       	ldd	r25, Y+7	; 0x07
     5bc:	82 30       	cpi	r24, 0x02	; 2
     5be:	91 05       	cpc	r25, r1
     5c0:	34 f4       	brge	.+12     	; 0x5ce <DIO_u8GetPinValue+0x66>
     5c2:	2e 81       	ldd	r18, Y+6	; 0x06
     5c4:	3f 81       	ldd	r19, Y+7	; 0x07
     5c6:	21 15       	cp	r18, r1
     5c8:	31 05       	cpc	r19, r1
     5ca:	71 f0       	breq	.+28     	; 0x5e8 <DIO_u8GetPinValue+0x80>
     5cc:	cc c0       	rjmp	.+408    	; 0x766 <DIO_u8GetPinValue+0x1fe>
     5ce:	4e 81       	ldd	r20, Y+6	; 0x06
     5d0:	5f 81       	ldd	r21, Y+7	; 0x07
     5d2:	42 30       	cpi	r20, 0x02	; 2
     5d4:	51 05       	cpc	r21, r1
     5d6:	09 f4       	brne	.+2      	; 0x5da <DIO_u8GetPinValue+0x72>
     5d8:	67 c0       	rjmp	.+206    	; 0x6a8 <DIO_u8GetPinValue+0x140>
     5da:	8e 81       	ldd	r24, Y+6	; 0x06
     5dc:	9f 81       	ldd	r25, Y+7	; 0x07
     5de:	83 30       	cpi	r24, 0x03	; 3
     5e0:	91 05       	cpc	r25, r1
     5e2:	09 f4       	brne	.+2      	; 0x5e6 <DIO_u8GetPinValue+0x7e>
     5e4:	90 c0       	rjmp	.+288    	; 0x706 <DIO_u8GetPinValue+0x19e>
     5e6:	bf c0       	rjmp	.+382    	; 0x766 <DIO_u8GetPinValue+0x1fe>
		{
			case DIO_u8_PORTA: 
			   if(GET_BIT(PINA_u8_REG,Copy_u8PinID)== 0)
     5e8:	e9 e3       	ldi	r30, 0x39	; 57
     5ea:	f0 e0       	ldi	r31, 0x00	; 0
     5ec:	80 81       	ld	r24, Z
     5ee:	28 2f       	mov	r18, r24
     5f0:	30 e0       	ldi	r19, 0x00	; 0
     5f2:	8b 81       	ldd	r24, Y+3	; 0x03
     5f4:	88 2f       	mov	r24, r24
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	a9 01       	movw	r20, r18
     5fa:	02 c0       	rjmp	.+4      	; 0x600 <DIO_u8GetPinValue+0x98>
     5fc:	55 95       	asr	r21
     5fe:	47 95       	ror	r20
     600:	8a 95       	dec	r24
     602:	e2 f7       	brpl	.-8      	; 0x5fc <DIO_u8GetPinValue+0x94>
     604:	ca 01       	movw	r24, r20
     606:	81 70       	andi	r24, 0x01	; 1
     608:	90 70       	andi	r25, 0x00	; 0
     60a:	00 97       	sbiw	r24, 0x00	; 0
     60c:	21 f4       	brne	.+8      	; 0x616 <DIO_u8GetPinValue+0xae>
			   {
				   *Copy_pu8ReturnedPinValue = DIO_u8_LOW;
     60e:	ec 81       	ldd	r30, Y+4	; 0x04
     610:	fd 81       	ldd	r31, Y+5	; 0x05
     612:	10 82       	st	Z, r1
     614:	a8 c0       	rjmp	.+336    	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   }
			   else if(GET_BIT(PINA_u8_REG,Copy_u8PinID)!=0)
     616:	e9 e3       	ldi	r30, 0x39	; 57
     618:	f0 e0       	ldi	r31, 0x00	; 0
     61a:	80 81       	ld	r24, Z
     61c:	28 2f       	mov	r18, r24
     61e:	30 e0       	ldi	r19, 0x00	; 0
     620:	8b 81       	ldd	r24, Y+3	; 0x03
     622:	88 2f       	mov	r24, r24
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	a9 01       	movw	r20, r18
     628:	02 c0       	rjmp	.+4      	; 0x62e <DIO_u8GetPinValue+0xc6>
     62a:	55 95       	asr	r21
     62c:	47 95       	ror	r20
     62e:	8a 95       	dec	r24
     630:	e2 f7       	brpl	.-8      	; 0x62a <DIO_u8GetPinValue+0xc2>
     632:	ca 01       	movw	r24, r20
     634:	81 70       	andi	r24, 0x01	; 1
     636:	90 70       	andi	r25, 0x00	; 0
     638:	88 23       	and	r24, r24
     63a:	09 f4       	brne	.+2      	; 0x63e <DIO_u8GetPinValue+0xd6>
     63c:	94 c0       	rjmp	.+296    	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   {
				   *Copy_pu8ReturnedPinValue =DIO_u8_HIGH;
     63e:	ec 81       	ldd	r30, Y+4	; 0x04
     640:	fd 81       	ldd	r31, Y+5	; 0x05
     642:	81 e0       	ldi	r24, 0x01	; 1
     644:	80 83       	st	Z, r24
     646:	8f c0       	rjmp	.+286    	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   }
			break;
			case DIO_u8_PORTB: 
			   if(GET_BIT(PINB_u8_REG,Copy_u8PinID)== 0)
     648:	e6 e3       	ldi	r30, 0x36	; 54
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	80 81       	ld	r24, Z
     64e:	28 2f       	mov	r18, r24
     650:	30 e0       	ldi	r19, 0x00	; 0
     652:	8b 81       	ldd	r24, Y+3	; 0x03
     654:	88 2f       	mov	r24, r24
     656:	90 e0       	ldi	r25, 0x00	; 0
     658:	a9 01       	movw	r20, r18
     65a:	02 c0       	rjmp	.+4      	; 0x660 <DIO_u8GetPinValue+0xf8>
     65c:	55 95       	asr	r21
     65e:	47 95       	ror	r20
     660:	8a 95       	dec	r24
     662:	e2 f7       	brpl	.-8      	; 0x65c <DIO_u8GetPinValue+0xf4>
     664:	ca 01       	movw	r24, r20
     666:	81 70       	andi	r24, 0x01	; 1
     668:	90 70       	andi	r25, 0x00	; 0
     66a:	00 97       	sbiw	r24, 0x00	; 0
     66c:	21 f4       	brne	.+8      	; 0x676 <DIO_u8GetPinValue+0x10e>
			    {
				   *Copy_pu8ReturnedPinValue = DIO_u8_LOW;
     66e:	ec 81       	ldd	r30, Y+4	; 0x04
     670:	fd 81       	ldd	r31, Y+5	; 0x05
     672:	10 82       	st	Z, r1
     674:	78 c0       	rjmp	.+240    	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   }
			   else if(GET_BIT(PINB_u8_REG,Copy_u8PinID)!=0)
     676:	e6 e3       	ldi	r30, 0x36	; 54
     678:	f0 e0       	ldi	r31, 0x00	; 0
     67a:	80 81       	ld	r24, Z
     67c:	28 2f       	mov	r18, r24
     67e:	30 e0       	ldi	r19, 0x00	; 0
     680:	8b 81       	ldd	r24, Y+3	; 0x03
     682:	88 2f       	mov	r24, r24
     684:	90 e0       	ldi	r25, 0x00	; 0
     686:	a9 01       	movw	r20, r18
     688:	02 c0       	rjmp	.+4      	; 0x68e <DIO_u8GetPinValue+0x126>
     68a:	55 95       	asr	r21
     68c:	47 95       	ror	r20
     68e:	8a 95       	dec	r24
     690:	e2 f7       	brpl	.-8      	; 0x68a <DIO_u8GetPinValue+0x122>
     692:	ca 01       	movw	r24, r20
     694:	81 70       	andi	r24, 0x01	; 1
     696:	90 70       	andi	r25, 0x00	; 0
     698:	88 23       	and	r24, r24
     69a:	09 f4       	brne	.+2      	; 0x69e <DIO_u8GetPinValue+0x136>
     69c:	64 c0       	rjmp	.+200    	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   {
				   *Copy_pu8ReturnedPinValue =DIO_u8_HIGH;
     69e:	ec 81       	ldd	r30, Y+4	; 0x04
     6a0:	fd 81       	ldd	r31, Y+5	; 0x05
     6a2:	81 e0       	ldi	r24, 0x01	; 1
     6a4:	80 83       	st	Z, r24
     6a6:	5f c0       	rjmp	.+190    	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   }
			break;
			case DIO_u8_PORTC: 
			   if(GET_BIT(PINC_u8_REG,Copy_u8PinID)== 0)
     6a8:	e3 e3       	ldi	r30, 0x33	; 51
     6aa:	f0 e0       	ldi	r31, 0x00	; 0
     6ac:	80 81       	ld	r24, Z
     6ae:	28 2f       	mov	r18, r24
     6b0:	30 e0       	ldi	r19, 0x00	; 0
     6b2:	8b 81       	ldd	r24, Y+3	; 0x03
     6b4:	88 2f       	mov	r24, r24
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	a9 01       	movw	r20, r18
     6ba:	02 c0       	rjmp	.+4      	; 0x6c0 <DIO_u8GetPinValue+0x158>
     6bc:	55 95       	asr	r21
     6be:	47 95       	ror	r20
     6c0:	8a 95       	dec	r24
     6c2:	e2 f7       	brpl	.-8      	; 0x6bc <DIO_u8GetPinValue+0x154>
     6c4:	ca 01       	movw	r24, r20
     6c6:	81 70       	andi	r24, 0x01	; 1
     6c8:	90 70       	andi	r25, 0x00	; 0
     6ca:	00 97       	sbiw	r24, 0x00	; 0
     6cc:	21 f4       	brne	.+8      	; 0x6d6 <DIO_u8GetPinValue+0x16e>
			   {
				   *Copy_pu8ReturnedPinValue = DIO_u8_LOW;
     6ce:	ec 81       	ldd	r30, Y+4	; 0x04
     6d0:	fd 81       	ldd	r31, Y+5	; 0x05
     6d2:	10 82       	st	Z, r1
     6d4:	48 c0       	rjmp	.+144    	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   }
			   else if(GET_BIT(PINC_u8_REG,Copy_u8PinID)!=0)
     6d6:	e3 e3       	ldi	r30, 0x33	; 51
     6d8:	f0 e0       	ldi	r31, 0x00	; 0
     6da:	80 81       	ld	r24, Z
     6dc:	28 2f       	mov	r18, r24
     6de:	30 e0       	ldi	r19, 0x00	; 0
     6e0:	8b 81       	ldd	r24, Y+3	; 0x03
     6e2:	88 2f       	mov	r24, r24
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	a9 01       	movw	r20, r18
     6e8:	02 c0       	rjmp	.+4      	; 0x6ee <DIO_u8GetPinValue+0x186>
     6ea:	55 95       	asr	r21
     6ec:	47 95       	ror	r20
     6ee:	8a 95       	dec	r24
     6f0:	e2 f7       	brpl	.-8      	; 0x6ea <DIO_u8GetPinValue+0x182>
     6f2:	ca 01       	movw	r24, r20
     6f4:	81 70       	andi	r24, 0x01	; 1
     6f6:	90 70       	andi	r25, 0x00	; 0
     6f8:	88 23       	and	r24, r24
     6fa:	a9 f1       	breq	.+106    	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   {
				   *Copy_pu8ReturnedPinValue =DIO_u8_HIGH;
     6fc:	ec 81       	ldd	r30, Y+4	; 0x04
     6fe:	fd 81       	ldd	r31, Y+5	; 0x05
     700:	81 e0       	ldi	r24, 0x01	; 1
     702:	80 83       	st	Z, r24
     704:	30 c0       	rjmp	.+96     	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   }
			break;
			case DIO_u8_PORTD: 
			   if(GET_BIT(PIND_u8_REG,Copy_u8PinID)== 0)
     706:	e0 e3       	ldi	r30, 0x30	; 48
     708:	f0 e0       	ldi	r31, 0x00	; 0
     70a:	80 81       	ld	r24, Z
     70c:	28 2f       	mov	r18, r24
     70e:	30 e0       	ldi	r19, 0x00	; 0
     710:	8b 81       	ldd	r24, Y+3	; 0x03
     712:	88 2f       	mov	r24, r24
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	a9 01       	movw	r20, r18
     718:	02 c0       	rjmp	.+4      	; 0x71e <DIO_u8GetPinValue+0x1b6>
     71a:	55 95       	asr	r21
     71c:	47 95       	ror	r20
     71e:	8a 95       	dec	r24
     720:	e2 f7       	brpl	.-8      	; 0x71a <DIO_u8GetPinValue+0x1b2>
     722:	ca 01       	movw	r24, r20
     724:	81 70       	andi	r24, 0x01	; 1
     726:	90 70       	andi	r25, 0x00	; 0
     728:	00 97       	sbiw	r24, 0x00	; 0
     72a:	21 f4       	brne	.+8      	; 0x734 <DIO_u8GetPinValue+0x1cc>
			   {
				   *Copy_pu8ReturnedPinValue = DIO_u8_LOW;
     72c:	ec 81       	ldd	r30, Y+4	; 0x04
     72e:	fd 81       	ldd	r31, Y+5	; 0x05
     730:	10 82       	st	Z, r1
     732:	19 c0       	rjmp	.+50     	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   }
			   else if(GET_BIT(PIND_u8_REG,Copy_u8PinID)!=0)
     734:	e0 e3       	ldi	r30, 0x30	; 48
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	80 81       	ld	r24, Z
     73a:	28 2f       	mov	r18, r24
     73c:	30 e0       	ldi	r19, 0x00	; 0
     73e:	8b 81       	ldd	r24, Y+3	; 0x03
     740:	88 2f       	mov	r24, r24
     742:	90 e0       	ldi	r25, 0x00	; 0
     744:	a9 01       	movw	r20, r18
     746:	02 c0       	rjmp	.+4      	; 0x74c <DIO_u8GetPinValue+0x1e4>
     748:	55 95       	asr	r21
     74a:	47 95       	ror	r20
     74c:	8a 95       	dec	r24
     74e:	e2 f7       	brpl	.-8      	; 0x748 <DIO_u8GetPinValue+0x1e0>
     750:	ca 01       	movw	r24, r20
     752:	81 70       	andi	r24, 0x01	; 1
     754:	90 70       	andi	r25, 0x00	; 0
     756:	88 23       	and	r24, r24
     758:	31 f0       	breq	.+12     	; 0x766 <DIO_u8GetPinValue+0x1fe>
			   {
				   *Copy_pu8ReturnedPinValue =DIO_u8_HIGH;
     75a:	ec 81       	ldd	r30, Y+4	; 0x04
     75c:	fd 81       	ldd	r31, Y+5	; 0x05
     75e:	81 e0       	ldi	r24, 0x01	; 1
     760:	80 83       	st	Z, r24
     762:	01 c0       	rjmp	.+2      	; 0x766 <DIO_u8GetPinValue+0x1fe>
			break;
		}
	}
	else
	{
		Local_u8ReturnState = STD_TYPES_NOK;
     764:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ReturnState;
     766:	89 81       	ldd	r24, Y+1	; 0x01
}
     768:	27 96       	adiw	r28, 0x07	; 7
     76a:	0f b6       	in	r0, 0x3f	; 63
     76c:	f8 94       	cli
     76e:	de bf       	out	0x3e, r29	; 62
     770:	0f be       	out	0x3f, r0	; 63
     772:	cd bf       	out	0x3d, r28	; 61
     774:	cf 91       	pop	r28
     776:	df 91       	pop	r29
     778:	08 95       	ret

0000077a <DIO_u8SetPortDirection>:
u8 DIO_u8SetPortDirection(u8 Copy_u8PortID, u8 Copy_u8PortDirection )
{
     77a:	df 93       	push	r29
     77c:	cf 93       	push	r28
     77e:	cd b7       	in	r28, 0x3d	; 61
     780:	de b7       	in	r29, 0x3e	; 62
     782:	2d 97       	sbiw	r28, 0x0d	; 13
     784:	0f b6       	in	r0, 0x3f	; 63
     786:	f8 94       	cli
     788:	de bf       	out	0x3e, r29	; 62
     78a:	0f be       	out	0x3f, r0	; 63
     78c:	cd bf       	out	0x3d, r28	; 61
     78e:	8a 83       	std	Y+2, r24	; 0x02
     790:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ReturnState = STD_TYPES_OK;
     792:	81 e0       	ldi	r24, 0x01	; 1
     794:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8PortID <= DIO_u8_PORTD) && ((Copy_u8PortDirection == DIO_u8_OUTPUT) || (Copy_u8PortDirection == DIO_u8_INPUT)))
     796:	8a 81       	ldd	r24, Y+2	; 0x02
     798:	84 30       	cpi	r24, 0x04	; 4
     79a:	08 f0       	brcs	.+2      	; 0x79e <DIO_u8SetPortDirection+0x24>
     79c:	87 c0       	rjmp	.+270    	; 0x8ac <__stack+0x4d>
     79e:	8b 81       	ldd	r24, Y+3	; 0x03
     7a0:	81 30       	cpi	r24, 0x01	; 1
     7a2:	21 f0       	breq	.+8      	; 0x7ac <DIO_u8SetPortDirection+0x32>
     7a4:	8b 81       	ldd	r24, Y+3	; 0x03
     7a6:	88 23       	and	r24, r24
     7a8:	09 f0       	breq	.+2      	; 0x7ac <DIO_u8SetPortDirection+0x32>
     7aa:	80 c0       	rjmp	.+256    	; 0x8ac <__stack+0x4d>
	{
		switch(Copy_u8PortID)
     7ac:	8a 81       	ldd	r24, Y+2	; 0x02
     7ae:	28 2f       	mov	r18, r24
     7b0:	30 e0       	ldi	r19, 0x00	; 0
     7b2:	3d 87       	std	Y+13, r19	; 0x0d
     7b4:	2c 87       	std	Y+12, r18	; 0x0c
     7b6:	8c 85       	ldd	r24, Y+12	; 0x0c
     7b8:	9d 85       	ldd	r25, Y+13	; 0x0d
     7ba:	81 30       	cpi	r24, 0x01	; 1
     7bc:	91 05       	cpc	r25, r1
     7be:	71 f1       	breq	.+92     	; 0x81c <DIO_u8SetPortDirection+0xa2>
     7c0:	2c 85       	ldd	r18, Y+12	; 0x0c
     7c2:	3d 85       	ldd	r19, Y+13	; 0x0d
     7c4:	22 30       	cpi	r18, 0x02	; 2
     7c6:	31 05       	cpc	r19, r1
     7c8:	2c f4       	brge	.+10     	; 0x7d4 <DIO_u8SetPortDirection+0x5a>
     7ca:	8c 85       	ldd	r24, Y+12	; 0x0c
     7cc:	9d 85       	ldd	r25, Y+13	; 0x0d
     7ce:	00 97       	sbiw	r24, 0x00	; 0
     7d0:	69 f0       	breq	.+26     	; 0x7ec <DIO_u8SetPortDirection+0x72>
     7d2:	6d c0       	rjmp	.+218    	; 0x8ae <__stack+0x4f>
     7d4:	2c 85       	ldd	r18, Y+12	; 0x0c
     7d6:	3d 85       	ldd	r19, Y+13	; 0x0d
     7d8:	22 30       	cpi	r18, 0x02	; 2
     7da:	31 05       	cpc	r19, r1
     7dc:	b9 f1       	breq	.+110    	; 0x84c <DIO_u8SetPortDirection+0xd2>
     7de:	8c 85       	ldd	r24, Y+12	; 0x0c
     7e0:	9d 85       	ldd	r25, Y+13	; 0x0d
     7e2:	83 30       	cpi	r24, 0x03	; 3
     7e4:	91 05       	cpc	r25, r1
     7e6:	09 f4       	brne	.+2      	; 0x7ea <DIO_u8SetPortDirection+0x70>
     7e8:	49 c0       	rjmp	.+146    	; 0x87c <__stack+0x1d>
     7ea:	61 c0       	rjmp	.+194    	; 0x8ae <__stack+0x4f>
		{
			case DIO_u8_PORTA:
			switch(Copy_u8PortDirection)
     7ec:	8b 81       	ldd	r24, Y+3	; 0x03
     7ee:	28 2f       	mov	r18, r24
     7f0:	30 e0       	ldi	r19, 0x00	; 0
     7f2:	3b 87       	std	Y+11, r19	; 0x0b
     7f4:	2a 87       	std	Y+10, r18	; 0x0a
     7f6:	8a 85       	ldd	r24, Y+10	; 0x0a
     7f8:	9b 85       	ldd	r25, Y+11	; 0x0b
     7fa:	00 97       	sbiw	r24, 0x00	; 0
     7fc:	31 f0       	breq	.+12     	; 0x80a <DIO_u8SetPortDirection+0x90>
     7fe:	2a 85       	ldd	r18, Y+10	; 0x0a
     800:	3b 85       	ldd	r19, Y+11	; 0x0b
     802:	21 30       	cpi	r18, 0x01	; 1
     804:	31 05       	cpc	r19, r1
     806:	29 f0       	breq	.+10     	; 0x812 <DIO_u8SetPortDirection+0x98>
     808:	52 c0       	rjmp	.+164    	; 0x8ae <__stack+0x4f>
			{
				case DIO_u8_INPUT: DDRA_u8_REG = 0x00;break;
     80a:	ea e3       	ldi	r30, 0x3A	; 58
     80c:	f0 e0       	ldi	r31, 0x00	; 0
     80e:	10 82       	st	Z, r1
     810:	4e c0       	rjmp	.+156    	; 0x8ae <__stack+0x4f>
				case DIO_u8_OUTPUT:DDRA_u8_REG = 0xFF;break;
     812:	ea e3       	ldi	r30, 0x3A	; 58
     814:	f0 e0       	ldi	r31, 0x00	; 0
     816:	8f ef       	ldi	r24, 0xFF	; 255
     818:	80 83       	st	Z, r24
     81a:	49 c0       	rjmp	.+146    	; 0x8ae <__stack+0x4f>
			}
			break;
			case DIO_u8_PORTB:
			switch(Copy_u8PortDirection)
     81c:	8b 81       	ldd	r24, Y+3	; 0x03
     81e:	28 2f       	mov	r18, r24
     820:	30 e0       	ldi	r19, 0x00	; 0
     822:	39 87       	std	Y+9, r19	; 0x09
     824:	28 87       	std	Y+8, r18	; 0x08
     826:	88 85       	ldd	r24, Y+8	; 0x08
     828:	99 85       	ldd	r25, Y+9	; 0x09
     82a:	00 97       	sbiw	r24, 0x00	; 0
     82c:	31 f0       	breq	.+12     	; 0x83a <DIO_u8SetPortDirection+0xc0>
     82e:	28 85       	ldd	r18, Y+8	; 0x08
     830:	39 85       	ldd	r19, Y+9	; 0x09
     832:	21 30       	cpi	r18, 0x01	; 1
     834:	31 05       	cpc	r19, r1
     836:	29 f0       	breq	.+10     	; 0x842 <DIO_u8SetPortDirection+0xc8>
     838:	3a c0       	rjmp	.+116    	; 0x8ae <__stack+0x4f>
			{
				case DIO_u8_INPUT: DDRB_u8_REG = 0x00;break;
     83a:	e7 e3       	ldi	r30, 0x37	; 55
     83c:	f0 e0       	ldi	r31, 0x00	; 0
     83e:	10 82       	st	Z, r1
     840:	36 c0       	rjmp	.+108    	; 0x8ae <__stack+0x4f>
				case DIO_u8_OUTPUT:DDRB_u8_REG = 0xFF;break;
     842:	e7 e3       	ldi	r30, 0x37	; 55
     844:	f0 e0       	ldi	r31, 0x00	; 0
     846:	8f ef       	ldi	r24, 0xFF	; 255
     848:	80 83       	st	Z, r24
     84a:	31 c0       	rjmp	.+98     	; 0x8ae <__stack+0x4f>
			}
			break;
			case DIO_u8_PORTC:
			switch(Copy_u8PortDirection)
     84c:	8b 81       	ldd	r24, Y+3	; 0x03
     84e:	28 2f       	mov	r18, r24
     850:	30 e0       	ldi	r19, 0x00	; 0
     852:	3f 83       	std	Y+7, r19	; 0x07
     854:	2e 83       	std	Y+6, r18	; 0x06
     856:	8e 81       	ldd	r24, Y+6	; 0x06
     858:	9f 81       	ldd	r25, Y+7	; 0x07
     85a:	00 97       	sbiw	r24, 0x00	; 0
     85c:	31 f0       	breq	.+12     	; 0x86a <__stack+0xb>
     85e:	2e 81       	ldd	r18, Y+6	; 0x06
     860:	3f 81       	ldd	r19, Y+7	; 0x07
     862:	21 30       	cpi	r18, 0x01	; 1
     864:	31 05       	cpc	r19, r1
     866:	29 f0       	breq	.+10     	; 0x872 <__stack+0x13>
     868:	22 c0       	rjmp	.+68     	; 0x8ae <__stack+0x4f>
			{
				case DIO_u8_INPUT: DDRC_u8_REG = 0x00;break;
     86a:	e4 e3       	ldi	r30, 0x34	; 52
     86c:	f0 e0       	ldi	r31, 0x00	; 0
     86e:	10 82       	st	Z, r1
     870:	1e c0       	rjmp	.+60     	; 0x8ae <__stack+0x4f>
				case DIO_u8_OUTPUT:DDRC_u8_REG = 0xFF;break;
     872:	e4 e3       	ldi	r30, 0x34	; 52
     874:	f0 e0       	ldi	r31, 0x00	; 0
     876:	8f ef       	ldi	r24, 0xFF	; 255
     878:	80 83       	st	Z, r24
     87a:	19 c0       	rjmp	.+50     	; 0x8ae <__stack+0x4f>
			}
			break;
			case DIO_u8_PORTD:
			switch(Copy_u8PortDirection)
     87c:	8b 81       	ldd	r24, Y+3	; 0x03
     87e:	28 2f       	mov	r18, r24
     880:	30 e0       	ldi	r19, 0x00	; 0
     882:	3d 83       	std	Y+5, r19	; 0x05
     884:	2c 83       	std	Y+4, r18	; 0x04
     886:	8c 81       	ldd	r24, Y+4	; 0x04
     888:	9d 81       	ldd	r25, Y+5	; 0x05
     88a:	00 97       	sbiw	r24, 0x00	; 0
     88c:	31 f0       	breq	.+12     	; 0x89a <__stack+0x3b>
     88e:	2c 81       	ldd	r18, Y+4	; 0x04
     890:	3d 81       	ldd	r19, Y+5	; 0x05
     892:	21 30       	cpi	r18, 0x01	; 1
     894:	31 05       	cpc	r19, r1
     896:	29 f0       	breq	.+10     	; 0x8a2 <__stack+0x43>
     898:	0a c0       	rjmp	.+20     	; 0x8ae <__stack+0x4f>
			{
				case DIO_u8_INPUT: DDRD_u8_REG = 0x00;break;
     89a:	e1 e3       	ldi	r30, 0x31	; 49
     89c:	f0 e0       	ldi	r31, 0x00	; 0
     89e:	10 82       	st	Z, r1
     8a0:	06 c0       	rjmp	.+12     	; 0x8ae <__stack+0x4f>
				case DIO_u8_OUTPUT:DDRD_u8_REG = 0xFF;break;
     8a2:	e1 e3       	ldi	r30, 0x31	; 49
     8a4:	f0 e0       	ldi	r31, 0x00	; 0
     8a6:	8f ef       	ldi	r24, 0xFF	; 255
     8a8:	80 83       	st	Z, r24
     8aa:	01 c0       	rjmp	.+2      	; 0x8ae <__stack+0x4f>
			break;
		}
	}
	else
	{
		Local_u8ReturnState = STD_TYPES_NOK;
     8ac:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ReturnState;
     8ae:	89 81       	ldd	r24, Y+1	; 0x01
}
     8b0:	2d 96       	adiw	r28, 0x0d	; 13
     8b2:	0f b6       	in	r0, 0x3f	; 63
     8b4:	f8 94       	cli
     8b6:	de bf       	out	0x3e, r29	; 62
     8b8:	0f be       	out	0x3f, r0	; 63
     8ba:	cd bf       	out	0x3d, r28	; 61
     8bc:	cf 91       	pop	r28
     8be:	df 91       	pop	r29
     8c0:	08 95       	ret

000008c2 <DIO_u8SetPortValue>:

u8 DIO_u8SetPortValue    (u8 Copy_u8PortID, u8 Copy_u8PortValue)
{
     8c2:	df 93       	push	r29
     8c4:	cf 93       	push	r28
     8c6:	00 d0       	rcall	.+0      	; 0x8c8 <DIO_u8SetPortValue+0x6>
     8c8:	00 d0       	rcall	.+0      	; 0x8ca <DIO_u8SetPortValue+0x8>
     8ca:	0f 92       	push	r0
     8cc:	cd b7       	in	r28, 0x3d	; 61
     8ce:	de b7       	in	r29, 0x3e	; 62
     8d0:	8a 83       	std	Y+2, r24	; 0x02
     8d2:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ReturnState = STD_TYPES_OK;
     8d4:	81 e0       	ldi	r24, 0x01	; 1
     8d6:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PortID)
     8d8:	8a 81       	ldd	r24, Y+2	; 0x02
     8da:	28 2f       	mov	r18, r24
     8dc:	30 e0       	ldi	r19, 0x00	; 0
     8de:	3d 83       	std	Y+5, r19	; 0x05
     8e0:	2c 83       	std	Y+4, r18	; 0x04
     8e2:	8c 81       	ldd	r24, Y+4	; 0x04
     8e4:	9d 81       	ldd	r25, Y+5	; 0x05
     8e6:	81 30       	cpi	r24, 0x01	; 1
     8e8:	91 05       	cpc	r25, r1
     8ea:	d1 f0       	breq	.+52     	; 0x920 <DIO_u8SetPortValue+0x5e>
     8ec:	2c 81       	ldd	r18, Y+4	; 0x04
     8ee:	3d 81       	ldd	r19, Y+5	; 0x05
     8f0:	22 30       	cpi	r18, 0x02	; 2
     8f2:	31 05       	cpc	r19, r1
     8f4:	2c f4       	brge	.+10     	; 0x900 <DIO_u8SetPortValue+0x3e>
     8f6:	8c 81       	ldd	r24, Y+4	; 0x04
     8f8:	9d 81       	ldd	r25, Y+5	; 0x05
     8fa:	00 97       	sbiw	r24, 0x00	; 0
     8fc:	61 f0       	breq	.+24     	; 0x916 <DIO_u8SetPortValue+0x54>
     8fe:	1f c0       	rjmp	.+62     	; 0x93e <DIO_u8SetPortValue+0x7c>
     900:	2c 81       	ldd	r18, Y+4	; 0x04
     902:	3d 81       	ldd	r19, Y+5	; 0x05
     904:	22 30       	cpi	r18, 0x02	; 2
     906:	31 05       	cpc	r19, r1
     908:	81 f0       	breq	.+32     	; 0x92a <DIO_u8SetPortValue+0x68>
     90a:	8c 81       	ldd	r24, Y+4	; 0x04
     90c:	9d 81       	ldd	r25, Y+5	; 0x05
     90e:	83 30       	cpi	r24, 0x03	; 3
     910:	91 05       	cpc	r25, r1
     912:	81 f0       	breq	.+32     	; 0x934 <DIO_u8SetPortValue+0x72>
     914:	14 c0       	rjmp	.+40     	; 0x93e <DIO_u8SetPortValue+0x7c>
	{
		case DIO_u8_PORTA:PORTA_u8_REG = Copy_u8PortValue; break;
     916:	eb e3       	ldi	r30, 0x3B	; 59
     918:	f0 e0       	ldi	r31, 0x00	; 0
     91a:	8b 81       	ldd	r24, Y+3	; 0x03
     91c:	80 83       	st	Z, r24
     91e:	10 c0       	rjmp	.+32     	; 0x940 <DIO_u8SetPortValue+0x7e>
		case DIO_u8_PORTB:PORTB_u8_REG = Copy_u8PortValue; break;
     920:	e8 e3       	ldi	r30, 0x38	; 56
     922:	f0 e0       	ldi	r31, 0x00	; 0
     924:	8b 81       	ldd	r24, Y+3	; 0x03
     926:	80 83       	st	Z, r24
     928:	0b c0       	rjmp	.+22     	; 0x940 <DIO_u8SetPortValue+0x7e>
		case DIO_u8_PORTC:PORTC_u8_REG = Copy_u8PortValue; break;
     92a:	e5 e3       	ldi	r30, 0x35	; 53
     92c:	f0 e0       	ldi	r31, 0x00	; 0
     92e:	8b 81       	ldd	r24, Y+3	; 0x03
     930:	80 83       	st	Z, r24
     932:	06 c0       	rjmp	.+12     	; 0x940 <DIO_u8SetPortValue+0x7e>
		case DIO_u8_PORTD:PORTD_u8_REG = Copy_u8PortValue; break;
     934:	e2 e3       	ldi	r30, 0x32	; 50
     936:	f0 e0       	ldi	r31, 0x00	; 0
     938:	8b 81       	ldd	r24, Y+3	; 0x03
     93a:	80 83       	st	Z, r24
     93c:	01 c0       	rjmp	.+2      	; 0x940 <DIO_u8SetPortValue+0x7e>
		default : Local_u8ReturnState = STD_TYPES_NOK;
     93e:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ReturnState;
     940:	89 81       	ldd	r24, Y+1	; 0x01
}
     942:	0f 90       	pop	r0
     944:	0f 90       	pop	r0
     946:	0f 90       	pop	r0
     948:	0f 90       	pop	r0
     94a:	0f 90       	pop	r0
     94c:	cf 91       	pop	r28
     94e:	df 91       	pop	r29
     950:	08 95       	ret

00000952 <DIO_u8GetPortValue>:

u8 DIO_u8GetPortValue    (u8 Copy_u8PortID, u8 * Copy_pu8ReturnedPortValue)
{
     952:	df 93       	push	r29
     954:	cf 93       	push	r28
     956:	00 d0       	rcall	.+0      	; 0x958 <DIO_u8GetPortValue+0x6>
     958:	00 d0       	rcall	.+0      	; 0x95a <DIO_u8GetPortValue+0x8>
     95a:	00 d0       	rcall	.+0      	; 0x95c <DIO_u8GetPortValue+0xa>
     95c:	cd b7       	in	r28, 0x3d	; 61
     95e:	de b7       	in	r29, 0x3e	; 62
     960:	8a 83       	std	Y+2, r24	; 0x02
     962:	7c 83       	std	Y+4, r23	; 0x04
     964:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ReturnState = STD_TYPES_OK;
     966:	81 e0       	ldi	r24, 0x01	; 1
     968:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pu8ReturnedPortValue != NULL)
     96a:	8b 81       	ldd	r24, Y+3	; 0x03
     96c:	9c 81       	ldd	r25, Y+4	; 0x04
     96e:	00 97       	sbiw	r24, 0x00	; 0
     970:	e9 f1       	breq	.+122    	; 0x9ec <DIO_u8GetPortValue+0x9a>
	{
		switch(Copy_u8PortID)
     972:	8a 81       	ldd	r24, Y+2	; 0x02
     974:	28 2f       	mov	r18, r24
     976:	30 e0       	ldi	r19, 0x00	; 0
     978:	3e 83       	std	Y+6, r19	; 0x06
     97a:	2d 83       	std	Y+5, r18	; 0x05
     97c:	8d 81       	ldd	r24, Y+5	; 0x05
     97e:	9e 81       	ldd	r25, Y+6	; 0x06
     980:	81 30       	cpi	r24, 0x01	; 1
     982:	91 05       	cpc	r25, r1
     984:	e1 f0       	breq	.+56     	; 0x9be <DIO_u8GetPortValue+0x6c>
     986:	2d 81       	ldd	r18, Y+5	; 0x05
     988:	3e 81       	ldd	r19, Y+6	; 0x06
     98a:	22 30       	cpi	r18, 0x02	; 2
     98c:	31 05       	cpc	r19, r1
     98e:	2c f4       	brge	.+10     	; 0x99a <DIO_u8GetPortValue+0x48>
     990:	8d 81       	ldd	r24, Y+5	; 0x05
     992:	9e 81       	ldd	r25, Y+6	; 0x06
     994:	00 97       	sbiw	r24, 0x00	; 0
     996:	61 f0       	breq	.+24     	; 0x9b0 <DIO_u8GetPortValue+0x5e>
     998:	27 c0       	rjmp	.+78     	; 0x9e8 <DIO_u8GetPortValue+0x96>
     99a:	2d 81       	ldd	r18, Y+5	; 0x05
     99c:	3e 81       	ldd	r19, Y+6	; 0x06
     99e:	22 30       	cpi	r18, 0x02	; 2
     9a0:	31 05       	cpc	r19, r1
     9a2:	a1 f0       	breq	.+40     	; 0x9cc <DIO_u8GetPortValue+0x7a>
     9a4:	8d 81       	ldd	r24, Y+5	; 0x05
     9a6:	9e 81       	ldd	r25, Y+6	; 0x06
     9a8:	83 30       	cpi	r24, 0x03	; 3
     9aa:	91 05       	cpc	r25, r1
     9ac:	b1 f0       	breq	.+44     	; 0x9da <DIO_u8GetPortValue+0x88>
     9ae:	1c c0       	rjmp	.+56     	; 0x9e8 <DIO_u8GetPortValue+0x96>
		{
		   case DIO_u8_PORTA: *Copy_pu8ReturnedPortValue = PINA_u8_REG; break;
     9b0:	e9 e3       	ldi	r30, 0x39	; 57
     9b2:	f0 e0       	ldi	r31, 0x00	; 0
     9b4:	80 81       	ld	r24, Z
     9b6:	eb 81       	ldd	r30, Y+3	; 0x03
     9b8:	fc 81       	ldd	r31, Y+4	; 0x04
     9ba:	80 83       	st	Z, r24
     9bc:	18 c0       	rjmp	.+48     	; 0x9ee <DIO_u8GetPortValue+0x9c>
		   case DIO_u8_PORTB: *Copy_pu8ReturnedPortValue = PINB_u8_REG; break;
     9be:	e6 e3       	ldi	r30, 0x36	; 54
     9c0:	f0 e0       	ldi	r31, 0x00	; 0
     9c2:	80 81       	ld	r24, Z
     9c4:	eb 81       	ldd	r30, Y+3	; 0x03
     9c6:	fc 81       	ldd	r31, Y+4	; 0x04
     9c8:	80 83       	st	Z, r24
     9ca:	11 c0       	rjmp	.+34     	; 0x9ee <DIO_u8GetPortValue+0x9c>
		   case DIO_u8_PORTC: *Copy_pu8ReturnedPortValue = PINC_u8_REG; break;
     9cc:	e3 e3       	ldi	r30, 0x33	; 51
     9ce:	f0 e0       	ldi	r31, 0x00	; 0
     9d0:	80 81       	ld	r24, Z
     9d2:	eb 81       	ldd	r30, Y+3	; 0x03
     9d4:	fc 81       	ldd	r31, Y+4	; 0x04
     9d6:	80 83       	st	Z, r24
     9d8:	0a c0       	rjmp	.+20     	; 0x9ee <DIO_u8GetPortValue+0x9c>
		   case DIO_u8_PORTD: *Copy_pu8ReturnedPortValue = PIND_u8_REG; break;
     9da:	e0 e3       	ldi	r30, 0x30	; 48
     9dc:	f0 e0       	ldi	r31, 0x00	; 0
     9de:	80 81       	ld	r24, Z
     9e0:	eb 81       	ldd	r30, Y+3	; 0x03
     9e2:	fc 81       	ldd	r31, Y+4	; 0x04
     9e4:	80 83       	st	Z, r24
     9e6:	03 c0       	rjmp	.+6      	; 0x9ee <DIO_u8GetPortValue+0x9c>
		   default : Local_u8ReturnState = STD_TYPES_NOK;
     9e8:	19 82       	std	Y+1, r1	; 0x01
     9ea:	01 c0       	rjmp	.+2      	; 0x9ee <DIO_u8GetPortValue+0x9c>
		}
	}
	else
	{
		Local_u8ReturnState = STD_TYPES_NOK;
     9ec:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ReturnState;
     9ee:	89 81       	ldd	r24, Y+1	; 0x01
     9f0:	26 96       	adiw	r28, 0x06	; 6
     9f2:	0f b6       	in	r0, 0x3f	; 63
     9f4:	f8 94       	cli
     9f6:	de bf       	out	0x3e, r29	; 62
     9f8:	0f be       	out	0x3f, r0	; 63
     9fa:	cd bf       	out	0x3d, r28	; 61
     9fc:	cf 91       	pop	r28
     9fe:	df 91       	pop	r29
     a00:	08 95       	ret

00000a02 <GI_voidEnable>:
/* Defination of SREG */
#define GI_u8_SREG              *((volatile u8*)0x5F)


void GI_voidEnable (void)
{
     a02:	df 93       	push	r29
     a04:	cf 93       	push	r28
     a06:	cd b7       	in	r28, 0x3d	; 61
     a08:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GI_u8_SREG,7);
     a0a:	af e5       	ldi	r26, 0x5F	; 95
     a0c:	b0 e0       	ldi	r27, 0x00	; 0
     a0e:	ef e5       	ldi	r30, 0x5F	; 95
     a10:	f0 e0       	ldi	r31, 0x00	; 0
     a12:	80 81       	ld	r24, Z
     a14:	80 68       	ori	r24, 0x80	; 128
     a16:	8c 93       	st	X, r24
}
     a18:	cf 91       	pop	r28
     a1a:	df 91       	pop	r29
     a1c:	08 95       	ret

00000a1e <GI_voidDisable>:

void GI_voidDisable(void)
{
     a1e:	df 93       	push	r29
     a20:	cf 93       	push	r28
     a22:	cd b7       	in	r28, 0x3d	; 61
     a24:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(GI_u8_SREG,7);
     a26:	af e5       	ldi	r26, 0x5F	; 95
     a28:	b0 e0       	ldi	r27, 0x00	; 0
     a2a:	ef e5       	ldi	r30, 0x5F	; 95
     a2c:	f0 e0       	ldi	r31, 0x00	; 0
     a2e:	80 81       	ld	r24, Z
     a30:	8f 77       	andi	r24, 0x7F	; 127
     a32:	8c 93       	st	X, r24
     a34:	cf 91       	pop	r28
     a36:	df 91       	pop	r29
     a38:	08 95       	ret

00000a3a <RTO_u8CreateTask>:

/* Create Array of TCBs */
static TCB RTO_AstrTasks[RTO_u8_MAX_NUMBER_OF_TASKS];

u8     RTO_u8CreateTask(u8 Copy_u8Priority, u16 Copy_u16Periodicity, u16 Copy_u16FirstDelay, void(*Copy_pf)(void))
{
     a3a:	df 93       	push	r29
     a3c:	cf 93       	push	r28
     a3e:	cd b7       	in	r28, 0x3d	; 61
     a40:	de b7       	in	r29, 0x3e	; 62
     a42:	28 97       	sbiw	r28, 0x08	; 8
     a44:	0f b6       	in	r0, 0x3f	; 63
     a46:	f8 94       	cli
     a48:	de bf       	out	0x3e, r29	; 62
     a4a:	0f be       	out	0x3f, r0	; 63
     a4c:	cd bf       	out	0x3d, r28	; 61
     a4e:	8a 83       	std	Y+2, r24	; 0x02
     a50:	7c 83       	std	Y+4, r23	; 0x04
     a52:	6b 83       	std	Y+3, r22	; 0x03
     a54:	5e 83       	std	Y+6, r21	; 0x06
     a56:	4d 83       	std	Y+5, r20	; 0x05
     a58:	38 87       	std	Y+8, r19	; 0x08
     a5a:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8ErrorState = STD_TYPES_NOK;
     a5c:	19 82       	std	Y+1, r1	; 0x01
	if( (Copy_pf != NULL) && (Copy_u8Priority < RTO_u8_MAX_NUMBER_OF_TASKS) )
     a5e:	8f 81       	ldd	r24, Y+7	; 0x07
     a60:	98 85       	ldd	r25, Y+8	; 0x08
     a62:	00 97       	sbiw	r24, 0x00	; 0
     a64:	c9 f1       	breq	.+114    	; 0xad8 <RTO_u8CreateTask+0x9e>
     a66:	8a 81       	ldd	r24, Y+2	; 0x02
     a68:	83 30       	cpi	r24, 0x03	; 3
     a6a:	b0 f5       	brcc	.+108    	; 0xad8 <RTO_u8CreateTask+0x9e>
	{
		RTO_AstrTasks[Copy_u8Priority].Periodicity = Copy_u16Periodicity;
     a6c:	8a 81       	ldd	r24, Y+2	; 0x02
     a6e:	28 2f       	mov	r18, r24
     a70:	30 e0       	ldi	r19, 0x00	; 0
     a72:	c9 01       	movw	r24, r18
     a74:	88 0f       	add	r24, r24
     a76:	99 1f       	adc	r25, r25
     a78:	82 0f       	add	r24, r18
     a7a:	93 1f       	adc	r25, r19
     a7c:	88 0f       	add	r24, r24
     a7e:	99 1f       	adc	r25, r25
     a80:	fc 01       	movw	r30, r24
     a82:	e0 5a       	subi	r30, 0xA0	; 160
     a84:	ff 4f       	sbci	r31, 0xFF	; 255
     a86:	8b 81       	ldd	r24, Y+3	; 0x03
     a88:	9c 81       	ldd	r25, Y+4	; 0x04
     a8a:	91 83       	std	Z+1, r25	; 0x01
     a8c:	80 83       	st	Z, r24
		RTO_AstrTasks[Copy_u8Priority].FirstDelay  = Copy_u16FirstDelay;
     a8e:	8a 81       	ldd	r24, Y+2	; 0x02
     a90:	28 2f       	mov	r18, r24
     a92:	30 e0       	ldi	r19, 0x00	; 0
     a94:	c9 01       	movw	r24, r18
     a96:	88 0f       	add	r24, r24
     a98:	99 1f       	adc	r25, r25
     a9a:	82 0f       	add	r24, r18
     a9c:	93 1f       	adc	r25, r19
     a9e:	01 96       	adiw	r24, 0x01	; 1
     aa0:	88 0f       	add	r24, r24
     aa2:	99 1f       	adc	r25, r25
     aa4:	fc 01       	movw	r30, r24
     aa6:	e0 5a       	subi	r30, 0xA0	; 160
     aa8:	ff 4f       	sbci	r31, 0xFF	; 255
     aaa:	8d 81       	ldd	r24, Y+5	; 0x05
     aac:	9e 81       	ldd	r25, Y+6	; 0x06
     aae:	91 83       	std	Z+1, r25	; 0x01
     ab0:	80 83       	st	Z, r24
		RTO_AstrTasks[Copy_u8Priority].pf          = Copy_pf;
     ab2:	8a 81       	ldd	r24, Y+2	; 0x02
     ab4:	28 2f       	mov	r18, r24
     ab6:	30 e0       	ldi	r19, 0x00	; 0
     ab8:	c9 01       	movw	r24, r18
     aba:	88 0f       	add	r24, r24
     abc:	99 1f       	adc	r25, r25
     abe:	82 0f       	add	r24, r18
     ac0:	93 1f       	adc	r25, r19
     ac2:	88 0f       	add	r24, r24
     ac4:	99 1f       	adc	r25, r25
     ac6:	fc 01       	movw	r30, r24
     ac8:	ec 59       	subi	r30, 0x9C	; 156
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	8f 81       	ldd	r24, Y+7	; 0x07
     ace:	98 85       	ldd	r25, Y+8	; 0x08
     ad0:	91 83       	std	Z+1, r25	; 0x01
     ad2:	80 83       	st	Z, r24
		Local_u8ErrorState = STD_TYPES_OK;
     ad4:	81 e0       	ldi	r24, 0x01	; 1
     ad6:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
     ad8:	89 81       	ldd	r24, Y+1	; 0x01
}
     ada:	28 96       	adiw	r28, 0x08	; 8
     adc:	0f b6       	in	r0, 0x3f	; 63
     ade:	f8 94       	cli
     ae0:	de bf       	out	0x3e, r29	; 62
     ae2:	0f be       	out	0x3f, r0	; 63
     ae4:	cd bf       	out	0x3d, r28	; 61
     ae6:	cf 91       	pop	r28
     ae8:	df 91       	pop	r29
     aea:	08 95       	ret

00000aec <RTO_voidScheduler>:

static void   RTO_voidScheduler(void)
{
     aec:	df 93       	push	r29
     aee:	cf 93       	push	r28
     af0:	0f 92       	push	r0
     af2:	cd b7       	in	r28, 0x3d	; 61
     af4:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8Counter;
	for(Local_u8Counter = 0; Local_u8Counter < RTO_u8_MAX_NUMBER_OF_TASKS; Local_u8Counter++)
     af6:	19 82       	std	Y+1, r1	; 0x01
     af8:	69 c0       	rjmp	.+210    	; 0xbcc <RTO_voidScheduler+0xe0>
	{
		if(RTO_AstrTasks[Local_u8Counter].FirstDelay == 0)
     afa:	89 81       	ldd	r24, Y+1	; 0x01
     afc:	28 2f       	mov	r18, r24
     afe:	30 e0       	ldi	r19, 0x00	; 0
     b00:	c9 01       	movw	r24, r18
     b02:	88 0f       	add	r24, r24
     b04:	99 1f       	adc	r25, r25
     b06:	82 0f       	add	r24, r18
     b08:	93 1f       	adc	r25, r19
     b0a:	01 96       	adiw	r24, 0x01	; 1
     b0c:	88 0f       	add	r24, r24
     b0e:	99 1f       	adc	r25, r25
     b10:	fc 01       	movw	r30, r24
     b12:	e0 5a       	subi	r30, 0xA0	; 160
     b14:	ff 4f       	sbci	r31, 0xFF	; 255
     b16:	80 81       	ld	r24, Z
     b18:	91 81       	ldd	r25, Z+1	; 0x01
     b1a:	00 97       	sbiw	r24, 0x00	; 0
     b1c:	a1 f5       	brne	.+104    	; 0xb86 <RTO_voidScheduler+0x9a>
		{
			//Call Function
			RTO_AstrTasks[Local_u8Counter].pf();
     b1e:	89 81       	ldd	r24, Y+1	; 0x01
     b20:	28 2f       	mov	r18, r24
     b22:	30 e0       	ldi	r19, 0x00	; 0
     b24:	c9 01       	movw	r24, r18
     b26:	88 0f       	add	r24, r24
     b28:	99 1f       	adc	r25, r25
     b2a:	82 0f       	add	r24, r18
     b2c:	93 1f       	adc	r25, r19
     b2e:	88 0f       	add	r24, r24
     b30:	99 1f       	adc	r25, r25
     b32:	fc 01       	movw	r30, r24
     b34:	ec 59       	subi	r30, 0x9C	; 156
     b36:	ff 4f       	sbci	r31, 0xFF	; 255
     b38:	01 90       	ld	r0, Z+
     b3a:	f0 81       	ld	r31, Z
     b3c:	e0 2d       	mov	r30, r0
     b3e:	09 95       	icall
			/* Update FirstDelay With The Periodicity */
			RTO_AstrTasks[Local_u8Counter].FirstDelay = RTO_AstrTasks[Local_u8Counter].Periodicity - 1;
     b40:	89 81       	ldd	r24, Y+1	; 0x01
     b42:	48 2f       	mov	r20, r24
     b44:	50 e0       	ldi	r21, 0x00	; 0
     b46:	89 81       	ldd	r24, Y+1	; 0x01
     b48:	28 2f       	mov	r18, r24
     b4a:	30 e0       	ldi	r19, 0x00	; 0
     b4c:	c9 01       	movw	r24, r18
     b4e:	88 0f       	add	r24, r24
     b50:	99 1f       	adc	r25, r25
     b52:	82 0f       	add	r24, r18
     b54:	93 1f       	adc	r25, r19
     b56:	88 0f       	add	r24, r24
     b58:	99 1f       	adc	r25, r25
     b5a:	fc 01       	movw	r30, r24
     b5c:	e0 5a       	subi	r30, 0xA0	; 160
     b5e:	ff 4f       	sbci	r31, 0xFF	; 255
     b60:	80 81       	ld	r24, Z
     b62:	91 81       	ldd	r25, Z+1	; 0x01
     b64:	9c 01       	movw	r18, r24
     b66:	21 50       	subi	r18, 0x01	; 1
     b68:	30 40       	sbci	r19, 0x00	; 0
     b6a:	ca 01       	movw	r24, r20
     b6c:	88 0f       	add	r24, r24
     b6e:	99 1f       	adc	r25, r25
     b70:	84 0f       	add	r24, r20
     b72:	95 1f       	adc	r25, r21
     b74:	01 96       	adiw	r24, 0x01	; 1
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	fc 01       	movw	r30, r24
     b7c:	e0 5a       	subi	r30, 0xA0	; 160
     b7e:	ff 4f       	sbci	r31, 0xFF	; 255
     b80:	31 83       	std	Z+1, r19	; 0x01
     b82:	20 83       	st	Z, r18
     b84:	20 c0       	rjmp	.+64     	; 0xbc6 <RTO_voidScheduler+0xda>
		}
		else
		{
			RTO_AstrTasks[Local_u8Counter].FirstDelay--;
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	28 2f       	mov	r18, r24
     b8a:	30 e0       	ldi	r19, 0x00	; 0
     b8c:	c9 01       	movw	r24, r18
     b8e:	88 0f       	add	r24, r24
     b90:	99 1f       	adc	r25, r25
     b92:	82 0f       	add	r24, r18
     b94:	93 1f       	adc	r25, r19
     b96:	01 96       	adiw	r24, 0x01	; 1
     b98:	88 0f       	add	r24, r24
     b9a:	99 1f       	adc	r25, r25
     b9c:	fc 01       	movw	r30, r24
     b9e:	e0 5a       	subi	r30, 0xA0	; 160
     ba0:	ff 4f       	sbci	r31, 0xFF	; 255
     ba2:	80 81       	ld	r24, Z
     ba4:	91 81       	ldd	r25, Z+1	; 0x01
     ba6:	ac 01       	movw	r20, r24
     ba8:	41 50       	subi	r20, 0x01	; 1
     baa:	50 40       	sbci	r21, 0x00	; 0
     bac:	c9 01       	movw	r24, r18
     bae:	88 0f       	add	r24, r24
     bb0:	99 1f       	adc	r25, r25
     bb2:	82 0f       	add	r24, r18
     bb4:	93 1f       	adc	r25, r19
     bb6:	01 96       	adiw	r24, 0x01	; 1
     bb8:	88 0f       	add	r24, r24
     bba:	99 1f       	adc	r25, r25
     bbc:	fc 01       	movw	r30, r24
     bbe:	e0 5a       	subi	r30, 0xA0	; 160
     bc0:	ff 4f       	sbci	r31, 0xFF	; 255
     bc2:	51 83       	std	Z+1, r21	; 0x01
     bc4:	40 83       	st	Z, r20
}

static void   RTO_voidScheduler(void)
{
	u8 Local_u8Counter;
	for(Local_u8Counter = 0; Local_u8Counter < RTO_u8_MAX_NUMBER_OF_TASKS; Local_u8Counter++)
     bc6:	89 81       	ldd	r24, Y+1	; 0x01
     bc8:	8f 5f       	subi	r24, 0xFF	; 255
     bca:	89 83       	std	Y+1, r24	; 0x01
     bcc:	89 81       	ldd	r24, Y+1	; 0x01
     bce:	83 30       	cpi	r24, 0x03	; 3
     bd0:	08 f4       	brcc	.+2      	; 0xbd4 <RTO_voidScheduler+0xe8>
     bd2:	93 cf       	rjmp	.-218    	; 0xafa <RTO_voidScheduler+0xe>
		else
		{
			RTO_AstrTasks[Local_u8Counter].FirstDelay--;
		}
	}
}
     bd4:	0f 90       	pop	r0
     bd6:	cf 91       	pop	r28
     bd8:	df 91       	pop	r29
     bda:	08 95       	ret

00000bdc <RTO_voidInit>:
void   RTO_voidInit(void)
{
     bdc:	df 93       	push	r29
     bde:	cf 93       	push	r28
     be0:	cd b7       	in	r28, 0x3d	; 61
     be2:	de b7       	in	r29, 0x3e	; 62
	/* Enable Global Interrupt */
	GI_voidEnable();
     be4:	0e 94 01 05 	call	0xa02	; 0xa02 <GI_voidEnable>

	TMR_voidTimer1SetCompareMatchValueChannelA(1000);
     be8:	88 ee       	ldi	r24, 0xE8	; 232
     bea:	93 e0       	ldi	r25, 0x03	; 3
     bec:	0e 94 b2 06 	call	0xd64	; 0xd64 <TMR_voidTimer1SetCompareMatchValueChannelA>

	TMR_u8Timer1CTCSetCallBack(&RTO_voidScheduler);
     bf0:	86 e7       	ldi	r24, 0x76	; 118
     bf2:	95 e0       	ldi	r25, 0x05	; 5
     bf4:	0e 94 1e 07 	call	0xe3c	; 0xe3c <TMR_u8Timer1CTCSetCallBack>



	/* Start Timer */
	TMR_voidTimer1Init();
     bf8:	0e 94 57 06 	call	0xcae	; 0xcae <TMR_voidTimer1Init>
}
     bfc:	cf 91       	pop	r28
     bfe:	df 91       	pop	r29
     c00:	08 95       	ret

00000c02 <TMR_voidTimer0Init>:
static void (*TMR_pfTimer1CTC)(void) = NULL;

volatile static u16 TMR_u16OnPeriod , TMR_u16OffPeriod , TMR1_ISR_CTC_Counter = 0;

void TMR_voidTimer0Init(void)
{
     c02:	df 93       	push	r29
     c04:	cf 93       	push	r28
     c06:	cd b7       	in	r28, 0x3d	; 61
     c08:	de b7       	in	r29, 0x3e	; 62
	   }
      #endif
	}
#elif (TIMER0_MODE == FAST_PWM)
	{
		SET_BIT(TMR_u8_TCCR0_REG,6);
     c0a:	a3 e5       	ldi	r26, 0x53	; 83
     c0c:	b0 e0       	ldi	r27, 0x00	; 0
     c0e:	e3 e5       	ldi	r30, 0x53	; 83
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	80 81       	ld	r24, Z
     c14:	80 64       	ori	r24, 0x40	; 64
     c16:	8c 93       	st	X, r24
		SET_BIT(TMR_u8_TCCR0_REG,3);
     c18:	a3 e5       	ldi	r26, 0x53	; 83
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	e3 e5       	ldi	r30, 0x53	; 83
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	88 60       	ori	r24, 0x08	; 8
     c24:	8c 93       	st	X, r24
	CLR_BIT(TMR_u8_TCCR0_REG,5);
	SET_BIT(TMR_u8_TCCR0_REG,4);
}
#elif ((TMR0_COMPARE_OUTPUT_MODE == CLEAR_OC0_ON_COMPARE) || (TMR0_COMPARE_OUTPUT_MODE == NON_INVERTING_PWM))
{
	SET_BIT(TMR_u8_TCCR0_REG,5);
     c26:	a3 e5       	ldi	r26, 0x53	; 83
     c28:	b0 e0       	ldi	r27, 0x00	; 0
     c2a:	e3 e5       	ldi	r30, 0x53	; 83
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	80 62       	ori	r24, 0x20	; 32
     c32:	8c 93       	st	X, r24
	CLR_BIT(TMR_u8_TCCR0_REG,4);
     c34:	a3 e5       	ldi	r26, 0x53	; 83
     c36:	b0 e0       	ldi	r27, 0x00	; 0
     c38:	e3 e5       	ldi	r30, 0x53	; 83
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	80 81       	ld	r24, Z
     c3e:	8f 7e       	andi	r24, 0xEF	; 239
     c40:	8c 93       	st	X, r24
		 CLR_BIT(TMR_u8_TCCR0_REG,1);
		 SET_BIT(TMR_u8_TCCR0_REG,0);
	}
#elif (TMR0_PRESCALER_VALUE == CLOCK_8)
	{
		 CLR_BIT(TMR_u8_TCCR0_REG,2);
     c42:	a3 e5       	ldi	r26, 0x53	; 83
     c44:	b0 e0       	ldi	r27, 0x00	; 0
     c46:	e3 e5       	ldi	r30, 0x53	; 83
     c48:	f0 e0       	ldi	r31, 0x00	; 0
     c4a:	80 81       	ld	r24, Z
     c4c:	8b 7f       	andi	r24, 0xFB	; 251
     c4e:	8c 93       	st	X, r24
		 SET_BIT(TMR_u8_TCCR0_REG,1);
     c50:	a3 e5       	ldi	r26, 0x53	; 83
     c52:	b0 e0       	ldi	r27, 0x00	; 0
     c54:	e3 e5       	ldi	r30, 0x53	; 83
     c56:	f0 e0       	ldi	r31, 0x00	; 0
     c58:	80 81       	ld	r24, Z
     c5a:	82 60       	ori	r24, 0x02	; 2
     c5c:	8c 93       	st	X, r24
		 CLR_BIT(TMR_u8_TCCR0_REG,0);
     c5e:	a3 e5       	ldi	r26, 0x53	; 83
     c60:	b0 e0       	ldi	r27, 0x00	; 0
     c62:	e3 e5       	ldi	r30, 0x53	; 83
     c64:	f0 e0       	ldi	r31, 0x00	; 0
     c66:	80 81       	ld	r24, Z
     c68:	8e 7f       	andi	r24, 0xFE	; 254
     c6a:	8c 93       	st	X, r24
//		/* Prescaler => 8 */
//   	CLR_BIT(TMR_u8_TCCR0_REG,2);
//	    SET_BIT(TMR_u8_TCCR0_REG,1);
//	    CLR_BIT(TMR_u8_TCCR0_REG,0);

}
     c6c:	cf 91       	pop	r28
     c6e:	df 91       	pop	r29
     c70:	08 95       	ret

00000c72 <TMR_u8Timer1GetCounterValue>:

u8   TMR_u8Timer1GetCounterValue(u16 * Copy_pu16CounterValue)
{
     c72:	df 93       	push	r29
     c74:	cf 93       	push	r28
     c76:	00 d0       	rcall	.+0      	; 0xc78 <TMR_u8Timer1GetCounterValue+0x6>
     c78:	0f 92       	push	r0
     c7a:	cd b7       	in	r28, 0x3d	; 61
     c7c:	de b7       	in	r29, 0x3e	; 62
     c7e:	9b 83       	std	Y+3, r25	; 0x03
     c80:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = STD_TYPES_NOK;
     c82:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pu16CounterValue != NULL)
     c84:	8a 81       	ldd	r24, Y+2	; 0x02
     c86:	9b 81       	ldd	r25, Y+3	; 0x03
     c88:	00 97       	sbiw	r24, 0x00	; 0
     c8a:	51 f0       	breq	.+20     	; 0xca0 <TMR_u8Timer1GetCounterValue+0x2e>
	{
		*Copy_pu16CounterValue = TMR_u16_TCNT1_REG;
     c8c:	ec e4       	ldi	r30, 0x4C	; 76
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	91 81       	ldd	r25, Z+1	; 0x01
     c94:	ea 81       	ldd	r30, Y+2	; 0x02
     c96:	fb 81       	ldd	r31, Y+3	; 0x03
     c98:	91 83       	std	Z+1, r25	; 0x01
     c9a:	80 83       	st	Z, r24
		Local_u8ErrorState = STD_TYPES_OK;
     c9c:	81 e0       	ldi	r24, 0x01	; 1
     c9e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
     ca0:	89 81       	ldd	r24, Y+1	; 0x01
}
     ca2:	0f 90       	pop	r0
     ca4:	0f 90       	pop	r0
     ca6:	0f 90       	pop	r0
     ca8:	cf 91       	pop	r28
     caa:	df 91       	pop	r29
     cac:	08 95       	ret

00000cae <TMR_voidTimer1Init>:

void TMR_voidTimer1Init(void)
{
     cae:	df 93       	push	r29
     cb0:	cf 93       	push	r28
     cb2:	cd b7       	in	r28, 0x3d	; 61
     cb4:	de b7       	in	r29, 0x3e	; 62
	   	 CLR_BIT(TMR_u8_TCCR1B_REG,4);
		 CLR_BIT(TMR_u8_TCCR1B_REG,3);
	}
#elif(TIMER1_MODE == CTC_OCR1A)
	{
		 CLR_BIT(TMR_u8_TCCR1A_REG,1);
     cb6:	af e4       	ldi	r26, 0x4F	; 79
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	ef e4       	ldi	r30, 0x4F	; 79
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	80 81       	ld	r24, Z
     cc0:	8d 7f       	andi	r24, 0xFD	; 253
     cc2:	8c 93       	st	X, r24
		 CLR_BIT(TMR_u8_TCCR1A_REG,0);
     cc4:	af e4       	ldi	r26, 0x4F	; 79
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	ef e4       	ldi	r30, 0x4F	; 79
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	8e 7f       	andi	r24, 0xFE	; 254
     cd0:	8c 93       	st	X, r24
	   	 CLR_BIT(TMR_u8_TCCR1B_REG,4);
     cd2:	ae e4       	ldi	r26, 0x4E	; 78
     cd4:	b0 e0       	ldi	r27, 0x00	; 0
     cd6:	ee e4       	ldi	r30, 0x4E	; 78
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	80 81       	ld	r24, Z
     cdc:	8f 7e       	andi	r24, 0xEF	; 239
     cde:	8c 93       	st	X, r24
	   	 SET_BIT(TMR_u8_TCCR1B_REG,3);
     ce0:	ae e4       	ldi	r26, 0x4E	; 78
     ce2:	b0 e0       	ldi	r27, 0x00	; 0
     ce4:	ee e4       	ldi	r30, 0x4E	; 78
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	88 60       	ori	r24, 0x08	; 8
     cec:	8c 93       	st	X, r24
         #if (TIMER1_PIE == ENABLE_TIMER1_PIE)
         {
	         SET_BIT(TMR_u8_TIMSK_REG,4);
     cee:	a9 e5       	ldi	r26, 0x59	; 89
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	e9 e5       	ldi	r30, 0x59	; 89
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	80 81       	ld	r24, Z
     cf8:	80 61       	ori	r24, 0x10	; 16
     cfa:	8c 93       	st	X, r24

	 /* Timer1 Compare Output Mode IF Selection */
	  /*   Channel A     */
#if (TMR1_CHANNELA_COMPARE_OUTPUT_MODE == OC0_DISCONNECTED)
{
	CLR_BIT(TMR_u8_TCCR1A_REG,7);
     cfc:	af e4       	ldi	r26, 0x4F	; 79
     cfe:	b0 e0       	ldi	r27, 0x00	; 0
     d00:	ef e4       	ldi	r30, 0x4F	; 79
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	80 81       	ld	r24, Z
     d06:	8f 77       	andi	r24, 0x7F	; 127
     d08:	8c 93       	st	X, r24
	CLR_BIT(TMR_u8_TCCR1A_REG,6);
     d0a:	af e4       	ldi	r26, 0x4F	; 79
     d0c:	b0 e0       	ldi	r27, 0x00	; 0
     d0e:	ef e4       	ldi	r30, 0x4F	; 79
     d10:	f0 e0       	ldi	r31, 0x00	; 0
     d12:	80 81       	ld	r24, Z
     d14:	8f 7b       	andi	r24, 0xBF	; 191
     d16:	8c 93       	st	X, r24
#endif

      /*   Channel B     */
#if (TMR1_CHANNELB_COMPARE_OUTPUT_MODE == OC0_DISCONNECTED)
{
CLR_BIT(TMR_u8_TCCR1A_REG,5);
     d18:	af e4       	ldi	r26, 0x4F	; 79
     d1a:	b0 e0       	ldi	r27, 0x00	; 0
     d1c:	ef e4       	ldi	r30, 0x4F	; 79
     d1e:	f0 e0       	ldi	r31, 0x00	; 0
     d20:	80 81       	ld	r24, Z
     d22:	8f 7d       	andi	r24, 0xDF	; 223
     d24:	8c 93       	st	X, r24
CLR_BIT(TMR_u8_TCCR1A_REG,4);
     d26:	af e4       	ldi	r26, 0x4F	; 79
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	ef e4       	ldi	r30, 0x4F	; 79
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	8f 7e       	andi	r24, 0xEF	; 239
     d32:	8c 93       	st	X, r24
		 CLR_BIT(TMR_u8_TCCR1B_REG,1);
		 SET_BIT(TMR_u8_TCCR1B_REG,0);
	}
#elif (TMR1_PRESCALER_VALUE == CLOCK_8)
	{
		 CLR_BIT(TMR_u8_TCCR1B_REG,2);
     d34:	ae e4       	ldi	r26, 0x4E	; 78
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	ee e4       	ldi	r30, 0x4E	; 78
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	8b 7f       	andi	r24, 0xFB	; 251
     d40:	8c 93       	st	X, r24
		 SET_BIT(TMR_u8_TCCR1B_REG,1);
     d42:	ae e4       	ldi	r26, 0x4E	; 78
     d44:	b0 e0       	ldi	r27, 0x00	; 0
     d46:	ee e4       	ldi	r30, 0x4E	; 78
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	82 60       	ori	r24, 0x02	; 2
     d4e:	8c 93       	st	X, r24
		 CLR_BIT(TMR_u8_TCCR1B_REG,0);
     d50:	ae e4       	ldi	r26, 0x4E	; 78
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	ee e4       	ldi	r30, 0x4E	; 78
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	8e 7f       	andi	r24, 0xFE	; 254
     d5c:	8c 93       	st	X, r24
		 SET_BIT(TMR_u8_TCCR1B_REG,0);
	}
#endif


}
     d5e:	cf 91       	pop	r28
     d60:	df 91       	pop	r29
     d62:	08 95       	ret

00000d64 <TMR_voidTimer1SetCompareMatchValueChannelA>:

void TMR_voidTimer1SetCompareMatchValueChannelA(u16 Copy_u16CompareMatchValue)
{
     d64:	df 93       	push	r29
     d66:	cf 93       	push	r28
     d68:	00 d0       	rcall	.+0      	; 0xd6a <TMR_voidTimer1SetCompareMatchValueChannelA+0x6>
     d6a:	cd b7       	in	r28, 0x3d	; 61
     d6c:	de b7       	in	r29, 0x3e	; 62
     d6e:	9a 83       	std	Y+2, r25	; 0x02
     d70:	89 83       	std	Y+1, r24	; 0x01
	TMR_u16_OCR1A_REG = Copy_u16CompareMatchValue;
     d72:	ea e4       	ldi	r30, 0x4A	; 74
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	89 81       	ldd	r24, Y+1	; 0x01
     d78:	9a 81       	ldd	r25, Y+2	; 0x02
     d7a:	91 83       	std	Z+1, r25	; 0x01
     d7c:	80 83       	st	Z, r24
}
     d7e:	0f 90       	pop	r0
     d80:	0f 90       	pop	r0
     d82:	cf 91       	pop	r28
     d84:	df 91       	pop	r29
     d86:	08 95       	ret

00000d88 <TMR_voidTimer1CTCCounter>:

void TMR_voidTimer1CTCCounter(u16 Copy_u16CTCCounter)
{
     d88:	df 93       	push	r29
     d8a:	cf 93       	push	r28
     d8c:	00 d0       	rcall	.+0      	; 0xd8e <TMR_voidTimer1CTCCounter+0x6>
     d8e:	cd b7       	in	r28, 0x3d	; 61
     d90:	de b7       	in	r29, 0x3e	; 62
     d92:	9a 83       	std	Y+2, r25	; 0x02
     d94:	89 83       	std	Y+1, r24	; 0x01
	TMR1_ISR_CTC_Counter = Copy_u16CTCCounter;
     d96:	89 81       	ldd	r24, Y+1	; 0x01
     d98:	9a 81       	ldd	r25, Y+2	; 0x02
     d9a:	90 93 79 00 	sts	0x0079, r25
     d9e:	80 93 78 00 	sts	0x0078, r24
}
     da2:	0f 90       	pop	r0
     da4:	0f 90       	pop	r0
     da6:	cf 91       	pop	r28
     da8:	df 91       	pop	r29
     daa:	08 95       	ret

00000dac <TMR_voidTimer0SetCompareMatchValue>:

void TMR_voidTimer0SetCompareMatchValue(u8 Copy_u8OCRValue)
{
     dac:	df 93       	push	r29
     dae:	cf 93       	push	r28
     db0:	0f 92       	push	r0
     db2:	cd b7       	in	r28, 0x3d	; 61
     db4:	de b7       	in	r29, 0x3e	; 62
     db6:	89 83       	std	Y+1, r24	; 0x01
	TMR_u8_OCR0_REG = Copy_u8OCRValue;
     db8:	ec e5       	ldi	r30, 0x5C	; 92
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	89 81       	ldd	r24, Y+1	; 0x01
     dbe:	80 83       	st	Z, r24
}
     dc0:	0f 90       	pop	r0
     dc2:	cf 91       	pop	r28
     dc4:	df 91       	pop	r29
     dc6:	08 95       	ret

00000dc8 <TMR_u8Timer0OVFSetCallBack>:

u8  TMR_u8Timer0OVFSetCallBack(void(*Copy_pf)(void))
{
     dc8:	df 93       	push	r29
     dca:	cf 93       	push	r28
     dcc:	00 d0       	rcall	.+0      	; 0xdce <TMR_u8Timer0OVFSetCallBack+0x6>
     dce:	0f 92       	push	r0
     dd0:	cd b7       	in	r28, 0x3d	; 61
     dd2:	de b7       	in	r29, 0x3e	; 62
     dd4:	9b 83       	std	Y+3, r25	; 0x03
     dd6:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8_ErrorState = STD_TYPES_OK;
     dd8:	81 e0       	ldi	r24, 0x01	; 1
     dda:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pf != NULL)
     ddc:	8a 81       	ldd	r24, Y+2	; 0x02
     dde:	9b 81       	ldd	r25, Y+3	; 0x03
     de0:	00 97       	sbiw	r24, 0x00	; 0
     de2:	39 f0       	breq	.+14     	; 0xdf2 <TMR_u8Timer0OVFSetCallBack+0x2a>
	{
		TMR_pfTimer0OVF = Copy_pf;
     de4:	8a 81       	ldd	r24, Y+2	; 0x02
     de6:	9b 81       	ldd	r25, Y+3	; 0x03
     de8:	90 93 73 00 	sts	0x0073, r25
     dec:	80 93 72 00 	sts	0x0072, r24
     df0:	01 c0       	rjmp	.+2      	; 0xdf4 <TMR_u8Timer0OVFSetCallBack+0x2c>
	}
	else
	{
		Local_u8_ErrorState =STD_TYPES_NOK;
     df2:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8_ErrorState;
     df4:	89 81       	ldd	r24, Y+1	; 0x01
}
     df6:	0f 90       	pop	r0
     df8:	0f 90       	pop	r0
     dfa:	0f 90       	pop	r0
     dfc:	cf 91       	pop	r28
     dfe:	df 91       	pop	r29
     e00:	08 95       	ret

00000e02 <TMR_u8Timer0CTCSetCallBack>:

u8  TMR_u8Timer0CTCSetCallBack(void(*Copy_pf)(void))
{
     e02:	df 93       	push	r29
     e04:	cf 93       	push	r28
     e06:	00 d0       	rcall	.+0      	; 0xe08 <TMR_u8Timer0CTCSetCallBack+0x6>
     e08:	0f 92       	push	r0
     e0a:	cd b7       	in	r28, 0x3d	; 61
     e0c:	de b7       	in	r29, 0x3e	; 62
     e0e:	9b 83       	std	Y+3, r25	; 0x03
     e10:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8_ErrorState = STD_TYPES_OK;
     e12:	81 e0       	ldi	r24, 0x01	; 1
     e14:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pf != NULL)
     e16:	8a 81       	ldd	r24, Y+2	; 0x02
     e18:	9b 81       	ldd	r25, Y+3	; 0x03
     e1a:	00 97       	sbiw	r24, 0x00	; 0
     e1c:	39 f0       	breq	.+14     	; 0xe2c <TMR_u8Timer0CTCSetCallBack+0x2a>
	{
		TMR_pfTimer0CTC = Copy_pf;
     e1e:	8a 81       	ldd	r24, Y+2	; 0x02
     e20:	9b 81       	ldd	r25, Y+3	; 0x03
     e22:	90 93 75 00 	sts	0x0075, r25
     e26:	80 93 74 00 	sts	0x0074, r24
     e2a:	01 c0       	rjmp	.+2      	; 0xe2e <TMR_u8Timer0CTCSetCallBack+0x2c>
	}
	else
	{
		Local_u8_ErrorState =STD_TYPES_NOK;
     e2c:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8_ErrorState;
     e2e:	89 81       	ldd	r24, Y+1	; 0x01
}
     e30:	0f 90       	pop	r0
     e32:	0f 90       	pop	r0
     e34:	0f 90       	pop	r0
     e36:	cf 91       	pop	r28
     e38:	df 91       	pop	r29
     e3a:	08 95       	ret

00000e3c <TMR_u8Timer1CTCSetCallBack>:

u8  TMR_u8Timer1CTCSetCallBack(void (*Copy_pf)(void))
{
     e3c:	df 93       	push	r29
     e3e:	cf 93       	push	r28
     e40:	00 d0       	rcall	.+0      	; 0xe42 <TMR_u8Timer1CTCSetCallBack+0x6>
     e42:	0f 92       	push	r0
     e44:	cd b7       	in	r28, 0x3d	; 61
     e46:	de b7       	in	r29, 0x3e	; 62
     e48:	9b 83       	std	Y+3, r25	; 0x03
     e4a:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8_ErrorState = STD_TYPES_OK;
     e4c:	81 e0       	ldi	r24, 0x01	; 1
     e4e:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pf != NULL)
     e50:	8a 81       	ldd	r24, Y+2	; 0x02
     e52:	9b 81       	ldd	r25, Y+3	; 0x03
     e54:	00 97       	sbiw	r24, 0x00	; 0
     e56:	39 f0       	breq	.+14     	; 0xe66 <TMR_u8Timer1CTCSetCallBack+0x2a>
	{
		TMR_pfTimer1CTC = Copy_pf;
     e58:	8a 81       	ldd	r24, Y+2	; 0x02
     e5a:	9b 81       	ldd	r25, Y+3	; 0x03
     e5c:	90 93 77 00 	sts	0x0077, r25
     e60:	80 93 76 00 	sts	0x0076, r24
     e64:	01 c0       	rjmp	.+2      	; 0xe68 <TMR_u8Timer1CTCSetCallBack+0x2c>
	}
	else
	{
		Local_u8_ErrorState =STD_TYPES_NOK;
     e66:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8_ErrorState;
     e68:	89 81       	ldd	r24, Y+1	; 0x01
}
     e6a:	0f 90       	pop	r0
     e6c:	0f 90       	pop	r0
     e6e:	0f 90       	pop	r0
     e70:	cf 91       	pop	r28
     e72:	df 91       	pop	r29
     e74:	08 95       	ret

00000e76 <TMR_voidHWICUEnable>:

void TMR_voidHWICUEnable(void)
{
     e76:	df 93       	push	r29
     e78:	cf 93       	push	r28
     e7a:	cd b7       	in	r28, 0x3d	; 61
     e7c:	de b7       	in	r29, 0x3e	; 62
	/* Select Triggering Interrupt source of ICU = Rising Edge */
	SET_BIT(TMR_u8_TCCR1B_REG,6);
     e7e:	ae e4       	ldi	r26, 0x4E	; 78
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	ee e4       	ldi	r30, 0x4E	; 78
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	80 64       	ori	r24, 0x40	; 64
     e8a:	8c 93       	st	X, r24

	/* Enable ICU Interrupt */
	SET_BIT(TMR_u8_TIMSK_REG,5);
     e8c:	a9 e5       	ldi	r26, 0x59	; 89
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	e9 e5       	ldi	r30, 0x59	; 89
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	80 62       	ori	r24, 0x20	; 32
     e98:	8c 93       	st	X, r24
}
     e9a:	cf 91       	pop	r28
     e9c:	df 91       	pop	r29
     e9e:	08 95       	ret

00000ea0 <TMR_voidHWICUDisable>:

void TMR_voidHWICUDisable(void)
{
     ea0:	df 93       	push	r29
     ea2:	cf 93       	push	r28
     ea4:	cd b7       	in	r28, 0x3d	; 61
     ea6:	de b7       	in	r29, 0x3e	; 62
	/* Disable ICU Interrupt */
	SET_BIT(TMR_u8_TIMSK_REG,5);
     ea8:	a9 e5       	ldi	r26, 0x59	; 89
     eaa:	b0 e0       	ldi	r27, 0x00	; 0
     eac:	e9 e5       	ldi	r30, 0x59	; 89
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	80 81       	ld	r24, Z
     eb2:	80 62       	ori	r24, 0x20	; 32
     eb4:	8c 93       	st	X, r24

}
     eb6:	cf 91       	pop	r28
     eb8:	df 91       	pop	r29
     eba:	08 95       	ret

00000ebc <TMR_u8GetPWMTotalPeriod>:

u8   TMR_u8GetPWMTotalPeriod(u32 * Copy_pu32TotalPeriod)
{
     ebc:	df 93       	push	r29
     ebe:	cf 93       	push	r28
     ec0:	00 d0       	rcall	.+0      	; 0xec2 <TMR_u8GetPWMTotalPeriod+0x6>
     ec2:	0f 92       	push	r0
     ec4:	cd b7       	in	r28, 0x3d	; 61
     ec6:	de b7       	in	r29, 0x3e	; 62
     ec8:	9b 83       	std	Y+3, r25	; 0x03
     eca:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = STD_TYPES_NOK;
     ecc:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pu32TotalPeriod != NULL)
     ece:	8a 81       	ldd	r24, Y+2	; 0x02
     ed0:	9b 81       	ldd	r25, Y+3	; 0x03
     ed2:	00 97       	sbiw	r24, 0x00	; 0
     ed4:	a9 f0       	breq	.+42     	; 0xf00 <TMR_u8GetPWMTotalPeriod+0x44>
	{
		*Copy_pu32TotalPeriod = TMR_u16OnPeriod + TMR_u16OffPeriod;
     ed6:	20 91 83 00 	lds	r18, 0x0083
     eda:	30 91 84 00 	lds	r19, 0x0084
     ede:	80 91 85 00 	lds	r24, 0x0085
     ee2:	90 91 86 00 	lds	r25, 0x0086
     ee6:	82 0f       	add	r24, r18
     ee8:	93 1f       	adc	r25, r19
     eea:	cc 01       	movw	r24, r24
     eec:	a0 e0       	ldi	r26, 0x00	; 0
     eee:	b0 e0       	ldi	r27, 0x00	; 0
     ef0:	ea 81       	ldd	r30, Y+2	; 0x02
     ef2:	fb 81       	ldd	r31, Y+3	; 0x03
     ef4:	80 83       	st	Z, r24
     ef6:	91 83       	std	Z+1, r25	; 0x01
     ef8:	a2 83       	std	Z+2, r26	; 0x02
     efa:	b3 83       	std	Z+3, r27	; 0x03
		Local_u8ErrorState = STD_TYPES_OK;
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
     f00:	89 81       	ldd	r24, Y+1	; 0x01
}
     f02:	0f 90       	pop	r0
     f04:	0f 90       	pop	r0
     f06:	0f 90       	pop	r0
     f08:	cf 91       	pop	r28
     f0a:	df 91       	pop	r29
     f0c:	08 95       	ret

00000f0e <TMR_u8GetPWMDutyCycle>:

u8   TMR_u8GetPWMDutyCycle(u8 * Copy_pu8DutyCycle)
{
     f0e:	ef 92       	push	r14
     f10:	ff 92       	push	r15
     f12:	0f 93       	push	r16
     f14:	1f 93       	push	r17
     f16:	df 93       	push	r29
     f18:	cf 93       	push	r28
     f1a:	00 d0       	rcall	.+0      	; 0xf1c <TMR_u8GetPWMDutyCycle+0xe>
     f1c:	0f 92       	push	r0
     f1e:	cd b7       	in	r28, 0x3d	; 61
     f20:	de b7       	in	r29, 0x3e	; 62
     f22:	9b 83       	std	Y+3, r25	; 0x03
     f24:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = STD_TYPES_NOK;
     f26:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pu8DutyCycle != NULL)
     f28:	8a 81       	ldd	r24, Y+2	; 0x02
     f2a:	9b 81       	ldd	r25, Y+3	; 0x03
     f2c:	00 97       	sbiw	r24, 0x00	; 0
     f2e:	49 f1       	breq	.+82     	; 0xf82 <TMR_u8GetPWMDutyCycle+0x74>
	{
		*Copy_pu8DutyCycle =(u8)((TMR_u16OnPeriod * 100UL)/(TMR_u16OnPeriod + TMR_u16OffPeriod));
     f30:	80 91 83 00 	lds	r24, 0x0083
     f34:	90 91 84 00 	lds	r25, 0x0084
     f38:	cc 01       	movw	r24, r24
     f3a:	a0 e0       	ldi	r26, 0x00	; 0
     f3c:	b0 e0       	ldi	r27, 0x00	; 0
     f3e:	24 e6       	ldi	r18, 0x64	; 100
     f40:	30 e0       	ldi	r19, 0x00	; 0
     f42:	40 e0       	ldi	r20, 0x00	; 0
     f44:	50 e0       	ldi	r21, 0x00	; 0
     f46:	bc 01       	movw	r22, r24
     f48:	cd 01       	movw	r24, r26
     f4a:	0e 94 af 09 	call	0x135e	; 0x135e <__mulsi3>
     f4e:	7b 01       	movw	r14, r22
     f50:	8c 01       	movw	r16, r24
     f52:	20 91 83 00 	lds	r18, 0x0083
     f56:	30 91 84 00 	lds	r19, 0x0084
     f5a:	80 91 85 00 	lds	r24, 0x0085
     f5e:	90 91 86 00 	lds	r25, 0x0086
     f62:	82 0f       	add	r24, r18
     f64:	93 1f       	adc	r25, r19
     f66:	9c 01       	movw	r18, r24
     f68:	40 e0       	ldi	r20, 0x00	; 0
     f6a:	50 e0       	ldi	r21, 0x00	; 0
     f6c:	c8 01       	movw	r24, r16
     f6e:	b7 01       	movw	r22, r14
     f70:	0e 94 ce 09 	call	0x139c	; 0x139c <__udivmodsi4>
     f74:	da 01       	movw	r26, r20
     f76:	c9 01       	movw	r24, r18
     f78:	ea 81       	ldd	r30, Y+2	; 0x02
     f7a:	fb 81       	ldd	r31, Y+3	; 0x03
     f7c:	80 83       	st	Z, r24

		Local_u8ErrorState = STD_TYPES_OK;
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
     f82:	89 81       	ldd	r24, Y+1	; 0x01
}
     f84:	0f 90       	pop	r0
     f86:	0f 90       	pop	r0
     f88:	0f 90       	pop	r0
     f8a:	cf 91       	pop	r28
     f8c:	df 91       	pop	r29
     f8e:	1f 91       	pop	r17
     f90:	0f 91       	pop	r16
     f92:	ff 90       	pop	r15
     f94:	ef 90       	pop	r14
     f96:	08 95       	ret

00000f98 <TMR_u8GetPWMOnPeriod>:

u8   TMR_u8GetPWMOnPeriod(u16 * Copy_pu16OnPeriod)
{
     f98:	df 93       	push	r29
     f9a:	cf 93       	push	r28
     f9c:	00 d0       	rcall	.+0      	; 0xf9e <TMR_u8GetPWMOnPeriod+0x6>
     f9e:	0f 92       	push	r0
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62
     fa4:	9b 83       	std	Y+3, r25	; 0x03
     fa6:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = STD_TYPES_NOK;
     fa8:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pu16OnPeriod != NULL)
     faa:	8a 81       	ldd	r24, Y+2	; 0x02
     fac:	9b 81       	ldd	r25, Y+3	; 0x03
     fae:	00 97       	sbiw	r24, 0x00	; 0
     fb0:	51 f0       	breq	.+20     	; 0xfc6 <TMR_u8GetPWMOnPeriod+0x2e>
	{
		*Copy_pu16OnPeriod = TMR_u16OnPeriod;
     fb2:	80 91 83 00 	lds	r24, 0x0083
     fb6:	90 91 84 00 	lds	r25, 0x0084
     fba:	ea 81       	ldd	r30, Y+2	; 0x02
     fbc:	fb 81       	ldd	r31, Y+3	; 0x03
     fbe:	91 83       	std	Z+1, r25	; 0x01
     fc0:	80 83       	st	Z, r24
		Local_u8ErrorState = STD_TYPES_OK;
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
     fc6:	89 81       	ldd	r24, Y+1	; 0x01
}
     fc8:	0f 90       	pop	r0
     fca:	0f 90       	pop	r0
     fcc:	0f 90       	pop	r0
     fce:	cf 91       	pop	r28
     fd0:	df 91       	pop	r29
     fd2:	08 95       	ret

00000fd4 <__vector_11>:

/* Prototype of ISR Timer0 OVF */
void __vector_11(void)     __attribute__((signal));
void __vector_11(void)
{
     fd4:	1f 92       	push	r1
     fd6:	0f 92       	push	r0
     fd8:	0f b6       	in	r0, 0x3f	; 63
     fda:	0f 92       	push	r0
     fdc:	11 24       	eor	r1, r1
     fde:	2f 93       	push	r18
     fe0:	3f 93       	push	r19
     fe2:	4f 93       	push	r20
     fe4:	5f 93       	push	r21
     fe6:	6f 93       	push	r22
     fe8:	7f 93       	push	r23
     fea:	8f 93       	push	r24
     fec:	9f 93       	push	r25
     fee:	af 93       	push	r26
     ff0:	bf 93       	push	r27
     ff2:	ef 93       	push	r30
     ff4:	ff 93       	push	r31
     ff6:	df 93       	push	r29
     ff8:	cf 93       	push	r28
     ffa:	cd b7       	in	r28, 0x3d	; 61
     ffc:	de b7       	in	r29, 0x3e	; 62
	static u16 Local_u16Counter = 0 ;
	Local_u16Counter++;
     ffe:	80 91 7a 00 	lds	r24, 0x007A
    1002:	90 91 7b 00 	lds	r25, 0x007B
    1006:	01 96       	adiw	r24, 0x01	; 1
    1008:	90 93 7b 00 	sts	0x007B, r25
    100c:	80 93 7a 00 	sts	0x007A, r24
	if(Local_u16Counter == 3907)
    1010:	80 91 7a 00 	lds	r24, 0x007A
    1014:	90 91 7b 00 	lds	r25, 0x007B
    1018:	2f e0       	ldi	r18, 0x0F	; 15
    101a:	83 34       	cpi	r24, 0x43	; 67
    101c:	92 07       	cpc	r25, r18
    101e:	99 f4       	brne	.+38     	; 0x1046 <__vector_11+0x72>
	{
		/* Set Preload Value */
		TMR_u8_TCNT0_REG = PRELOAD_VALUE;
    1020:	e2 e5       	ldi	r30, 0x52	; 82
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	80 ec       	ldi	r24, 0xC0	; 192
    1026:	80 83       	st	Z, r24
		/* Reset Counter */
		Local_u16Counter = 0;
    1028:	10 92 7b 00 	sts	0x007B, r1
    102c:	10 92 7a 00 	sts	0x007A, r1
		/* Call CallBack Function */
		if(TMR_pfTimer0OVF != NULL)
    1030:	80 91 72 00 	lds	r24, 0x0072
    1034:	90 91 73 00 	lds	r25, 0x0073
    1038:	00 97       	sbiw	r24, 0x00	; 0
    103a:	29 f0       	breq	.+10     	; 0x1046 <__vector_11+0x72>
		{
			TMR_pfTimer0OVF();
    103c:	e0 91 72 00 	lds	r30, 0x0072
    1040:	f0 91 73 00 	lds	r31, 0x0073
    1044:	09 95       	icall
		}
	}
}
    1046:	cf 91       	pop	r28
    1048:	df 91       	pop	r29
    104a:	ff 91       	pop	r31
    104c:	ef 91       	pop	r30
    104e:	bf 91       	pop	r27
    1050:	af 91       	pop	r26
    1052:	9f 91       	pop	r25
    1054:	8f 91       	pop	r24
    1056:	7f 91       	pop	r23
    1058:	6f 91       	pop	r22
    105a:	5f 91       	pop	r21
    105c:	4f 91       	pop	r20
    105e:	3f 91       	pop	r19
    1060:	2f 91       	pop	r18
    1062:	0f 90       	pop	r0
    1064:	0f be       	out	0x3f, r0	; 63
    1066:	0f 90       	pop	r0
    1068:	1f 90       	pop	r1
    106a:	18 95       	reti

0000106c <__vector_10>:
/* Prototype of ISR Timer0 Compare Match */
void __vector_10(void)     __attribute__((signal));
void __vector_10(void)
{
    106c:	1f 92       	push	r1
    106e:	0f 92       	push	r0
    1070:	0f b6       	in	r0, 0x3f	; 63
    1072:	0f 92       	push	r0
    1074:	11 24       	eor	r1, r1
    1076:	2f 93       	push	r18
    1078:	3f 93       	push	r19
    107a:	4f 93       	push	r20
    107c:	5f 93       	push	r21
    107e:	6f 93       	push	r22
    1080:	7f 93       	push	r23
    1082:	8f 93       	push	r24
    1084:	9f 93       	push	r25
    1086:	af 93       	push	r26
    1088:	bf 93       	push	r27
    108a:	ef 93       	push	r30
    108c:	ff 93       	push	r31
    108e:	df 93       	push	r29
    1090:	cf 93       	push	r28
    1092:	cd b7       	in	r28, 0x3d	; 61
    1094:	de b7       	in	r29, 0x3e	; 62
	static u16 Local_u16Counter = 0 ;
	Local_u16Counter++;
    1096:	80 91 7c 00 	lds	r24, 0x007C
    109a:	90 91 7d 00 	lds	r25, 0x007D
    109e:	01 96       	adiw	r24, 0x01	; 1
    10a0:	90 93 7d 00 	sts	0x007D, r25
    10a4:	80 93 7c 00 	sts	0x007C, r24
	if(Local_u16Counter == 10000)
    10a8:	80 91 7c 00 	lds	r24, 0x007C
    10ac:	90 91 7d 00 	lds	r25, 0x007D
    10b0:	27 e2       	ldi	r18, 0x27	; 39
    10b2:	80 31       	cpi	r24, 0x10	; 16
    10b4:	92 07       	cpc	r25, r18
    10b6:	79 f4       	brne	.+30     	; 0x10d6 <__vector_10+0x6a>
	{
		/* Reset Counter */
		Local_u16Counter = 0;
    10b8:	10 92 7d 00 	sts	0x007D, r1
    10bc:	10 92 7c 00 	sts	0x007C, r1
		/* Call CallBack Function */
		if(TMR_pfTimer0CTC != NULL)
    10c0:	80 91 74 00 	lds	r24, 0x0074
    10c4:	90 91 75 00 	lds	r25, 0x0075
    10c8:	00 97       	sbiw	r24, 0x00	; 0
    10ca:	29 f0       	breq	.+10     	; 0x10d6 <__vector_10+0x6a>
		{
			TMR_pfTimer0CTC();
    10cc:	e0 91 74 00 	lds	r30, 0x0074
    10d0:	f0 91 75 00 	lds	r31, 0x0075
    10d4:	09 95       	icall
		}
	}
}
    10d6:	cf 91       	pop	r28
    10d8:	df 91       	pop	r29
    10da:	ff 91       	pop	r31
    10dc:	ef 91       	pop	r30
    10de:	bf 91       	pop	r27
    10e0:	af 91       	pop	r26
    10e2:	9f 91       	pop	r25
    10e4:	8f 91       	pop	r24
    10e6:	7f 91       	pop	r23
    10e8:	6f 91       	pop	r22
    10ea:	5f 91       	pop	r21
    10ec:	4f 91       	pop	r20
    10ee:	3f 91       	pop	r19
    10f0:	2f 91       	pop	r18
    10f2:	0f 90       	pop	r0
    10f4:	0f be       	out	0x3f, r0	; 63
    10f6:	0f 90       	pop	r0
    10f8:	1f 90       	pop	r1
    10fa:	18 95       	reti

000010fc <__vector_6>:

/* Prototype of ISR Timer1 ICU */
void __vector_6(void)     __attribute__((signal));
void __vector_6(void)
{
    10fc:	1f 92       	push	r1
    10fe:	0f 92       	push	r0
    1100:	0f b6       	in	r0, 0x3f	; 63
    1102:	0f 92       	push	r0
    1104:	11 24       	eor	r1, r1
    1106:	2f 93       	push	r18
    1108:	3f 93       	push	r19
    110a:	8f 93       	push	r24
    110c:	9f 93       	push	r25
    110e:	af 93       	push	r26
    1110:	bf 93       	push	r27
    1112:	ef 93       	push	r30
    1114:	ff 93       	push	r31
    1116:	df 93       	push	r29
    1118:	cf 93       	push	r28
    111a:	00 d0       	rcall	.+0      	; 0x111c <__vector_6+0x20>
    111c:	cd b7       	in	r28, 0x3d	; 61
    111e:	de b7       	in	r29, 0x3e	; 62
	u16 Local_u16TimerValue = TMR_u16_ICR1_REG;
    1120:	e6 e4       	ldi	r30, 0x46	; 70
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	91 81       	ldd	r25, Z+1	; 0x01
    1128:	9a 83       	std	Y+2, r25	; 0x02
    112a:	89 83       	std	Y+1, r24	; 0x01
	static u8 Local_u8Flag = 0;
	static u16 Local_u16OldValue = 0;
	if(Local_u8Flag == 0) /* Rising Edge */
    112c:	80 91 80 00 	lds	r24, 0x0080
    1130:	88 23       	and	r24, r24
    1132:	b9 f4       	brne	.+46     	; 0x1162 <__vector_6+0x66>
	{
		TMR_u16OffPeriod = Local_u16TimerValue - Local_u16OldValue;
    1134:	20 91 7e 00 	lds	r18, 0x007E
    1138:	30 91 7f 00 	lds	r19, 0x007F
    113c:	89 81       	ldd	r24, Y+1	; 0x01
    113e:	9a 81       	ldd	r25, Y+2	; 0x02
    1140:	82 1b       	sub	r24, r18
    1142:	93 0b       	sbc	r25, r19
    1144:	90 93 86 00 	sts	0x0086, r25
    1148:	80 93 85 00 	sts	0x0085, r24
		/* Trigger Source into Falling Edge */
		CLR_BIT(TMR_u8_TCCR1B_REG,6);
    114c:	ae e4       	ldi	r26, 0x4E	; 78
    114e:	b0 e0       	ldi	r27, 0x00	; 0
    1150:	ee e4       	ldi	r30, 0x4E	; 78
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	80 81       	ld	r24, Z
    1156:	8f 7b       	andi	r24, 0xBF	; 191
    1158:	8c 93       	st	X, r24
		Local_u8Flag = 1;
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	80 93 80 00 	sts	0x0080, r24
    1160:	15 c0       	rjmp	.+42     	; 0x118c <__vector_6+0x90>
	}
	else
	{
		TMR_u16OnPeriod = Local_u16TimerValue - Local_u16OldValue;
    1162:	20 91 7e 00 	lds	r18, 0x007E
    1166:	30 91 7f 00 	lds	r19, 0x007F
    116a:	89 81       	ldd	r24, Y+1	; 0x01
    116c:	9a 81       	ldd	r25, Y+2	; 0x02
    116e:	82 1b       	sub	r24, r18
    1170:	93 0b       	sbc	r25, r19
    1172:	90 93 84 00 	sts	0x0084, r25
    1176:	80 93 83 00 	sts	0x0083, r24
		/* Trigger Source into Rising Edge */
		SET_BIT(TMR_u8_TCCR1B_REG,6);
    117a:	ae e4       	ldi	r26, 0x4E	; 78
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	ee e4       	ldi	r30, 0x4E	; 78
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	80 64       	ori	r24, 0x40	; 64
    1186:	8c 93       	st	X, r24
		Local_u8Flag = 0;
    1188:	10 92 80 00 	sts	0x0080, r1
	}
	Local_u16OldValue = Local_u16TimerValue;
    118c:	89 81       	ldd	r24, Y+1	; 0x01
    118e:	9a 81       	ldd	r25, Y+2	; 0x02
    1190:	90 93 7f 00 	sts	0x007F, r25
    1194:	80 93 7e 00 	sts	0x007E, r24
}
    1198:	0f 90       	pop	r0
    119a:	0f 90       	pop	r0
    119c:	cf 91       	pop	r28
    119e:	df 91       	pop	r29
    11a0:	ff 91       	pop	r31
    11a2:	ef 91       	pop	r30
    11a4:	bf 91       	pop	r27
    11a6:	af 91       	pop	r26
    11a8:	9f 91       	pop	r25
    11aa:	8f 91       	pop	r24
    11ac:	3f 91       	pop	r19
    11ae:	2f 91       	pop	r18
    11b0:	0f 90       	pop	r0
    11b2:	0f be       	out	0x3f, r0	; 63
    11b4:	0f 90       	pop	r0
    11b6:	1f 90       	pop	r1
    11b8:	18 95       	reti

000011ba <__vector_7>:

/* Prototype of ISR Timer1 Compare Match A */
void __vector_7(void)       __attribute__((signal));
void __vector_7(void)
{
    11ba:	1f 92       	push	r1
    11bc:	0f 92       	push	r0
    11be:	0f b6       	in	r0, 0x3f	; 63
    11c0:	0f 92       	push	r0
    11c2:	11 24       	eor	r1, r1
    11c4:	2f 93       	push	r18
    11c6:	3f 93       	push	r19
    11c8:	4f 93       	push	r20
    11ca:	5f 93       	push	r21
    11cc:	6f 93       	push	r22
    11ce:	7f 93       	push	r23
    11d0:	8f 93       	push	r24
    11d2:	9f 93       	push	r25
    11d4:	af 93       	push	r26
    11d6:	bf 93       	push	r27
    11d8:	ef 93       	push	r30
    11da:	ff 93       	push	r31
    11dc:	df 93       	push	r29
    11de:	cf 93       	push	r28
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
	static u16 Local_u16Counter = 0 ;
	Local_u16Counter++;
    11e4:	80 91 81 00 	lds	r24, 0x0081
    11e8:	90 91 82 00 	lds	r25, 0x0082
    11ec:	01 96       	adiw	r24, 0x01	; 1
    11ee:	90 93 82 00 	sts	0x0082, r25
    11f2:	80 93 81 00 	sts	0x0081, r24
	if(TMR1_ISR_CTC_Counter != 0)
    11f6:	80 91 78 00 	lds	r24, 0x0078
    11fa:	90 91 79 00 	lds	r25, 0x0079
    11fe:	00 97       	sbiw	r24, 0x00	; 0
    1200:	d9 f0       	breq	.+54     	; 0x1238 <__vector_7+0x7e>
	{
	     if(Local_u16Counter == TMR1_ISR_CTC_Counter)
    1202:	20 91 81 00 	lds	r18, 0x0081
    1206:	30 91 82 00 	lds	r19, 0x0082
    120a:	80 91 78 00 	lds	r24, 0x0078
    120e:	90 91 79 00 	lds	r25, 0x0079
    1212:	28 17       	cp	r18, r24
    1214:	39 07       	cpc	r19, r25
    1216:	d9 f4       	brne	.+54     	; 0x124e <__vector_7+0x94>
	     {
	     	/* Reset Counter */
	     	Local_u16Counter = 0;
    1218:	10 92 82 00 	sts	0x0082, r1
    121c:	10 92 81 00 	sts	0x0081, r1
	     	/* Call CallBack Function */
	     	if(TMR_pfTimer1CTC != NULL)
    1220:	80 91 76 00 	lds	r24, 0x0076
    1224:	90 91 77 00 	lds	r25, 0x0077
    1228:	00 97       	sbiw	r24, 0x00	; 0
    122a:	89 f0       	breq	.+34     	; 0x124e <__vector_7+0x94>
	     	{
	     		TMR_pfTimer1CTC();
    122c:	e0 91 76 00 	lds	r30, 0x0076
    1230:	f0 91 77 00 	lds	r31, 0x0077
    1234:	09 95       	icall
    1236:	0b c0       	rjmp	.+22     	; 0x124e <__vector_7+0x94>
	     }
	}
	else
	{
     	/* Call CallBack Function */
     	if(TMR_pfTimer1CTC != NULL)
    1238:	80 91 76 00 	lds	r24, 0x0076
    123c:	90 91 77 00 	lds	r25, 0x0077
    1240:	00 97       	sbiw	r24, 0x00	; 0
    1242:	29 f0       	breq	.+10     	; 0x124e <__vector_7+0x94>
     	{
     		TMR_pfTimer1CTC();
    1244:	e0 91 76 00 	lds	r30, 0x0076
    1248:	f0 91 77 00 	lds	r31, 0x0077
    124c:	09 95       	icall
     	}
	}

}
    124e:	cf 91       	pop	r28
    1250:	df 91       	pop	r29
    1252:	ff 91       	pop	r31
    1254:	ef 91       	pop	r30
    1256:	bf 91       	pop	r27
    1258:	af 91       	pop	r26
    125a:	9f 91       	pop	r25
    125c:	8f 91       	pop	r24
    125e:	7f 91       	pop	r23
    1260:	6f 91       	pop	r22
    1262:	5f 91       	pop	r21
    1264:	4f 91       	pop	r20
    1266:	3f 91       	pop	r19
    1268:	2f 91       	pop	r18
    126a:	0f 90       	pop	r0
    126c:	0f be       	out	0x3f, r0	; 63
    126e:	0f 90       	pop	r0
    1270:	1f 90       	pop	r1
    1272:	18 95       	reti

00001274 <main>:
void App_voidTask1(void);
void App_voidTask2(void);
void App_voidTask3(void);

int main(void)
{
    1274:	df 93       	push	r29
    1276:	cf 93       	push	r28
    1278:	cd b7       	in	r28, 0x3d	; 61
    127a:	de b7       	in	r29, 0x3e	; 62
	DIO_u8Init();
    127c:	0e 94 3e 00 	call	0x7c	; 0x7c <DIO_u8Init>
	/* Create Tasks */
	RTO_u8CreateTask(0,1000,0,&App_voidTask1);
    1280:	2e e5       	ldi	r18, 0x5E	; 94
    1282:	39 e0       	ldi	r19, 0x09	; 9
    1284:	80 e0       	ldi	r24, 0x00	; 0
    1286:	68 ee       	ldi	r22, 0xE8	; 232
    1288:	73 e0       	ldi	r23, 0x03	; 3
    128a:	40 e0       	ldi	r20, 0x00	; 0
    128c:	50 e0       	ldi	r21, 0x00	; 0
    128e:	0e 94 1d 05 	call	0xa3a	; 0xa3a <RTO_u8CreateTask>
	RTO_u8CreateTask(1,2000,0,&App_voidTask2);
    1292:	29 e7       	ldi	r18, 0x79	; 121
    1294:	39 e0       	ldi	r19, 0x09	; 9
    1296:	81 e0       	ldi	r24, 0x01	; 1
    1298:	60 ed       	ldi	r22, 0xD0	; 208
    129a:	77 e0       	ldi	r23, 0x07	; 7
    129c:	40 e0       	ldi	r20, 0x00	; 0
    129e:	50 e0       	ldi	r21, 0x00	; 0
    12a0:	0e 94 1d 05 	call	0xa3a	; 0xa3a <RTO_u8CreateTask>
	RTO_u8CreateTask(2,5000,0,&App_voidTask3);
    12a4:	24 e9       	ldi	r18, 0x94	; 148
    12a6:	39 e0       	ldi	r19, 0x09	; 9
    12a8:	82 e0       	ldi	r24, 0x02	; 2
    12aa:	68 e8       	ldi	r22, 0x88	; 136
    12ac:	73 e1       	ldi	r23, 0x13	; 19
    12ae:	40 e0       	ldi	r20, 0x00	; 0
    12b0:	50 e0       	ldi	r21, 0x00	; 0
    12b2:	0e 94 1d 05 	call	0xa3a	; 0xa3a <RTO_u8CreateTask>


	RTO_voidInit();
    12b6:	0e 94 ee 05 	call	0xbdc	; 0xbdc <RTO_voidInit>
    12ba:	ff cf       	rjmp	.-2      	; 0x12ba <main+0x46>

000012bc <App_voidTask1>:
	return 0;

}

void App_voidTask1(void)
{
    12bc:	df 93       	push	r29
    12be:	cf 93       	push	r28
    12c0:	cd b7       	in	r28, 0x3d	; 61
    12c2:	de b7       	in	r29, 0x3e	; 62
	static u8 flag = 0;
	if(flag == 0)
    12c4:	80 91 87 00 	lds	r24, 0x0087
    12c8:	88 23       	and	r24, r24
    12ca:	49 f4       	brne	.+18     	; 0x12de <App_voidTask1+0x22>
	{
		DIO_u8SetPinValue(DIO_u8_PORTB,DIO_u8_PIN0,DIO_u8_HIGH);
    12cc:	81 e0       	ldi	r24, 0x01	; 1
    12ce:	60 e0       	ldi	r22, 0x00	; 0
    12d0:	41 e0       	ldi	r20, 0x01	; 1
    12d2:	0e 94 8a 01 	call	0x314	; 0x314 <DIO_u8SetPinValue>
		flag = 1;
    12d6:	81 e0       	ldi	r24, 0x01	; 1
    12d8:	80 93 87 00 	sts	0x0087, r24
    12dc:	07 c0       	rjmp	.+14     	; 0x12ec <App_voidTask1+0x30>
	}
	else
	{
		DIO_u8SetPinValue(DIO_u8_PORTB,DIO_u8_PIN0,DIO_u8_LOW);
    12de:	81 e0       	ldi	r24, 0x01	; 1
    12e0:	60 e0       	ldi	r22, 0x00	; 0
    12e2:	40 e0       	ldi	r20, 0x00	; 0
    12e4:	0e 94 8a 01 	call	0x314	; 0x314 <DIO_u8SetPinValue>
		flag = 0;
    12e8:	10 92 87 00 	sts	0x0087, r1
	}
}
    12ec:	cf 91       	pop	r28
    12ee:	df 91       	pop	r29
    12f0:	08 95       	ret

000012f2 <App_voidTask2>:

void App_voidTask2(void)
{
    12f2:	df 93       	push	r29
    12f4:	cf 93       	push	r28
    12f6:	cd b7       	in	r28, 0x3d	; 61
    12f8:	de b7       	in	r29, 0x3e	; 62
	static u8 flag = 0;
	if(flag == 0)
    12fa:	80 91 88 00 	lds	r24, 0x0088
    12fe:	88 23       	and	r24, r24
    1300:	49 f4       	brne	.+18     	; 0x1314 <App_voidTask2+0x22>
	{
		DIO_u8SetPinValue(DIO_u8_PORTB,DIO_u8_PIN1,DIO_u8_HIGH);
    1302:	81 e0       	ldi	r24, 0x01	; 1
    1304:	61 e0       	ldi	r22, 0x01	; 1
    1306:	41 e0       	ldi	r20, 0x01	; 1
    1308:	0e 94 8a 01 	call	0x314	; 0x314 <DIO_u8SetPinValue>
		flag = 1;
    130c:	81 e0       	ldi	r24, 0x01	; 1
    130e:	80 93 88 00 	sts	0x0088, r24
    1312:	07 c0       	rjmp	.+14     	; 0x1322 <App_voidTask2+0x30>
	}
	else
	{
		DIO_u8SetPinValue(DIO_u8_PORTB,DIO_u8_PIN1,DIO_u8_LOW);
    1314:	81 e0       	ldi	r24, 0x01	; 1
    1316:	61 e0       	ldi	r22, 0x01	; 1
    1318:	40 e0       	ldi	r20, 0x00	; 0
    131a:	0e 94 8a 01 	call	0x314	; 0x314 <DIO_u8SetPinValue>
		flag = 0;
    131e:	10 92 88 00 	sts	0x0088, r1
	}
}
    1322:	cf 91       	pop	r28
    1324:	df 91       	pop	r29
    1326:	08 95       	ret

00001328 <App_voidTask3>:

void App_voidTask3(void)
{
    1328:	df 93       	push	r29
    132a:	cf 93       	push	r28
    132c:	cd b7       	in	r28, 0x3d	; 61
    132e:	de b7       	in	r29, 0x3e	; 62
	static u8 flag = 0;
	if(flag == 0)
    1330:	80 91 89 00 	lds	r24, 0x0089
    1334:	88 23       	and	r24, r24
    1336:	49 f4       	brne	.+18     	; 0x134a <App_voidTask3+0x22>
	{
		DIO_u8SetPinValue(DIO_u8_PORTB,DIO_u8_PIN2,DIO_u8_HIGH);
    1338:	81 e0       	ldi	r24, 0x01	; 1
    133a:	62 e0       	ldi	r22, 0x02	; 2
    133c:	41 e0       	ldi	r20, 0x01	; 1
    133e:	0e 94 8a 01 	call	0x314	; 0x314 <DIO_u8SetPinValue>
		flag = 1;
    1342:	81 e0       	ldi	r24, 0x01	; 1
    1344:	80 93 89 00 	sts	0x0089, r24
    1348:	07 c0       	rjmp	.+14     	; 0x1358 <App_voidTask3+0x30>
	}
	else
	{
		DIO_u8SetPinValue(DIO_u8_PORTB,DIO_u8_PIN2,DIO_u8_LOW);
    134a:	81 e0       	ldi	r24, 0x01	; 1
    134c:	62 e0       	ldi	r22, 0x02	; 2
    134e:	40 e0       	ldi	r20, 0x00	; 0
    1350:	0e 94 8a 01 	call	0x314	; 0x314 <DIO_u8SetPinValue>
		flag = 0;
    1354:	10 92 89 00 	sts	0x0089, r1
	}
}
    1358:	cf 91       	pop	r28
    135a:	df 91       	pop	r29
    135c:	08 95       	ret

0000135e <__mulsi3>:
    135e:	62 9f       	mul	r22, r18
    1360:	d0 01       	movw	r26, r0
    1362:	73 9f       	mul	r23, r19
    1364:	f0 01       	movw	r30, r0
    1366:	82 9f       	mul	r24, r18
    1368:	e0 0d       	add	r30, r0
    136a:	f1 1d       	adc	r31, r1
    136c:	64 9f       	mul	r22, r20
    136e:	e0 0d       	add	r30, r0
    1370:	f1 1d       	adc	r31, r1
    1372:	92 9f       	mul	r25, r18
    1374:	f0 0d       	add	r31, r0
    1376:	83 9f       	mul	r24, r19
    1378:	f0 0d       	add	r31, r0
    137a:	74 9f       	mul	r23, r20
    137c:	f0 0d       	add	r31, r0
    137e:	65 9f       	mul	r22, r21
    1380:	f0 0d       	add	r31, r0
    1382:	99 27       	eor	r25, r25
    1384:	72 9f       	mul	r23, r18
    1386:	b0 0d       	add	r27, r0
    1388:	e1 1d       	adc	r30, r1
    138a:	f9 1f       	adc	r31, r25
    138c:	63 9f       	mul	r22, r19
    138e:	b0 0d       	add	r27, r0
    1390:	e1 1d       	adc	r30, r1
    1392:	f9 1f       	adc	r31, r25
    1394:	bd 01       	movw	r22, r26
    1396:	cf 01       	movw	r24, r30
    1398:	11 24       	eor	r1, r1
    139a:	08 95       	ret

0000139c <__udivmodsi4>:
    139c:	a1 e2       	ldi	r26, 0x21	; 33
    139e:	1a 2e       	mov	r1, r26
    13a0:	aa 1b       	sub	r26, r26
    13a2:	bb 1b       	sub	r27, r27
    13a4:	fd 01       	movw	r30, r26
    13a6:	0d c0       	rjmp	.+26     	; 0x13c2 <__udivmodsi4_ep>

000013a8 <__udivmodsi4_loop>:
    13a8:	aa 1f       	adc	r26, r26
    13aa:	bb 1f       	adc	r27, r27
    13ac:	ee 1f       	adc	r30, r30
    13ae:	ff 1f       	adc	r31, r31
    13b0:	a2 17       	cp	r26, r18
    13b2:	b3 07       	cpc	r27, r19
    13b4:	e4 07       	cpc	r30, r20
    13b6:	f5 07       	cpc	r31, r21
    13b8:	20 f0       	brcs	.+8      	; 0x13c2 <__udivmodsi4_ep>
    13ba:	a2 1b       	sub	r26, r18
    13bc:	b3 0b       	sbc	r27, r19
    13be:	e4 0b       	sbc	r30, r20
    13c0:	f5 0b       	sbc	r31, r21

000013c2 <__udivmodsi4_ep>:
    13c2:	66 1f       	adc	r22, r22
    13c4:	77 1f       	adc	r23, r23
    13c6:	88 1f       	adc	r24, r24
    13c8:	99 1f       	adc	r25, r25
    13ca:	1a 94       	dec	r1
    13cc:	69 f7       	brne	.-38     	; 0x13a8 <__udivmodsi4_loop>
    13ce:	60 95       	com	r22
    13d0:	70 95       	com	r23
    13d2:	80 95       	com	r24
    13d4:	90 95       	com	r25
    13d6:	9b 01       	movw	r18, r22
    13d8:	ac 01       	movw	r20, r24
    13da:	bd 01       	movw	r22, r26
    13dc:	cf 01       	movw	r24, r30
    13de:	08 95       	ret

000013e0 <_exit>:
    13e0:	f8 94       	cli

000013e2 <__stop_program>:
    13e2:	ff cf       	rjmp	.-2      	; 0x13e2 <__stop_program>
