
testlap3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ea4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002fb0  08002fb0  00012fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fd0  08002fd0  00020298  2**0
                  CONTENTS
  4 .ARM          00000000  08002fd0  08002fd0  00020298  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002fd0  08002fd0  00020298  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fd0  08002fd0  00012fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002fd4  08002fd4  00012fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000298  20000000  08002fd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000298  08003270  00020298  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08003270  00020374  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020298  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009aa8  00000000  00000000  000202c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d2e  00000000  00000000  00029d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  0002ba98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000978  00000000  00000000  0002c530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ef3  00000000  00000000  0002cea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c26b  00000000  00000000  00043d9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082488  00000000  00000000  00050006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d248e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000293c  00000000  00000000  000d24e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000298 	.word	0x20000298
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f98 	.word	0x08002f98

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000029c 	.word	0x2000029c
 8000148:	08002f98 	.word	0x08002f98

0800014c <isButton1Pressed>:

int TimerForKeyPress= 200;


// check button1
int isButton1Pressed(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Pressed+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1Pressed+0x16>
		button1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Pressed+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Pressed+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	200002b4 	.word	0x200002b4

08000170 <isButton2Pressed>:

// check button2
int isButton2Pressed(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(button2_flag == 1){
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Pressed+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2Pressed+0x16>
		button2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Pressed+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Pressed+0x18>
	}
	return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	200002b8 	.word	0x200002b8

08000194 <isButton3Pressed>:

// check button3
int isButton3Pressed(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(button3_flag == 1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3Pressed+0x16>
		button3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Pressed+0x18>
	}
	return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	200002bc 	.word	0x200002bc

080001b8 <subKeyProcess1>:


void subKeyProcess1(){
 80001b8:	b480      	push	{r7}
 80001ba:	af00      	add	r7, sp, #0
	button1_flag = 1;
 80001bc:	4b03      	ldr	r3, [pc, #12]	; (80001cc <subKeyProcess1+0x14>)
 80001be:	2201      	movs	r2, #1
 80001c0:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_TogglePin(SEG0_GPIO_Port, SEG0_Pin);
}
 80001c2:	bf00      	nop
 80001c4:	46bd      	mov	sp, r7
 80001c6:	bc80      	pop	{r7}
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop
 80001cc:	200002b4 	.word	0x200002b4

080001d0 <subKeyProcess2>:

void subKeyProcess2(){
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
	button2_flag = 1;
 80001d4:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <subKeyProcess2+0x14>)
 80001d6:	2201      	movs	r2, #1
 80001d8:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_TogglePin(SEG1_GPIO_Port, SEG1_Pin);
}
 80001da:	bf00      	nop
 80001dc:	46bd      	mov	sp, r7
 80001de:	bc80      	pop	{r7}
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	200002b8 	.word	0x200002b8

080001e8 <subKeyProcess3>:

void subKeyProcess3(){
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	button3_flag = 1;
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <subKeyProcess3+0x14>)
 80001ee:	2201      	movs	r2, #1
 80001f0:	601a      	str	r2, [r3, #0]
	//HAL_GPIO_TogglePin(SEG2_GPIO_Port, SEG2_Pin);
}
 80001f2:	bf00      	nop
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bc80      	pop	{r7}
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	200002bc 	.word	0x200002bc

08000200 <getKeyInput>:

void getKeyInput(){
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	//button 1
	KeyReg0[0] = KeyReg0[1];
 8000204:	4b5c      	ldr	r3, [pc, #368]	; (8000378 <getKeyInput+0x178>)
 8000206:	685b      	ldr	r3, [r3, #4]
 8000208:	4a5b      	ldr	r2, [pc, #364]	; (8000378 <getKeyInput+0x178>)
 800020a:	6013      	str	r3, [r2, #0]
	KeyReg0[1] = KeyReg0[2];
 800020c:	4b5a      	ldr	r3, [pc, #360]	; (8000378 <getKeyInput+0x178>)
 800020e:	689b      	ldr	r3, [r3, #8]
 8000210:	4a59      	ldr	r2, [pc, #356]	; (8000378 <getKeyInput+0x178>)
 8000212:	6053      	str	r3, [r2, #4]
	KeyReg0[2] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 8000214:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000218:	4858      	ldr	r0, [pc, #352]	; (800037c <getKeyInput+0x17c>)
 800021a:	f001 fe7d 	bl	8001f18 <HAL_GPIO_ReadPin>
 800021e:	4603      	mov	r3, r0
 8000220:	461a      	mov	r2, r3
 8000222:	4b55      	ldr	r3, [pc, #340]	; (8000378 <getKeyInput+0x178>)
 8000224:	609a      	str	r2, [r3, #8]
	if( (KeyReg0[0] == KeyReg0[1]) && (KeyReg0[1] == KeyReg0[2])){
 8000226:	4b54      	ldr	r3, [pc, #336]	; (8000378 <getKeyInput+0x178>)
 8000228:	681a      	ldr	r2, [r3, #0]
 800022a:	4b53      	ldr	r3, [pc, #332]	; (8000378 <getKeyInput+0x178>)
 800022c:	685b      	ldr	r3, [r3, #4]
 800022e:	429a      	cmp	r2, r3
 8000230:	d125      	bne.n	800027e <getKeyInput+0x7e>
 8000232:	4b51      	ldr	r3, [pc, #324]	; (8000378 <getKeyInput+0x178>)
 8000234:	685a      	ldr	r2, [r3, #4]
 8000236:	4b50      	ldr	r3, [pc, #320]	; (8000378 <getKeyInput+0x178>)
 8000238:	689b      	ldr	r3, [r3, #8]
 800023a:	429a      	cmp	r2, r3
 800023c:	d11f      	bne.n	800027e <getKeyInput+0x7e>
		if(KeyReg0[3] != KeyReg0[2]){
 800023e:	4b4e      	ldr	r3, [pc, #312]	; (8000378 <getKeyInput+0x178>)
 8000240:	68da      	ldr	r2, [r3, #12]
 8000242:	4b4d      	ldr	r3, [pc, #308]	; (8000378 <getKeyInput+0x178>)
 8000244:	689b      	ldr	r3, [r3, #8]
 8000246:	429a      	cmp	r2, r3
 8000248:	d00d      	beq.n	8000266 <getKeyInput+0x66>
			KeyReg0[3] = KeyReg0[2];
 800024a:	4b4b      	ldr	r3, [pc, #300]	; (8000378 <getKeyInput+0x178>)
 800024c:	689b      	ldr	r3, [r3, #8]
 800024e:	4a4a      	ldr	r2, [pc, #296]	; (8000378 <getKeyInput+0x178>)
 8000250:	60d3      	str	r3, [r2, #12]
			if(KeyReg0[2] == PRESSED_STATE){
 8000252:	4b49      	ldr	r3, [pc, #292]	; (8000378 <getKeyInput+0x178>)
 8000254:	689b      	ldr	r3, [r3, #8]
 8000256:	2b00      	cmp	r3, #0
 8000258:	d111      	bne.n	800027e <getKeyInput+0x7e>
				subKeyProcess1();
 800025a:	f7ff ffad 	bl	80001b8 <subKeyProcess1>
				TimerForKeyPress = 200;
 800025e:	4b48      	ldr	r3, [pc, #288]	; (8000380 <getKeyInput+0x180>)
 8000260:	22c8      	movs	r2, #200	; 0xc8
 8000262:	601a      	str	r2, [r3, #0]
 8000264:	e00b      	b.n	800027e <getKeyInput+0x7e>
			}
		}
		else{
			TimerForKeyPress--;
 8000266:	4b46      	ldr	r3, [pc, #280]	; (8000380 <getKeyInput+0x180>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	3b01      	subs	r3, #1
 800026c:	4a44      	ldr	r2, [pc, #272]	; (8000380 <getKeyInput+0x180>)
 800026e:	6013      	str	r3, [r2, #0]
			if(TimerForKeyPress <= 0){
 8000270:	4b43      	ldr	r3, [pc, #268]	; (8000380 <getKeyInput+0x180>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	2b00      	cmp	r3, #0
 8000276:	dc02      	bgt.n	800027e <getKeyInput+0x7e>
				KeyReg0[3] = NORMAL_STATE;
 8000278:	4b3f      	ldr	r3, [pc, #252]	; (8000378 <getKeyInput+0x178>)
 800027a:	2201      	movs	r2, #1
 800027c:	60da      	str	r2, [r3, #12]
			}
		}
	}
	//button 2
	KeyReg1[0] = KeyReg1[1];
 800027e:	4b41      	ldr	r3, [pc, #260]	; (8000384 <getKeyInput+0x184>)
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	4a40      	ldr	r2, [pc, #256]	; (8000384 <getKeyInput+0x184>)
 8000284:	6013      	str	r3, [r2, #0]
	KeyReg1[1] = KeyReg1[2];
 8000286:	4b3f      	ldr	r3, [pc, #252]	; (8000384 <getKeyInput+0x184>)
 8000288:	689b      	ldr	r3, [r3, #8]
 800028a:	4a3e      	ldr	r2, [pc, #248]	; (8000384 <getKeyInput+0x184>)
 800028c:	6053      	str	r3, [r2, #4]
	KeyReg1[2] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 800028e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000292:	483a      	ldr	r0, [pc, #232]	; (800037c <getKeyInput+0x17c>)
 8000294:	f001 fe40 	bl	8001f18 <HAL_GPIO_ReadPin>
 8000298:	4603      	mov	r3, r0
 800029a:	461a      	mov	r2, r3
 800029c:	4b39      	ldr	r3, [pc, #228]	; (8000384 <getKeyInput+0x184>)
 800029e:	609a      	str	r2, [r3, #8]
	if( (KeyReg1[0] == KeyReg1[1]) && (KeyReg1[1] == KeyReg1[2])){
 80002a0:	4b38      	ldr	r3, [pc, #224]	; (8000384 <getKeyInput+0x184>)
 80002a2:	681a      	ldr	r2, [r3, #0]
 80002a4:	4b37      	ldr	r3, [pc, #220]	; (8000384 <getKeyInput+0x184>)
 80002a6:	685b      	ldr	r3, [r3, #4]
 80002a8:	429a      	cmp	r2, r3
 80002aa:	d125      	bne.n	80002f8 <getKeyInput+0xf8>
 80002ac:	4b35      	ldr	r3, [pc, #212]	; (8000384 <getKeyInput+0x184>)
 80002ae:	685a      	ldr	r2, [r3, #4]
 80002b0:	4b34      	ldr	r3, [pc, #208]	; (8000384 <getKeyInput+0x184>)
 80002b2:	689b      	ldr	r3, [r3, #8]
 80002b4:	429a      	cmp	r2, r3
 80002b6:	d11f      	bne.n	80002f8 <getKeyInput+0xf8>
		if(KeyReg1[3] != KeyReg1[2]){
 80002b8:	4b32      	ldr	r3, [pc, #200]	; (8000384 <getKeyInput+0x184>)
 80002ba:	68da      	ldr	r2, [r3, #12]
 80002bc:	4b31      	ldr	r3, [pc, #196]	; (8000384 <getKeyInput+0x184>)
 80002be:	689b      	ldr	r3, [r3, #8]
 80002c0:	429a      	cmp	r2, r3
 80002c2:	d00d      	beq.n	80002e0 <getKeyInput+0xe0>
			KeyReg1[3] = KeyReg1[2];
 80002c4:	4b2f      	ldr	r3, [pc, #188]	; (8000384 <getKeyInput+0x184>)
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	4a2e      	ldr	r2, [pc, #184]	; (8000384 <getKeyInput+0x184>)
 80002ca:	60d3      	str	r3, [r2, #12]
			if(KeyReg1[2] == PRESSED_STATE){
 80002cc:	4b2d      	ldr	r3, [pc, #180]	; (8000384 <getKeyInput+0x184>)
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d111      	bne.n	80002f8 <getKeyInput+0xf8>
				subKeyProcess2();
 80002d4:	f7ff ff7c 	bl	80001d0 <subKeyProcess2>
				TimerForKeyPress = 200;
 80002d8:	4b29      	ldr	r3, [pc, #164]	; (8000380 <getKeyInput+0x180>)
 80002da:	22c8      	movs	r2, #200	; 0xc8
 80002dc:	601a      	str	r2, [r3, #0]
 80002de:	e00b      	b.n	80002f8 <getKeyInput+0xf8>
			}
		}
		else{
			TimerForKeyPress--;
 80002e0:	4b27      	ldr	r3, [pc, #156]	; (8000380 <getKeyInput+0x180>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	3b01      	subs	r3, #1
 80002e6:	4a26      	ldr	r2, [pc, #152]	; (8000380 <getKeyInput+0x180>)
 80002e8:	6013      	str	r3, [r2, #0]
			if(TimerForKeyPress <= 0){
 80002ea:	4b25      	ldr	r3, [pc, #148]	; (8000380 <getKeyInput+0x180>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	dc02      	bgt.n	80002f8 <getKeyInput+0xf8>
				KeyReg1[3] = NORMAL_STATE;
 80002f2:	4b24      	ldr	r3, [pc, #144]	; (8000384 <getKeyInput+0x184>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	60da      	str	r2, [r3, #12]
			}
		}
	}
	//button 3
	KeyReg2[0] = KeyReg2[1];
 80002f8:	4b23      	ldr	r3, [pc, #140]	; (8000388 <getKeyInput+0x188>)
 80002fa:	685b      	ldr	r3, [r3, #4]
 80002fc:	4a22      	ldr	r2, [pc, #136]	; (8000388 <getKeyInput+0x188>)
 80002fe:	6013      	str	r3, [r2, #0]
	KeyReg2[1] = KeyReg2[2];
 8000300:	4b21      	ldr	r3, [pc, #132]	; (8000388 <getKeyInput+0x188>)
 8000302:	689b      	ldr	r3, [r3, #8]
 8000304:	4a20      	ldr	r2, [pc, #128]	; (8000388 <getKeyInput+0x188>)
 8000306:	6053      	str	r3, [r2, #4]
	KeyReg2[2] = HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 8000308:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800030c:	481b      	ldr	r0, [pc, #108]	; (800037c <getKeyInput+0x17c>)
 800030e:	f001 fe03 	bl	8001f18 <HAL_GPIO_ReadPin>
 8000312:	4603      	mov	r3, r0
 8000314:	461a      	mov	r2, r3
 8000316:	4b1c      	ldr	r3, [pc, #112]	; (8000388 <getKeyInput+0x188>)
 8000318:	609a      	str	r2, [r3, #8]
	if( (KeyReg2[0] == KeyReg2[1]) && (KeyReg2[1] == KeyReg2[2])){
 800031a:	4b1b      	ldr	r3, [pc, #108]	; (8000388 <getKeyInput+0x188>)
 800031c:	681a      	ldr	r2, [r3, #0]
 800031e:	4b1a      	ldr	r3, [pc, #104]	; (8000388 <getKeyInput+0x188>)
 8000320:	685b      	ldr	r3, [r3, #4]
 8000322:	429a      	cmp	r2, r3
 8000324:	d125      	bne.n	8000372 <getKeyInput+0x172>
 8000326:	4b18      	ldr	r3, [pc, #96]	; (8000388 <getKeyInput+0x188>)
 8000328:	685a      	ldr	r2, [r3, #4]
 800032a:	4b17      	ldr	r3, [pc, #92]	; (8000388 <getKeyInput+0x188>)
 800032c:	689b      	ldr	r3, [r3, #8]
 800032e:	429a      	cmp	r2, r3
 8000330:	d11f      	bne.n	8000372 <getKeyInput+0x172>
		if(KeyReg2[3] != KeyReg2[2]){
 8000332:	4b15      	ldr	r3, [pc, #84]	; (8000388 <getKeyInput+0x188>)
 8000334:	68da      	ldr	r2, [r3, #12]
 8000336:	4b14      	ldr	r3, [pc, #80]	; (8000388 <getKeyInput+0x188>)
 8000338:	689b      	ldr	r3, [r3, #8]
 800033a:	429a      	cmp	r2, r3
 800033c:	d00d      	beq.n	800035a <getKeyInput+0x15a>
			KeyReg2[3] = KeyReg2[2];
 800033e:	4b12      	ldr	r3, [pc, #72]	; (8000388 <getKeyInput+0x188>)
 8000340:	689b      	ldr	r3, [r3, #8]
 8000342:	4a11      	ldr	r2, [pc, #68]	; (8000388 <getKeyInput+0x188>)
 8000344:	60d3      	str	r3, [r2, #12]
			if(KeyReg2[2] == PRESSED_STATE){
 8000346:	4b10      	ldr	r3, [pc, #64]	; (8000388 <getKeyInput+0x188>)
 8000348:	689b      	ldr	r3, [r3, #8]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d111      	bne.n	8000372 <getKeyInput+0x172>
				subKeyProcess3();
 800034e:	f7ff ff4b 	bl	80001e8 <subKeyProcess3>
				TimerForKeyPress = 200;
 8000352:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <getKeyInput+0x180>)
 8000354:	22c8      	movs	r2, #200	; 0xc8
 8000356:	601a      	str	r2, [r3, #0]
				KeyReg2[3] = NORMAL_STATE;
			}
		}
	}

}
 8000358:	e00b      	b.n	8000372 <getKeyInput+0x172>
			TimerForKeyPress--;
 800035a:	4b09      	ldr	r3, [pc, #36]	; (8000380 <getKeyInput+0x180>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	3b01      	subs	r3, #1
 8000360:	4a07      	ldr	r2, [pc, #28]	; (8000380 <getKeyInput+0x180>)
 8000362:	6013      	str	r3, [r2, #0]
			if(TimerForKeyPress <= 0){
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <getKeyInput+0x180>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	2b00      	cmp	r3, #0
 800036a:	dc02      	bgt.n	8000372 <getKeyInput+0x172>
				KeyReg2[3] = NORMAL_STATE;
 800036c:	4b06      	ldr	r3, [pc, #24]	; (8000388 <getKeyInput+0x188>)
 800036e:	2201      	movs	r2, #1
 8000370:	60da      	str	r2, [r3, #12]
}
 8000372:	bf00      	nop
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	20000000 	.word	0x20000000
 800037c:	40010c00 	.word	0x40010c00
 8000380:	20000030 	.word	0x20000030
 8000384:	20000010 	.word	0x20000010
 8000388:	20000020 	.word	0x20000020

0800038c <checkCount>:
#include "display7SEG1.h"
#include "display7SEG.h"
#include "fsm.h"
#include "button.h"

void checkCount(){
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
	switch(count){
 8000390:	4b6d      	ldr	r3, [pc, #436]	; (8000548 <checkCount+0x1bc>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	2b03      	cmp	r3, #3
 8000396:	f200 80cc 	bhi.w	8000532 <checkCount+0x1a6>
 800039a:	a201      	add	r2, pc, #4	; (adr r2, 80003a0 <checkCount+0x14>)
 800039c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003a0:	080003b1 	.word	0x080003b1
 80003a4:	0800040d 	.word	0x0800040d
 80003a8:	08000467 	.word	0x08000467
 80003ac:	080004cd 	.word	0x080004cd
	case 0:
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 80003b0:	2200      	movs	r2, #0
 80003b2:	2108      	movs	r1, #8
 80003b4:	4865      	ldr	r0, [pc, #404]	; (800054c <checkCount+0x1c0>)
 80003b6:	f001 fdc6 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 80003ba:	2201      	movs	r2, #1
 80003bc:	2110      	movs	r1, #16
 80003be:	4863      	ldr	r0, [pc, #396]	; (800054c <checkCount+0x1c0>)
 80003c0:	f001 fdc1 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 80003c4:	2201      	movs	r2, #1
 80003c6:	2120      	movs	r1, #32
 80003c8:	4860      	ldr	r0, [pc, #384]	; (800054c <checkCount+0x1c0>)
 80003ca:	f001 fdbc 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, SET);
 80003ce:	2201      	movs	r2, #1
 80003d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003d4:	485d      	ldr	r0, [pc, #372]	; (800054c <checkCount+0x1c0>)
 80003d6:	f001 fdb6 	bl	8001f46 <HAL_GPIO_WritePin>
		if(mode == Mode2){
 80003da:	4b5d      	ldr	r3, [pc, #372]	; (8000550 <checkCount+0x1c4>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	2b0c      	cmp	r3, #12
 80003e0:	d103      	bne.n	80003ea <checkCount+0x5e>
			display7SEG1(0);
 80003e2:	2000      	movs	r0, #0
 80003e4:	f000 fbc2 	bl	8000b6c <display7SEG1>
			display7SEG1(0);
		}
		else if(mode == Mode4){
			display7SEG1(0);
		}
		break;
 80003e8:	e0a5      	b.n	8000536 <checkCount+0x1aa>
		else if(mode == Mode3){
 80003ea:	4b59      	ldr	r3, [pc, #356]	; (8000550 <checkCount+0x1c4>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	2b0d      	cmp	r3, #13
 80003f0:	d103      	bne.n	80003fa <checkCount+0x6e>
			display7SEG1(0);
 80003f2:	2000      	movs	r0, #0
 80003f4:	f000 fbba 	bl	8000b6c <display7SEG1>
		break;
 80003f8:	e09d      	b.n	8000536 <checkCount+0x1aa>
		else if(mode == Mode4){
 80003fa:	4b55      	ldr	r3, [pc, #340]	; (8000550 <checkCount+0x1c4>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	2b0e      	cmp	r3, #14
 8000400:	f040 8099 	bne.w	8000536 <checkCount+0x1aa>
			display7SEG1(0);
 8000404:	2000      	movs	r0, #0
 8000406:	f000 fbb1 	bl	8000b6c <display7SEG1>
		break;
 800040a:	e094      	b.n	8000536 <checkCount+0x1aa>
	case 1:
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 800040c:	2201      	movs	r2, #1
 800040e:	2108      	movs	r1, #8
 8000410:	484e      	ldr	r0, [pc, #312]	; (800054c <checkCount+0x1c0>)
 8000412:	f001 fd98 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET);
 8000416:	2200      	movs	r2, #0
 8000418:	2110      	movs	r1, #16
 800041a:	484c      	ldr	r0, [pc, #304]	; (800054c <checkCount+0x1c0>)
 800041c:	f001 fd93 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8000420:	2201      	movs	r2, #1
 8000422:	2120      	movs	r1, #32
 8000424:	4849      	ldr	r0, [pc, #292]	; (800054c <checkCount+0x1c0>)
 8000426:	f001 fd8e 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, SET);
 800042a:	2201      	movs	r2, #1
 800042c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000430:	4846      	ldr	r0, [pc, #280]	; (800054c <checkCount+0x1c0>)
 8000432:	f001 fd88 	bl	8001f46 <HAL_GPIO_WritePin>
		if(mode == Mode2){
 8000436:	4b46      	ldr	r3, [pc, #280]	; (8000550 <checkCount+0x1c4>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	2b0c      	cmp	r3, #12
 800043c:	d103      	bne.n	8000446 <checkCount+0xba>
			display7SEG1(2);
 800043e:	2002      	movs	r0, #2
 8000440:	f000 fb94 	bl	8000b6c <display7SEG1>
			display7SEG1(3);
		}
		else if(mode == Mode4){
			display7SEG1(4);
		}
		break;
 8000444:	e079      	b.n	800053a <checkCount+0x1ae>
		else if(mode == Mode3){
 8000446:	4b42      	ldr	r3, [pc, #264]	; (8000550 <checkCount+0x1c4>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	2b0d      	cmp	r3, #13
 800044c:	d103      	bne.n	8000456 <checkCount+0xca>
			display7SEG1(3);
 800044e:	2003      	movs	r0, #3
 8000450:	f000 fb8c 	bl	8000b6c <display7SEG1>
		break;
 8000454:	e071      	b.n	800053a <checkCount+0x1ae>
		else if(mode == Mode4){
 8000456:	4b3e      	ldr	r3, [pc, #248]	; (8000550 <checkCount+0x1c4>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	2b0e      	cmp	r3, #14
 800045c:	d16d      	bne.n	800053a <checkCount+0x1ae>
			display7SEG1(4);
 800045e:	2004      	movs	r0, #4
 8000460:	f000 fb84 	bl	8000b6c <display7SEG1>
		break;
 8000464:	e069      	b.n	800053a <checkCount+0x1ae>
	case 2:
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8000466:	2201      	movs	r2, #1
 8000468:	2108      	movs	r1, #8
 800046a:	4838      	ldr	r0, [pc, #224]	; (800054c <checkCount+0x1c0>)
 800046c:	f001 fd6b 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8000470:	2201      	movs	r2, #1
 8000472:	2110      	movs	r1, #16
 8000474:	4835      	ldr	r0, [pc, #212]	; (800054c <checkCount+0x1c0>)
 8000476:	f001 fd66 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, RESET);
 800047a:	2200      	movs	r2, #0
 800047c:	2120      	movs	r1, #32
 800047e:	4833      	ldr	r0, [pc, #204]	; (800054c <checkCount+0x1c0>)
 8000480:	f001 fd61 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, SET);
 8000484:	2201      	movs	r2, #1
 8000486:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800048a:	4830      	ldr	r0, [pc, #192]	; (800054c <checkCount+0x1c0>)
 800048c:	f001 fd5b 	bl	8001f46 <HAL_GPIO_WritePin>
		if(mode == Mode2){
 8000490:	4b2f      	ldr	r3, [pc, #188]	; (8000550 <checkCount+0x1c4>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	2b0c      	cmp	r3, #12
 8000496:	d105      	bne.n	80004a4 <checkCount+0x118>
			display7SEG(led_buffer_red[0]);
 8000498:	4b2e      	ldr	r3, [pc, #184]	; (8000554 <checkCount+0x1c8>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4618      	mov	r0, r3
 800049e:	f000 faf1 	bl	8000a84 <display7SEG>
			display7SEG(led_buffer_green[0]);
		}
		else if(mode == Mode4){
			display7SEG(led_buffer_yellow[0]);
		}
		break;
 80004a2:	e04c      	b.n	800053e <checkCount+0x1b2>
		else if(mode == Mode3){
 80004a4:	4b2a      	ldr	r3, [pc, #168]	; (8000550 <checkCount+0x1c4>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	2b0d      	cmp	r3, #13
 80004aa:	d105      	bne.n	80004b8 <checkCount+0x12c>
			display7SEG(led_buffer_green[0]);
 80004ac:	4b2a      	ldr	r3, [pc, #168]	; (8000558 <checkCount+0x1cc>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4618      	mov	r0, r3
 80004b2:	f000 fae7 	bl	8000a84 <display7SEG>
		break;
 80004b6:	e042      	b.n	800053e <checkCount+0x1b2>
		else if(mode == Mode4){
 80004b8:	4b25      	ldr	r3, [pc, #148]	; (8000550 <checkCount+0x1c4>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b0e      	cmp	r3, #14
 80004be:	d13e      	bne.n	800053e <checkCount+0x1b2>
			display7SEG(led_buffer_yellow[0]);
 80004c0:	4b26      	ldr	r3, [pc, #152]	; (800055c <checkCount+0x1d0>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4618      	mov	r0, r3
 80004c6:	f000 fadd 	bl	8000a84 <display7SEG>
		break;
 80004ca:	e038      	b.n	800053e <checkCount+0x1b2>
	case 3:
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 80004cc:	2201      	movs	r2, #1
 80004ce:	2108      	movs	r1, #8
 80004d0:	481e      	ldr	r0, [pc, #120]	; (800054c <checkCount+0x1c0>)
 80004d2:	f001 fd38 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 80004d6:	2201      	movs	r2, #1
 80004d8:	2110      	movs	r1, #16
 80004da:	481c      	ldr	r0, [pc, #112]	; (800054c <checkCount+0x1c0>)
 80004dc:	f001 fd33 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 80004e0:	2201      	movs	r2, #1
 80004e2:	2120      	movs	r1, #32
 80004e4:	4819      	ldr	r0, [pc, #100]	; (800054c <checkCount+0x1c0>)
 80004e6:	f001 fd2e 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004f0:	4816      	ldr	r0, [pc, #88]	; (800054c <checkCount+0x1c0>)
 80004f2:	f001 fd28 	bl	8001f46 <HAL_GPIO_WritePin>
		if(mode == Mode2){
 80004f6:	4b16      	ldr	r3, [pc, #88]	; (8000550 <checkCount+0x1c4>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	2b0c      	cmp	r3, #12
 80004fc:	d105      	bne.n	800050a <checkCount+0x17e>
			display7SEG1(led_buffer_red[1]);
 80004fe:	4b15      	ldr	r3, [pc, #84]	; (8000554 <checkCount+0x1c8>)
 8000500:	685b      	ldr	r3, [r3, #4]
 8000502:	4618      	mov	r0, r3
 8000504:	f000 fb32 	bl	8000b6c <display7SEG1>
			display7SEG1(led_buffer_green[1]);
		}
		else if(mode == Mode4){
			display7SEG1(led_buffer_yellow[1]);
		}
		break;
 8000508:	e01b      	b.n	8000542 <checkCount+0x1b6>
		else if(mode == Mode3){
 800050a:	4b11      	ldr	r3, [pc, #68]	; (8000550 <checkCount+0x1c4>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	2b0d      	cmp	r3, #13
 8000510:	d105      	bne.n	800051e <checkCount+0x192>
			display7SEG1(led_buffer_green[1]);
 8000512:	4b11      	ldr	r3, [pc, #68]	; (8000558 <checkCount+0x1cc>)
 8000514:	685b      	ldr	r3, [r3, #4]
 8000516:	4618      	mov	r0, r3
 8000518:	f000 fb28 	bl	8000b6c <display7SEG1>
		break;
 800051c:	e011      	b.n	8000542 <checkCount+0x1b6>
		else if(mode == Mode4){
 800051e:	4b0c      	ldr	r3, [pc, #48]	; (8000550 <checkCount+0x1c4>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	2b0e      	cmp	r3, #14
 8000524:	d10d      	bne.n	8000542 <checkCount+0x1b6>
			display7SEG1(led_buffer_yellow[1]);
 8000526:	4b0d      	ldr	r3, [pc, #52]	; (800055c <checkCount+0x1d0>)
 8000528:	685b      	ldr	r3, [r3, #4]
 800052a:	4618      	mov	r0, r3
 800052c:	f000 fb1e 	bl	8000b6c <display7SEG1>
		break;
 8000530:	e007      	b.n	8000542 <checkCount+0x1b6>
	default:
		break;
 8000532:	bf00      	nop
 8000534:	e006      	b.n	8000544 <checkCount+0x1b8>
		break;
 8000536:	bf00      	nop
 8000538:	e004      	b.n	8000544 <checkCount+0x1b8>
		break;
 800053a:	bf00      	nop
 800053c:	e002      	b.n	8000544 <checkCount+0x1b8>
		break;
 800053e:	bf00      	nop
 8000540:	e000      	b.n	8000544 <checkCount+0x1b8>
		break;
 8000542:	bf00      	nop
	}
}
 8000544:	bf00      	nop
 8000546:	bd80      	pop	{r7, pc}
 8000548:	200002f0 	.word	0x200002f0
 800054c:	40010c00 	.word	0x40010c00
 8000550:	20000270 	.word	0x20000270
 8000554:	20000274 	.word	0x20000274
 8000558:	2000027c 	.word	0x2000027c
 800055c:	20000284 	.word	0x20000284

08000560 <ledMode2>:
void ledMode2(){
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
	// SET green, yellow
	HAL_GPIO_WritePin(Led_Green1_GPIO_Port,Led_Green1_Pin, 1);
 8000564:	2201      	movs	r2, #1
 8000566:	f44f 7180 	mov.w	r1, #256	; 0x100
 800056a:	4816      	ldr	r0, [pc, #88]	; (80005c4 <ledMode2+0x64>)
 800056c:	f001 fceb 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Yellow1_GPIO_Port,Led_Yellow1_Pin, 1);
 8000570:	2201      	movs	r2, #1
 8000572:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000576:	4813      	ldr	r0, [pc, #76]	; (80005c4 <ledMode2+0x64>)
 8000578:	f001 fce5 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Green2_GPIO_Port,Led_Green2_Pin, 1);
 800057c:	2201      	movs	r2, #1
 800057e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000582:	4810      	ldr	r0, [pc, #64]	; (80005c4 <ledMode2+0x64>)
 8000584:	f001 fcdf 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port,Led_Yellow2_Pin, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800058e:	480d      	ldr	r0, [pc, #52]	; (80005c4 <ledMode2+0x64>)
 8000590:	f001 fcd9 	bl	8001f46 <HAL_GPIO_WritePin>
	// set EN0 ,EN1, EN2, EN3
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000594:	2201      	movs	r2, #1
 8000596:	2101      	movs	r1, #1
 8000598:	480a      	ldr	r0, [pc, #40]	; (80005c4 <ledMode2+0x64>)
 800059a:	f001 fcd4 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800059e:	2201      	movs	r2, #1
 80005a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005a4:	4808      	ldr	r0, [pc, #32]	; (80005c8 <ledMode2+0x68>)
 80005a6:	f001 fcce 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80005aa:	2201      	movs	r2, #1
 80005ac:	2102      	movs	r1, #2
 80005ae:	4805      	ldr	r0, [pc, #20]	; (80005c4 <ledMode2+0x64>)
 80005b0:	f001 fcc9 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	2104      	movs	r1, #4
 80005b8:	4802      	ldr	r0, [pc, #8]	; (80005c4 <ledMode2+0x64>)
 80005ba:	f001 fcc4 	bl	8001f46 <HAL_GPIO_WritePin>
}
 80005be:	bf00      	nop
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40010c00 	.word	0x40010c00
 80005c8:	40010800 	.word	0x40010800

080005cc <ledMode3>:
void ledMode3(){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	// SET red, yellow
	HAL_GPIO_WritePin(Led_Red1_GPIO_Port, Led_Red1_Pin, 1);
 80005d0:	2201      	movs	r2, #1
 80005d2:	2140      	movs	r1, #64	; 0x40
 80005d4:	4815      	ldr	r0, [pc, #84]	; (800062c <ledMode3+0x60>)
 80005d6:	f001 fcb6 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Red2_GPIO_Port, Led_Red2_Pin, 1);
 80005da:	2201      	movs	r2, #1
 80005dc:	2180      	movs	r1, #128	; 0x80
 80005de:	4813      	ldr	r0, [pc, #76]	; (800062c <ledMode3+0x60>)
 80005e0:	f001 fcb1 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Yellow1_GPIO_Port,Led_Yellow1_Pin, 1);
 80005e4:	2201      	movs	r2, #1
 80005e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ea:	4810      	ldr	r0, [pc, #64]	; (800062c <ledMode3+0x60>)
 80005ec:	f001 fcab 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port,Led_Yellow2_Pin, 1);
 80005f0:	2201      	movs	r2, #1
 80005f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005f6:	480d      	ldr	r0, [pc, #52]	; (800062c <ledMode3+0x60>)
 80005f8:	f001 fca5 	bl	8001f46 <HAL_GPIO_WritePin>
	// set EN0 ,EN1, EN2, EN3
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	2101      	movs	r1, #1
 8000600:	480a      	ldr	r0, [pc, #40]	; (800062c <ledMode3+0x60>)
 8000602:	f001 fca0 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000606:	2201      	movs	r2, #1
 8000608:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800060c:	4808      	ldr	r0, [pc, #32]	; (8000630 <ledMode3+0x64>)
 800060e:	f001 fc9a 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000612:	2201      	movs	r2, #1
 8000614:	2102      	movs	r1, #2
 8000616:	4805      	ldr	r0, [pc, #20]	; (800062c <ledMode3+0x60>)
 8000618:	f001 fc95 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800061c:	2201      	movs	r2, #1
 800061e:	2104      	movs	r1, #4
 8000620:	4802      	ldr	r0, [pc, #8]	; (800062c <ledMode3+0x60>)
 8000622:	f001 fc90 	bl	8001f46 <HAL_GPIO_WritePin>
}
 8000626:	bf00      	nop
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40010c00 	.word	0x40010c00
 8000630:	40010800 	.word	0x40010800

08000634 <ledMode4>:
void ledMode4(){
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
	// SET red, green
	HAL_GPIO_WritePin(Led_Red1_GPIO_Port, Led_Red1_Pin, 1);
 8000638:	2201      	movs	r2, #1
 800063a:	2140      	movs	r1, #64	; 0x40
 800063c:	4815      	ldr	r0, [pc, #84]	; (8000694 <ledMode4+0x60>)
 800063e:	f001 fc82 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Red2_GPIO_Port, Led_Red2_Pin, 1);
 8000642:	2201      	movs	r2, #1
 8000644:	2180      	movs	r1, #128	; 0x80
 8000646:	4813      	ldr	r0, [pc, #76]	; (8000694 <ledMode4+0x60>)
 8000648:	f001 fc7d 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Green1_GPIO_Port,Led_Green1_Pin, 1);
 800064c:	2201      	movs	r2, #1
 800064e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000652:	4810      	ldr	r0, [pc, #64]	; (8000694 <ledMode4+0x60>)
 8000654:	f001 fc77 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_Green2_GPIO_Port,Led_Green2_Pin, 1);
 8000658:	2201      	movs	r2, #1
 800065a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800065e:	480d      	ldr	r0, [pc, #52]	; (8000694 <ledMode4+0x60>)
 8000660:	f001 fc71 	bl	8001f46 <HAL_GPIO_WritePin>
	// set EN0 ,EN1, EN2, EN3
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000664:	2201      	movs	r2, #1
 8000666:	2101      	movs	r1, #1
 8000668:	480a      	ldr	r0, [pc, #40]	; (8000694 <ledMode4+0x60>)
 800066a:	f001 fc6c 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800066e:	2201      	movs	r2, #1
 8000670:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000674:	4808      	ldr	r0, [pc, #32]	; (8000698 <ledMode4+0x64>)
 8000676:	f001 fc66 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800067a:	2201      	movs	r2, #1
 800067c:	2102      	movs	r1, #2
 800067e:	4805      	ldr	r0, [pc, #20]	; (8000694 <ledMode4+0x60>)
 8000680:	f001 fc61 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000684:	2201      	movs	r2, #1
 8000686:	2104      	movs	r1, #4
 8000688:	4802      	ldr	r0, [pc, #8]	; (8000694 <ledMode4+0x60>)
 800068a:	f001 fc5c 	bl	8001f46 <HAL_GPIO_WritePin>
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40010c00 	.word	0x40010c00
 8000698:	40010800 	.word	0x40010800

0800069c <checkMode>:
void checkMode(){
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	switch(mode){
 80006a0:	4ba9      	ldr	r3, [pc, #676]	; (8000948 <checkMode+0x2ac>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	3b0a      	subs	r3, #10
 80006a6:	2b04      	cmp	r3, #4
 80006a8:	f200 81cf 	bhi.w	8000a4a <checkMode+0x3ae>
 80006ac:	a201      	add	r2, pc, #4	; (adr r2, 80006b4 <checkMode+0x18>)
 80006ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b2:	bf00      	nop
 80006b4:	080006c9 	.word	0x080006c9
 80006b8:	08000769 	.word	0x08000769
 80006bc:	080007a1 	.word	0x080007a1
 80006c0:	08000873 	.word	0x08000873
 80006c4:	08000971 	.word	0x08000971
	case INIT:
		// set all
		HAL_GPIO_WritePin(Led_Red1_GPIO_Port, Led_Red1_Pin, 1);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2140      	movs	r1, #64	; 0x40
 80006cc:	489f      	ldr	r0, [pc, #636]	; (800094c <checkMode+0x2b0>)
 80006ce:	f001 fc3a 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Led_Red2_GPIO_Port, Led_Red2_Pin, 1);
 80006d2:	2201      	movs	r2, #1
 80006d4:	2180      	movs	r1, #128	; 0x80
 80006d6:	489d      	ldr	r0, [pc, #628]	; (800094c <checkMode+0x2b0>)
 80006d8:	f001 fc35 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Led_Yellow1_GPIO_Port,Led_Yellow1_Pin, 1);
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e2:	489a      	ldr	r0, [pc, #616]	; (800094c <checkMode+0x2b0>)
 80006e4:	f001 fc2f 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port,Led_Yellow2_Pin, 1);
 80006e8:	2201      	movs	r2, #1
 80006ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ee:	4897      	ldr	r0, [pc, #604]	; (800094c <checkMode+0x2b0>)
 80006f0:	f001 fc29 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Led_Green1_GPIO_Port,Led_Green1_Pin, 1);
 80006f4:	2201      	movs	r2, #1
 80006f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006fa:	4894      	ldr	r0, [pc, #592]	; (800094c <checkMode+0x2b0>)
 80006fc:	f001 fc23 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Led_Green2_GPIO_Port,Led_Green2_Pin, 1);
 8000700:	2201      	movs	r2, #1
 8000702:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000706:	4891      	ldr	r0, [pc, #580]	; (800094c <checkMode+0x2b0>)
 8000708:	f001 fc1d 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800070c:	2201      	movs	r2, #1
 800070e:	2101      	movs	r1, #1
 8000710:	488e      	ldr	r0, [pc, #568]	; (800094c <checkMode+0x2b0>)
 8000712:	f001 fc18 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000716:	2201      	movs	r2, #1
 8000718:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800071c:	488c      	ldr	r0, [pc, #560]	; (8000950 <checkMode+0x2b4>)
 800071e:	f001 fc12 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000722:	2201      	movs	r2, #1
 8000724:	2102      	movs	r1, #2
 8000726:	4889      	ldr	r0, [pc, #548]	; (800094c <checkMode+0x2b0>)
 8000728:	f001 fc0d 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800072c:	2201      	movs	r2, #1
 800072e:	2104      	movs	r1, #4
 8000730:	4886      	ldr	r0, [pc, #536]	; (800094c <checkMode+0x2b0>)
 8000732:	f001 fc08 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8000736:	2201      	movs	r2, #1
 8000738:	2108      	movs	r1, #8
 800073a:	4884      	ldr	r0, [pc, #528]	; (800094c <checkMode+0x2b0>)
 800073c:	f001 fc03 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8000740:	2201      	movs	r2, #1
 8000742:	2110      	movs	r1, #16
 8000744:	4881      	ldr	r0, [pc, #516]	; (800094c <checkMode+0x2b0>)
 8000746:	f001 fbfe 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 800074a:	2201      	movs	r2, #1
 800074c:	2120      	movs	r1, #32
 800074e:	487f      	ldr	r0, [pc, #508]	; (800094c <checkMode+0x2b0>)
 8000750:	f001 fbf9 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, SET);
 8000754:	2201      	movs	r2, #1
 8000756:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800075a:	487c      	ldr	r0, [pc, #496]	; (800094c <checkMode+0x2b0>)
 800075c:	f001 fbf3 	bl	8001f46 <HAL_GPIO_WritePin>
		mode = Mode1;
 8000760:	4b79      	ldr	r3, [pc, #484]	; (8000948 <checkMode+0x2ac>)
 8000762:	220b      	movs	r2, #11
 8000764:	601a      	str	r2, [r3, #0]
		break;
 8000766:	e179      	b.n	8000a5c <checkMode+0x3c0>
	// Mode 1: Normal
	case Mode1:
		fsm_auto_run();
 8000768:	f000 fc7a 	bl	8001060 <fsm_auto_run>
		if(isButton1Pressed() == 1){
 800076c:	f7ff fcee 	bl	800014c <isButton1Pressed>
 8000770:	4603      	mov	r3, r0
 8000772:	2b01      	cmp	r3, #1
 8000774:	f040 816b 	bne.w	8000a4e <checkMode+0x3b2>
			mode = Mode2;
 8000778:	4b73      	ldr	r3, [pc, #460]	; (8000948 <checkMode+0x2ac>)
 800077a:	220c      	movs	r2, #12
 800077c:	601a      	str	r2, [r3, #0]
			count = 0;
 800077e:	4b75      	ldr	r3, [pc, #468]	; (8000954 <checkMode+0x2b8>)
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
			setTimer5(250);
 8000784:	20fa      	movs	r0, #250	; 0xfa
 8000786:	f000 ffab 	bl	80016e0 <setTimer5>
			// set up red led blinky
			HAL_GPIO_WritePin(Led_Red1_GPIO_Port, Led_Red1_Pin, 1);
 800078a:	2201      	movs	r2, #1
 800078c:	2140      	movs	r1, #64	; 0x40
 800078e:	486f      	ldr	r0, [pc, #444]	; (800094c <checkMode+0x2b0>)
 8000790:	f001 fbd9 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port, Led_Red2_Pin, 1);
 8000794:	2201      	movs	r2, #1
 8000796:	2180      	movs	r1, #128	; 0x80
 8000798:	486c      	ldr	r0, [pc, #432]	; (800094c <checkMode+0x2b0>)
 800079a:	f001 fbd4 	bl	8001f46 <HAL_GPIO_WritePin>
		}
		break;
 800079e:	e156      	b.n	8000a4e <checkMode+0x3b2>
	// Mode 2: set red duration
	case Mode2:
		// set up led mode 2
		if(timer5_flag == 1){
 80007a0:	4b6d      	ldr	r3, [pc, #436]	; (8000958 <checkMode+0x2bc>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d110      	bne.n	80007ca <checkMode+0x12e>
			count++;
 80007a8:	4b6a      	ldr	r3, [pc, #424]	; (8000954 <checkMode+0x2b8>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	3301      	adds	r3, #1
 80007ae:	4a69      	ldr	r2, [pc, #420]	; (8000954 <checkMode+0x2b8>)
 80007b0:	6013      	str	r3, [r2, #0]
			if(count >= 4){
 80007b2:	4b68      	ldr	r3, [pc, #416]	; (8000954 <checkMode+0x2b8>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	2b03      	cmp	r3, #3
 80007b8:	dd02      	ble.n	80007c0 <checkMode+0x124>
				count = 0;
 80007ba:	4b66      	ldr	r3, [pc, #408]	; (8000954 <checkMode+0x2b8>)
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
			}
			checkCount();
 80007c0:	f7ff fde4 	bl	800038c <checkCount>
			setTimer5(250);
 80007c4:	20fa      	movs	r0, #250	; 0xfa
 80007c6:	f000 ff8b 	bl	80016e0 <setTimer5>
		}
		// led mode 2: blinky red 2s
		ledMode2();
 80007ca:	f7ff fec9 	bl	8000560 <ledMode2>
		if(timer3_flag == 1){
 80007ce:	4b63      	ldr	r3, [pc, #396]	; (800095c <checkMode+0x2c0>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d10b      	bne.n	80007ee <checkMode+0x152>
			HAL_GPIO_TogglePin(Led_Red1_GPIO_Port, Led_Red1_Pin);
 80007d6:	2140      	movs	r1, #64	; 0x40
 80007d8:	485c      	ldr	r0, [pc, #368]	; (800094c <checkMode+0x2b0>)
 80007da:	f001 fbcc 	bl	8001f76 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(Led_Red2_GPIO_Port, Led_Red2_Pin);
 80007de:	2180      	movs	r1, #128	; 0x80
 80007e0:	485a      	ldr	r0, [pc, #360]	; (800094c <checkMode+0x2b0>)
 80007e2:	f001 fbc8 	bl	8001f76 <HAL_GPIO_TogglePin>
			setTimer3(2000);
 80007e6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80007ea:	f000 ff51 	bl	8001690 <setTimer3>
		}
		// readingInputRed
		if(isButton2Pressed() == 1){
 80007ee:	f7ff fcbf 	bl	8000170 <isButton2Pressed>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d104      	bne.n	8000802 <checkMode+0x166>
			led_buffer_red[1]++;
 80007f8:	4b59      	ldr	r3, [pc, #356]	; (8000960 <checkMode+0x2c4>)
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a58      	ldr	r2, [pc, #352]	; (8000960 <checkMode+0x2c4>)
 8000800:	6053      	str	r3, [r2, #4]
		}

		// Update red if > 99
		if(led_buffer_red[1] > 9){
 8000802:	4b57      	ldr	r3, [pc, #348]	; (8000960 <checkMode+0x2c4>)
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	2b09      	cmp	r3, #9
 8000808:	dd0e      	ble.n	8000828 <checkMode+0x18c>
			led_buffer_red[0] ++;
 800080a:	4b55      	ldr	r3, [pc, #340]	; (8000960 <checkMode+0x2c4>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	3301      	adds	r3, #1
 8000810:	4a53      	ldr	r2, [pc, #332]	; (8000960 <checkMode+0x2c4>)
 8000812:	6013      	str	r3, [r2, #0]
			led_buffer_red[1] = 0;
 8000814:	4b52      	ldr	r3, [pc, #328]	; (8000960 <checkMode+0x2c4>)
 8000816:	2200      	movs	r2, #0
 8000818:	605a      	str	r2, [r3, #4]
			if(led_buffer_red[0] > 9){
 800081a:	4b51      	ldr	r3, [pc, #324]	; (8000960 <checkMode+0x2c4>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2b09      	cmp	r3, #9
 8000820:	dd02      	ble.n	8000828 <checkMode+0x18c>
				led_buffer_red[0] = 0;
 8000822:	4b4f      	ldr	r3, [pc, #316]	; (8000960 <checkMode+0x2c4>)
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
			}
		}
		//update red_time
		if(isButton3Pressed() == 1){
 8000828:	f7ff fcb4 	bl	8000194 <isButton3Pressed>
 800082c:	4603      	mov	r3, r0
 800082e:	2b01      	cmp	r3, #1
 8000830:	d10b      	bne.n	800084a <checkMode+0x1ae>
			red_time = led_buffer_red[0] * 10 + led_buffer_red[1];
 8000832:	4b4b      	ldr	r3, [pc, #300]	; (8000960 <checkMode+0x2c4>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	4613      	mov	r3, r2
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	4413      	add	r3, r2
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	461a      	mov	r2, r3
 8000840:	4b47      	ldr	r3, [pc, #284]	; (8000960 <checkMode+0x2c4>)
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	4413      	add	r3, r2
 8000846:	4a47      	ldr	r2, [pc, #284]	; (8000964 <checkMode+0x2c8>)
 8000848:	6013      	str	r3, [r2, #0]
		}
		// switch mode
		if(isButton1Pressed() == 1){
 800084a:	f7ff fc7f 	bl	800014c <isButton1Pressed>
 800084e:	4603      	mov	r3, r0
 8000850:	2b01      	cmp	r3, #1
 8000852:	f040 80fe 	bne.w	8000a52 <checkMode+0x3b6>
			mode = Mode3;
 8000856:	4b3c      	ldr	r3, [pc, #240]	; (8000948 <checkMode+0x2ac>)
 8000858:	220d      	movs	r2, #13
 800085a:	601a      	str	r2, [r3, #0]
			setTimer3(2000);
 800085c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000860:	f000 ff16 	bl	8001690 <setTimer3>
			count = 0;
 8000864:	4b3b      	ldr	r3, [pc, #236]	; (8000954 <checkMode+0x2b8>)
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
			setTimer5(250);
 800086a:	20fa      	movs	r0, #250	; 0xfa
 800086c:	f000 ff38 	bl	80016e0 <setTimer5>
		}
		break;
 8000870:	e0ef      	b.n	8000a52 <checkMode+0x3b6>

	case Mode3:
		// set up led mode 3:P blinky green
		ledMode3();
 8000872:	f7ff feab 	bl	80005cc <ledMode3>
		if(timer5_flag == 1){
 8000876:	4b38      	ldr	r3, [pc, #224]	; (8000958 <checkMode+0x2bc>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d110      	bne.n	80008a0 <checkMode+0x204>
			count++;
 800087e:	4b35      	ldr	r3, [pc, #212]	; (8000954 <checkMode+0x2b8>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	3301      	adds	r3, #1
 8000884:	4a33      	ldr	r2, [pc, #204]	; (8000954 <checkMode+0x2b8>)
 8000886:	6013      	str	r3, [r2, #0]
			if(count >= 4){
 8000888:	4b32      	ldr	r3, [pc, #200]	; (8000954 <checkMode+0x2b8>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2b03      	cmp	r3, #3
 800088e:	dd02      	ble.n	8000896 <checkMode+0x1fa>
				count = 0;
 8000890:	4b30      	ldr	r3, [pc, #192]	; (8000954 <checkMode+0x2b8>)
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
			}
			checkCount();
 8000896:	f7ff fd79 	bl	800038c <checkCount>
			setTimer5(250);
 800089a:	20fa      	movs	r0, #250	; 0xfa
 800089c:	f000 ff20 	bl	80016e0 <setTimer5>
		}
		if(timer3_flag == 1){
 80008a0:	4b2e      	ldr	r3, [pc, #184]	; (800095c <checkMode+0x2c0>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d10d      	bne.n	80008c4 <checkMode+0x228>
			HAL_GPIO_TogglePin(Led_Green1_GPIO_Port, Led_Green1_Pin);
 80008a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008ac:	4827      	ldr	r0, [pc, #156]	; (800094c <checkMode+0x2b0>)
 80008ae:	f001 fb62 	bl	8001f76 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(Led_Green2_GPIO_Port, Led_Green2_Pin);
 80008b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008b6:	4825      	ldr	r0, [pc, #148]	; (800094c <checkMode+0x2b0>)
 80008b8:	f001 fb5d 	bl	8001f76 <HAL_GPIO_TogglePin>
			setTimer3(2000);
 80008bc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80008c0:	f000 fee6 	bl	8001690 <setTimer3>
		}
		// reading input green
		if(isButton2Pressed() == 1){
 80008c4:	f7ff fc54 	bl	8000170 <isButton2Pressed>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d104      	bne.n	80008d8 <checkMode+0x23c>
			led_buffer_green[1]++;
 80008ce:	4b26      	ldr	r3, [pc, #152]	; (8000968 <checkMode+0x2cc>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	3301      	adds	r3, #1
 80008d4:	4a24      	ldr	r2, [pc, #144]	; (8000968 <checkMode+0x2cc>)
 80008d6:	6053      	str	r3, [r2, #4]
		}
		// update if > 99
		if(led_buffer_green[1] > 9){
 80008d8:	4b23      	ldr	r3, [pc, #140]	; (8000968 <checkMode+0x2cc>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	2b09      	cmp	r3, #9
 80008de:	dd0e      	ble.n	80008fe <checkMode+0x262>
			led_buffer_green[0] ++;
 80008e0:	4b21      	ldr	r3, [pc, #132]	; (8000968 <checkMode+0x2cc>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3301      	adds	r3, #1
 80008e6:	4a20      	ldr	r2, [pc, #128]	; (8000968 <checkMode+0x2cc>)
 80008e8:	6013      	str	r3, [r2, #0]
			led_buffer_green[1] = 0;
 80008ea:	4b1f      	ldr	r3, [pc, #124]	; (8000968 <checkMode+0x2cc>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	605a      	str	r2, [r3, #4]
			if(led_buffer_green[0] > 9){
 80008f0:	4b1d      	ldr	r3, [pc, #116]	; (8000968 <checkMode+0x2cc>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b09      	cmp	r3, #9
 80008f6:	dd02      	ble.n	80008fe <checkMode+0x262>
				led_buffer_green[0] = 0;
 80008f8:	4b1b      	ldr	r3, [pc, #108]	; (8000968 <checkMode+0x2cc>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
			}
		}
		//update green
		if(isButton3Pressed() == 1){
 80008fe:	f7ff fc49 	bl	8000194 <isButton3Pressed>
 8000902:	4603      	mov	r3, r0
 8000904:	2b01      	cmp	r3, #1
 8000906:	d10b      	bne.n	8000920 <checkMode+0x284>
			green_time = led_buffer_green[0] * 10 + led_buffer_green[1];
 8000908:	4b17      	ldr	r3, [pc, #92]	; (8000968 <checkMode+0x2cc>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	4613      	mov	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4413      	add	r3, r2
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	461a      	mov	r2, r3
 8000916:	4b14      	ldr	r3, [pc, #80]	; (8000968 <checkMode+0x2cc>)
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	4413      	add	r3, r2
 800091c:	4a13      	ldr	r2, [pc, #76]	; (800096c <checkMode+0x2d0>)
 800091e:	6013      	str	r3, [r2, #0]
		}
		// out mode 3
		if(isButton1Pressed() == 1){
 8000920:	f7ff fc14 	bl	800014c <isButton1Pressed>
 8000924:	4603      	mov	r3, r0
 8000926:	2b01      	cmp	r3, #1
 8000928:	f040 8095 	bne.w	8000a56 <checkMode+0x3ba>
			mode = Mode4;
 800092c:	4b06      	ldr	r3, [pc, #24]	; (8000948 <checkMode+0x2ac>)
 800092e:	220e      	movs	r2, #14
 8000930:	601a      	str	r2, [r3, #0]
			setTimer3(2000);
 8000932:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000936:	f000 feab 	bl	8001690 <setTimer3>
			count = 0;
 800093a:	4b06      	ldr	r3, [pc, #24]	; (8000954 <checkMode+0x2b8>)
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
			setTimer5(250);
 8000940:	20fa      	movs	r0, #250	; 0xfa
 8000942:	f000 fecd 	bl	80016e0 <setTimer5>
		}
		break;
 8000946:	e086      	b.n	8000a56 <checkMode+0x3ba>
 8000948:	20000270 	.word	0x20000270
 800094c:	40010c00 	.word	0x40010c00
 8000950:	40010800 	.word	0x40010800
 8000954:	200002f0 	.word	0x200002f0
 8000958:	20000310 	.word	0x20000310
 800095c:	20000308 	.word	0x20000308
 8000960:	20000274 	.word	0x20000274
 8000964:	20000264 	.word	0x20000264
 8000968:	2000027c 	.word	0x2000027c
 800096c:	20000268 	.word	0x20000268

	case Mode4:
		// set led mode 4: blinky yellow
		ledMode4();
 8000970:	f7ff fe60 	bl	8000634 <ledMode4>
		if(timer5_flag == 1){
 8000974:	4b3a      	ldr	r3, [pc, #232]	; (8000a60 <checkMode+0x3c4>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d110      	bne.n	800099e <checkMode+0x302>
			count++;
 800097c:	4b39      	ldr	r3, [pc, #228]	; (8000a64 <checkMode+0x3c8>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3301      	adds	r3, #1
 8000982:	4a38      	ldr	r2, [pc, #224]	; (8000a64 <checkMode+0x3c8>)
 8000984:	6013      	str	r3, [r2, #0]
			if(count >= 4){
 8000986:	4b37      	ldr	r3, [pc, #220]	; (8000a64 <checkMode+0x3c8>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b03      	cmp	r3, #3
 800098c:	dd02      	ble.n	8000994 <checkMode+0x2f8>
				count = 0;
 800098e:	4b35      	ldr	r3, [pc, #212]	; (8000a64 <checkMode+0x3c8>)
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
			}
			checkCount();
 8000994:	f7ff fcfa 	bl	800038c <checkCount>
			setTimer5(250);
 8000998:	20fa      	movs	r0, #250	; 0xfa
 800099a:	f000 fea1 	bl	80016e0 <setTimer5>
		}
		//blinky yellow led
		if(timer3_flag == 1){
 800099e:	4b32      	ldr	r3, [pc, #200]	; (8000a68 <checkMode+0x3cc>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d10d      	bne.n	80009c2 <checkMode+0x326>
			HAL_GPIO_TogglePin(Led_Yellow1_GPIO_Port, Led_Yellow1_Pin);
 80009a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009aa:	4830      	ldr	r0, [pc, #192]	; (8000a6c <checkMode+0x3d0>)
 80009ac:	f001 fae3 	bl	8001f76 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(Led_Yellow2_GPIO_Port, Led_Yellow2_Pin);
 80009b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009b4:	482d      	ldr	r0, [pc, #180]	; (8000a6c <checkMode+0x3d0>)
 80009b6:	f001 fade 	bl	8001f76 <HAL_GPIO_TogglePin>
			setTimer3(2000);
 80009ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80009be:	f000 fe67 	bl	8001690 <setTimer3>
		}
			// reading Input yellow
			if(isButton2Pressed() == 1){
 80009c2:	f7ff fbd5 	bl	8000170 <isButton2Pressed>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d104      	bne.n	80009d6 <checkMode+0x33a>
				led_buffer_yellow[1]++;
 80009cc:	4b28      	ldr	r3, [pc, #160]	; (8000a70 <checkMode+0x3d4>)
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	3301      	adds	r3, #1
 80009d2:	4a27      	ldr	r2, [pc, #156]	; (8000a70 <checkMode+0x3d4>)
 80009d4:	6053      	str	r3, [r2, #4]
			}
			// update if > 99:
			if(led_buffer_yellow[1] > 9){
 80009d6:	4b26      	ldr	r3, [pc, #152]	; (8000a70 <checkMode+0x3d4>)
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	2b09      	cmp	r3, #9
 80009dc:	dd0e      	ble.n	80009fc <checkMode+0x360>
				led_buffer_yellow[0] ++;
 80009de:	4b24      	ldr	r3, [pc, #144]	; (8000a70 <checkMode+0x3d4>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	3301      	adds	r3, #1
 80009e4:	4a22      	ldr	r2, [pc, #136]	; (8000a70 <checkMode+0x3d4>)
 80009e6:	6013      	str	r3, [r2, #0]
				led_buffer_yellow[1] = 0;
 80009e8:	4b21      	ldr	r3, [pc, #132]	; (8000a70 <checkMode+0x3d4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	605a      	str	r2, [r3, #4]
				if(led_buffer_yellow[0] > 9){
 80009ee:	4b20      	ldr	r3, [pc, #128]	; (8000a70 <checkMode+0x3d4>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b09      	cmp	r3, #9
 80009f4:	dd02      	ble.n	80009fc <checkMode+0x360>
					led_buffer_yellow[0] = 0;
 80009f6:	4b1e      	ldr	r3, [pc, #120]	; (8000a70 <checkMode+0x3d4>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
				}
			}
			//update yellow time
			if(isButton3Pressed() == 1){
 80009fc:	f7ff fbca 	bl	8000194 <isButton3Pressed>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d10b      	bne.n	8000a1e <checkMode+0x382>
				yellow_time = led_buffer_yellow[0] * 10 + led_buffer_yellow[1];
 8000a06:	4b1a      	ldr	r3, [pc, #104]	; (8000a70 <checkMode+0x3d4>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	009b      	lsls	r3, r3, #2
 8000a0e:	4413      	add	r3, r2
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	461a      	mov	r2, r3
 8000a14:	4b16      	ldr	r3, [pc, #88]	; (8000a70 <checkMode+0x3d4>)
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	4413      	add	r3, r2
 8000a1a:	4a16      	ldr	r2, [pc, #88]	; (8000a74 <checkMode+0x3d8>)
 8000a1c:	6013      	str	r3, [r2, #0]
			}
		// out mode 4, in 1
		if(isButton1Pressed() == 1){
 8000a1e:	f7ff fb95 	bl	800014c <isButton1Pressed>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d118      	bne.n	8000a5a <checkMode+0x3be>
			mode = Mode1;
 8000a28:	4b13      	ldr	r3, [pc, #76]	; (8000a78 <checkMode+0x3dc>)
 8000a2a:	220b      	movs	r2, #11
 8000a2c:	601a      	str	r2, [r3, #0]
			status1 = INIT1;
 8000a2e:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <checkMode+0x3e0>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	601a      	str	r2, [r3, #0]
			status2 = INIT2;
 8000a34:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <checkMode+0x3e4>)
 8000a36:	2205      	movs	r2, #5
 8000a38:	601a      	str	r2, [r3, #0]
			setTimer3(2000);
 8000a3a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a3e:	f000 fe27 	bl	8001690 <setTimer3>
			setTimer4(250);
 8000a42:	20fa      	movs	r0, #250	; 0xfa
 8000a44:	f000 fe38 	bl	80016b8 <setTimer4>
		}
		break;
 8000a48:	e007      	b.n	8000a5a <checkMode+0x3be>

	default:
		break;
 8000a4a:	bf00      	nop
 8000a4c:	e006      	b.n	8000a5c <checkMode+0x3c0>
		break;
 8000a4e:	bf00      	nop
 8000a50:	e004      	b.n	8000a5c <checkMode+0x3c0>
		break;
 8000a52:	bf00      	nop
 8000a54:	e002      	b.n	8000a5c <checkMode+0x3c0>
		break;
 8000a56:	bf00      	nop
 8000a58:	e000      	b.n	8000a5c <checkMode+0x3c0>
		break;
 8000a5a:	bf00      	nop
	}
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000310 	.word	0x20000310
 8000a64:	200002f0 	.word	0x200002f0
 8000a68:	20000308 	.word	0x20000308
 8000a6c:	40010c00 	.word	0x40010c00
 8000a70:	20000284 	.word	0x20000284
 8000a74:	2000026c 	.word	0x2000026c
 8000a78:	20000270 	.word	0x20000270
 8000a7c:	200002f4 	.word	0x200002f4
 8000a80:	200002f8 	.word	0x200002f8

08000a84 <display7SEG>:
	{0,1,0,0,0,0,0}, //6
	{0,0,0,1,1,1,1}, //7
	{0,0,0,0,0,0,0}, //8
	{0,0,0,0,1,0,0}  //9
};
void display7SEG(int num){
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, NUM[num][0] );// tin hieu thanh 0
 8000a8c:	4935      	ldr	r1, [pc, #212]	; (8000b64 <display7SEG+0xe0>)
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	4613      	mov	r3, r2
 8000a92:	00db      	lsls	r3, r3, #3
 8000a94:	1a9b      	subs	r3, r3, r2
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	440b      	add	r3, r1
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	2102      	movs	r1, #2
 8000aa2:	4831      	ldr	r0, [pc, #196]	; (8000b68 <display7SEG+0xe4>)
 8000aa4:	f001 fa4f 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, NUM[num][1] );// tin hieu thanh 1
 8000aa8:	492e      	ldr	r1, [pc, #184]	; (8000b64 <display7SEG+0xe0>)
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	4613      	mov	r3, r2
 8000aae:	00db      	lsls	r3, r3, #3
 8000ab0:	1a9b      	subs	r3, r3, r2
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	440b      	add	r3, r1
 8000ab6:	3304      	adds	r3, #4
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	461a      	mov	r2, r3
 8000abe:	2104      	movs	r1, #4
 8000ac0:	4829      	ldr	r0, [pc, #164]	; (8000b68 <display7SEG+0xe4>)
 8000ac2:	f001 fa40 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, NUM[num][2] );// tin hieu thanh 2
 8000ac6:	4927      	ldr	r1, [pc, #156]	; (8000b64 <display7SEG+0xe0>)
 8000ac8:	687a      	ldr	r2, [r7, #4]
 8000aca:	4613      	mov	r3, r2
 8000acc:	00db      	lsls	r3, r3, #3
 8000ace:	1a9b      	subs	r3, r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	440b      	add	r3, r1
 8000ad4:	3308      	adds	r3, #8
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	461a      	mov	r2, r3
 8000adc:	2108      	movs	r1, #8
 8000ade:	4822      	ldr	r0, [pc, #136]	; (8000b68 <display7SEG+0xe4>)
 8000ae0:	f001 fa31 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, NUM[num][3] );// tin hieu thanh 3
 8000ae4:	491f      	ldr	r1, [pc, #124]	; (8000b64 <display7SEG+0xe0>)
 8000ae6:	687a      	ldr	r2, [r7, #4]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	1a9b      	subs	r3, r3, r2
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	440b      	add	r3, r1
 8000af2:	330c      	adds	r3, #12
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	461a      	mov	r2, r3
 8000afa:	2110      	movs	r1, #16
 8000afc:	481a      	ldr	r0, [pc, #104]	; (8000b68 <display7SEG+0xe4>)
 8000afe:	f001 fa22 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, NUM[num][4] );// tin hieu thanh 4
 8000b02:	4918      	ldr	r1, [pc, #96]	; (8000b64 <display7SEG+0xe0>)
 8000b04:	687a      	ldr	r2, [r7, #4]
 8000b06:	4613      	mov	r3, r2
 8000b08:	00db      	lsls	r3, r3, #3
 8000b0a:	1a9b      	subs	r3, r3, r2
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	440b      	add	r3, r1
 8000b10:	3310      	adds	r3, #16
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	461a      	mov	r2, r3
 8000b18:	2120      	movs	r1, #32
 8000b1a:	4813      	ldr	r0, [pc, #76]	; (8000b68 <display7SEG+0xe4>)
 8000b1c:	f001 fa13 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, NUM[num][5] );// tin hieu thanh 5
 8000b20:	4910      	ldr	r1, [pc, #64]	; (8000b64 <display7SEG+0xe0>)
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	4613      	mov	r3, r2
 8000b26:	00db      	lsls	r3, r3, #3
 8000b28:	1a9b      	subs	r3, r3, r2
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	440b      	add	r3, r1
 8000b2e:	3314      	adds	r3, #20
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	461a      	mov	r2, r3
 8000b36:	2140      	movs	r1, #64	; 0x40
 8000b38:	480b      	ldr	r0, [pc, #44]	; (8000b68 <display7SEG+0xe4>)
 8000b3a:	f001 fa04 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, NUM[num][6] );// tin hieu thanh 6
 8000b3e:	4909      	ldr	r1, [pc, #36]	; (8000b64 <display7SEG+0xe0>)
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	4613      	mov	r3, r2
 8000b44:	00db      	lsls	r3, r3, #3
 8000b46:	1a9b      	subs	r3, r3, r2
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	440b      	add	r3, r1
 8000b4c:	3318      	adds	r3, #24
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	461a      	mov	r2, r3
 8000b54:	2180      	movs	r1, #128	; 0x80
 8000b56:	4804      	ldr	r0, [pc, #16]	; (8000b68 <display7SEG+0xe4>)
 8000b58:	f001 f9f5 	bl	8001f46 <HAL_GPIO_WritePin>
}
 8000b5c:	bf00      	nop
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000034 	.word	0x20000034
 8000b68:	40010800 	.word	0x40010800

08000b6c <display7SEG1>:
	{0,1,0,0,0,0,0}, //6
	{0,0,0,1,1,1,1}, //7
	{0,0,0,0,0,0,0}, //8
	{0,0,0,0,1,0,0}  //9
};
void display7SEG1(int num1){
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SEG7_GPIO_Port, 	SEG7_Pin, 	NUM1[num1][0] );// tin hieu thanh 0
 8000b74:	4939      	ldr	r1, [pc, #228]	; (8000c5c <display7SEG1+0xf0>)
 8000b76:	687a      	ldr	r2, [r7, #4]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	00db      	lsls	r3, r3, #3
 8000b7c:	1a9b      	subs	r3, r3, r2
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	440b      	add	r3, r1
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	461a      	mov	r2, r3
 8000b88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b8c:	4834      	ldr	r0, [pc, #208]	; (8000c60 <display7SEG1+0xf4>)
 8000b8e:	f001 f9da 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG8_GPIO_Port, 	SEG8_Pin, 	NUM1[num1][1] );// tin hieu thanh 1
 8000b92:	4932      	ldr	r1, [pc, #200]	; (8000c5c <display7SEG1+0xf0>)
 8000b94:	687a      	ldr	r2, [r7, #4]
 8000b96:	4613      	mov	r3, r2
 8000b98:	00db      	lsls	r3, r3, #3
 8000b9a:	1a9b      	subs	r3, r3, r2
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	440b      	add	r3, r1
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bac:	482c      	ldr	r0, [pc, #176]	; (8000c60 <display7SEG1+0xf4>)
 8000bae:	f001 f9ca 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG9_GPIO_Port, 	SEG9_Pin, 	NUM1[num1][2] );// tin hieu thanh 2
 8000bb2:	492a      	ldr	r1, [pc, #168]	; (8000c5c <display7SEG1+0xf0>)
 8000bb4:	687a      	ldr	r2, [r7, #4]
 8000bb6:	4613      	mov	r3, r2
 8000bb8:	00db      	lsls	r3, r3, #3
 8000bba:	1a9b      	subs	r3, r3, r2
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	440b      	add	r3, r1
 8000bc0:	3308      	adds	r3, #8
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bcc:	4824      	ldr	r0, [pc, #144]	; (8000c60 <display7SEG1+0xf4>)
 8000bce:	f001 f9ba 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG10_GPIO_Port,  SEG10_Pin, 	NUM1[num1][3] );// tin hieu thanh 3
 8000bd2:	4922      	ldr	r1, [pc, #136]	; (8000c5c <display7SEG1+0xf0>)
 8000bd4:	687a      	ldr	r2, [r7, #4]
 8000bd6:	4613      	mov	r3, r2
 8000bd8:	00db      	lsls	r3, r3, #3
 8000bda:	1a9b      	subs	r3, r3, r2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	440b      	add	r3, r1
 8000be0:	330c      	adds	r3, #12
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	461a      	mov	r2, r3
 8000be8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bec:	481c      	ldr	r0, [pc, #112]	; (8000c60 <display7SEG1+0xf4>)
 8000bee:	f001 f9aa 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG11_GPIO_Port,  SEG11_Pin, 	NUM1[num1][4] );// tin hieu thanh 4
 8000bf2:	491a      	ldr	r1, [pc, #104]	; (8000c5c <display7SEG1+0xf0>)
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	1a9b      	subs	r3, r3, r2
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	440b      	add	r3, r1
 8000c00:	3310      	adds	r3, #16
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	461a      	mov	r2, r3
 8000c08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c0c:	4814      	ldr	r0, [pc, #80]	; (8000c60 <display7SEG1+0xf4>)
 8000c0e:	f001 f99a 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG12_GPIO_Port,  SEG12_Pin, 	NUM1[num1][5] );// tin hieu thanh 5
 8000c12:	4912      	ldr	r1, [pc, #72]	; (8000c5c <display7SEG1+0xf0>)
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	4613      	mov	r3, r2
 8000c18:	00db      	lsls	r3, r3, #3
 8000c1a:	1a9b      	subs	r3, r3, r2
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	440b      	add	r3, r1
 8000c20:	3314      	adds	r3, #20
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	461a      	mov	r2, r3
 8000c28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2c:	480c      	ldr	r0, [pc, #48]	; (8000c60 <display7SEG1+0xf4>)
 8000c2e:	f001 f98a 	bl	8001f46 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG13_GPIO_Port,  SEG13_Pin, 	NUM1[num1][6] );// tin hieu thanh 6
 8000c32:	490a      	ldr	r1, [pc, #40]	; (8000c5c <display7SEG1+0xf0>)
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	4613      	mov	r3, r2
 8000c38:	00db      	lsls	r3, r3, #3
 8000c3a:	1a9b      	subs	r3, r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	440b      	add	r3, r1
 8000c40:	3318      	adds	r3, #24
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	461a      	mov	r2, r3
 8000c48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c4c:	4804      	ldr	r0, [pc, #16]	; (8000c60 <display7SEG1+0xf4>)
 8000c4e:	f001 f97a 	bl	8001f46 <HAL_GPIO_WritePin>
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	2000014c 	.word	0x2000014c
 8000c60:	40010800 	.word	0x40010800

08000c64 <decreaseAfter1s>:
int count_green2[2] = {0, 0};

int ledbuffer1[2] = {0,0};
int ledbuffer2[2] = {0,0};

void decreaseAfter1s(){
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0

	// 1
	switch(status1){
 8000c68:	4b49      	ldr	r3, [pc, #292]	; (8000d90 <decreaseAfter1s+0x12c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b04      	cmp	r3, #4
 8000c6e:	d02a      	beq.n	8000cc6 <decreaseAfter1s+0x62>
 8000c70:	2b04      	cmp	r3, #4
 8000c72:	dc3a      	bgt.n	8000cea <decreaseAfter1s+0x86>
 8000c74:	2b02      	cmp	r3, #2
 8000c76:	d002      	beq.n	8000c7e <decreaseAfter1s+0x1a>
 8000c78:	2b03      	cmp	r3, #3
 8000c7a:	d012      	beq.n	8000ca2 <decreaseAfter1s+0x3e>
			count_yellow1[1] = 9;
			count_yellow1[0]--;
		}
		break;
	default:
		break;
 8000c7c:	e035      	b.n	8000cea <decreaseAfter1s+0x86>
		count_red1[1]--;
 8000c7e:	4b45      	ldr	r3, [pc, #276]	; (8000d94 <decreaseAfter1s+0x130>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	3b01      	subs	r3, #1
 8000c84:	4a43      	ldr	r2, [pc, #268]	; (8000d94 <decreaseAfter1s+0x130>)
 8000c86:	6053      	str	r3, [r2, #4]
		if (count_red1[1] <0){
 8000c88:	4b42      	ldr	r3, [pc, #264]	; (8000d94 <decreaseAfter1s+0x130>)
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	da2e      	bge.n	8000cee <decreaseAfter1s+0x8a>
			count_red1[1] =9;
 8000c90:	4b40      	ldr	r3, [pc, #256]	; (8000d94 <decreaseAfter1s+0x130>)
 8000c92:	2209      	movs	r2, #9
 8000c94:	605a      	str	r2, [r3, #4]
			count_red1[0]--;
 8000c96:	4b3f      	ldr	r3, [pc, #252]	; (8000d94 <decreaseAfter1s+0x130>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	4a3d      	ldr	r2, [pc, #244]	; (8000d94 <decreaseAfter1s+0x130>)
 8000c9e:	6013      	str	r3, [r2, #0]
		break;
 8000ca0:	e025      	b.n	8000cee <decreaseAfter1s+0x8a>
		count_green1[1]--;
 8000ca2:	4b3d      	ldr	r3, [pc, #244]	; (8000d98 <decreaseAfter1s+0x134>)
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	4a3b      	ldr	r2, [pc, #236]	; (8000d98 <decreaseAfter1s+0x134>)
 8000caa:	6053      	str	r3, [r2, #4]
		if(count_green1[1]< 0){
 8000cac:	4b3a      	ldr	r3, [pc, #232]	; (8000d98 <decreaseAfter1s+0x134>)
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	da1e      	bge.n	8000cf2 <decreaseAfter1s+0x8e>
			count_green1[1] = 9;
 8000cb4:	4b38      	ldr	r3, [pc, #224]	; (8000d98 <decreaseAfter1s+0x134>)
 8000cb6:	2209      	movs	r2, #9
 8000cb8:	605a      	str	r2, [r3, #4]
			count_green1[0]--;
 8000cba:	4b37      	ldr	r3, [pc, #220]	; (8000d98 <decreaseAfter1s+0x134>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	4a35      	ldr	r2, [pc, #212]	; (8000d98 <decreaseAfter1s+0x134>)
 8000cc2:	6013      	str	r3, [r2, #0]
		break;
 8000cc4:	e015      	b.n	8000cf2 <decreaseAfter1s+0x8e>
		count_yellow1[1]--;
 8000cc6:	4b35      	ldr	r3, [pc, #212]	; (8000d9c <decreaseAfter1s+0x138>)
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	3b01      	subs	r3, #1
 8000ccc:	4a33      	ldr	r2, [pc, #204]	; (8000d9c <decreaseAfter1s+0x138>)
 8000cce:	6053      	str	r3, [r2, #4]
		if(count_yellow1[1]< 0){
 8000cd0:	4b32      	ldr	r3, [pc, #200]	; (8000d9c <decreaseAfter1s+0x138>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	da0e      	bge.n	8000cf6 <decreaseAfter1s+0x92>
			count_yellow1[1] = 9;
 8000cd8:	4b30      	ldr	r3, [pc, #192]	; (8000d9c <decreaseAfter1s+0x138>)
 8000cda:	2209      	movs	r2, #9
 8000cdc:	605a      	str	r2, [r3, #4]
			count_yellow1[0]--;
 8000cde:	4b2f      	ldr	r3, [pc, #188]	; (8000d9c <decreaseAfter1s+0x138>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	4a2d      	ldr	r2, [pc, #180]	; (8000d9c <decreaseAfter1s+0x138>)
 8000ce6:	6013      	str	r3, [r2, #0]
		break;
 8000ce8:	e005      	b.n	8000cf6 <decreaseAfter1s+0x92>
		break;
 8000cea:	bf00      	nop
 8000cec:	e004      	b.n	8000cf8 <decreaseAfter1s+0x94>
		break;
 8000cee:	bf00      	nop
 8000cf0:	e002      	b.n	8000cf8 <decreaseAfter1s+0x94>
		break;
 8000cf2:	bf00      	nop
 8000cf4:	e000      	b.n	8000cf8 <decreaseAfter1s+0x94>
		break;
 8000cf6:	bf00      	nop
	}

	switch(status2){
 8000cf8:	4b29      	ldr	r3, [pc, #164]	; (8000da0 <decreaseAfter1s+0x13c>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b08      	cmp	r3, #8
 8000cfe:	d02a      	beq.n	8000d56 <decreaseAfter1s+0xf2>
 8000d00:	2b08      	cmp	r3, #8
 8000d02:	dc3a      	bgt.n	8000d7a <decreaseAfter1s+0x116>
 8000d04:	2b06      	cmp	r3, #6
 8000d06:	d002      	beq.n	8000d0e <decreaseAfter1s+0xaa>
 8000d08:	2b07      	cmp	r3, #7
 8000d0a:	d012      	beq.n	8000d32 <decreaseAfter1s+0xce>
			count_yellow2[1] = 9;
			count_yellow2[0]--;
		}
		break;
	default:
		break;
 8000d0c:	e035      	b.n	8000d7a <decreaseAfter1s+0x116>
		count_red2[1]--;
 8000d0e:	4b25      	ldr	r3, [pc, #148]	; (8000da4 <decreaseAfter1s+0x140>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	4a23      	ldr	r2, [pc, #140]	; (8000da4 <decreaseAfter1s+0x140>)
 8000d16:	6053      	str	r3, [r2, #4]
		if(count_red2[1]< 0){
 8000d18:	4b22      	ldr	r3, [pc, #136]	; (8000da4 <decreaseAfter1s+0x140>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	da2e      	bge.n	8000d7e <decreaseAfter1s+0x11a>
			count_red2[1] = 9;
 8000d20:	4b20      	ldr	r3, [pc, #128]	; (8000da4 <decreaseAfter1s+0x140>)
 8000d22:	2209      	movs	r2, #9
 8000d24:	605a      	str	r2, [r3, #4]
			count_red2[0]--;
 8000d26:	4b1f      	ldr	r3, [pc, #124]	; (8000da4 <decreaseAfter1s+0x140>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	4a1d      	ldr	r2, [pc, #116]	; (8000da4 <decreaseAfter1s+0x140>)
 8000d2e:	6013      	str	r3, [r2, #0]
		break;
 8000d30:	e025      	b.n	8000d7e <decreaseAfter1s+0x11a>
		count_green2[1]--;
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <decreaseAfter1s+0x144>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	4a1b      	ldr	r2, [pc, #108]	; (8000da8 <decreaseAfter1s+0x144>)
 8000d3a:	6053      	str	r3, [r2, #4]
		if(count_green2[1]< 0){
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <decreaseAfter1s+0x144>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	da1e      	bge.n	8000d82 <decreaseAfter1s+0x11e>
			count_green2[1] = 9;
 8000d44:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <decreaseAfter1s+0x144>)
 8000d46:	2209      	movs	r2, #9
 8000d48:	605a      	str	r2, [r3, #4]
			count_green2[0]--;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	; (8000da8 <decreaseAfter1s+0x144>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	4a15      	ldr	r2, [pc, #84]	; (8000da8 <decreaseAfter1s+0x144>)
 8000d52:	6013      	str	r3, [r2, #0]
		break;
 8000d54:	e015      	b.n	8000d82 <decreaseAfter1s+0x11e>
		count_yellow2[1]--;
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <decreaseAfter1s+0x148>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	4a13      	ldr	r2, [pc, #76]	; (8000dac <decreaseAfter1s+0x148>)
 8000d5e:	6053      	str	r3, [r2, #4]
		if(count_yellow2[1]< 0){
 8000d60:	4b12      	ldr	r3, [pc, #72]	; (8000dac <decreaseAfter1s+0x148>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	da0e      	bge.n	8000d86 <decreaseAfter1s+0x122>
			count_yellow2[1] = 9;
 8000d68:	4b10      	ldr	r3, [pc, #64]	; (8000dac <decreaseAfter1s+0x148>)
 8000d6a:	2209      	movs	r2, #9
 8000d6c:	605a      	str	r2, [r3, #4]
			count_yellow2[0]--;
 8000d6e:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <decreaseAfter1s+0x148>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	4a0d      	ldr	r2, [pc, #52]	; (8000dac <decreaseAfter1s+0x148>)
 8000d76:	6013      	str	r3, [r2, #0]
		break;
 8000d78:	e005      	b.n	8000d86 <decreaseAfter1s+0x122>
		break;
 8000d7a:	bf00      	nop
 8000d7c:	e004      	b.n	8000d88 <decreaseAfter1s+0x124>
		break;
 8000d7e:	bf00      	nop
 8000d80:	e002      	b.n	8000d88 <decreaseAfter1s+0x124>
		break;
 8000d82:	bf00      	nop
 8000d84:	e000      	b.n	8000d88 <decreaseAfter1s+0x124>
		break;
 8000d86:	bf00      	nop
		}
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bc80      	pop	{r7}
 8000d8e:	4770      	bx	lr
 8000d90:	200002f4 	.word	0x200002f4
 8000d94:	200002c0 	.word	0x200002c0
 8000d98:	200002d0 	.word	0x200002d0
 8000d9c:	200002c8 	.word	0x200002c8
 8000da0:	200002f8 	.word	0x200002f8
 8000da4:	200002d8 	.word	0x200002d8
 8000da8:	200002e8 	.word	0x200002e8
 8000dac:	200002e0 	.word	0x200002e0

08000db0 <checkEN>:
void checkEN(){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
	switch(EN){
 8000db4:	4b9f      	ldr	r3, [pc, #636]	; (8001034 <checkEN+0x284>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2b03      	cmp	r3, #3
 8000dba:	f200 8137 	bhi.w	800102c <checkEN+0x27c>
 8000dbe:	a201      	add	r2, pc, #4	; (adr r2, 8000dc4 <checkEN+0x14>)
 8000dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc4:	08000dd5 	.word	0x08000dd5
 8000dc8:	08000e6b 	.word	0x08000e6b
 8000dcc:	08000f01 	.word	0x08000f01
 8000dd0:	08000f97 	.word	0x08000f97
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	4897      	ldr	r0, [pc, #604]	; (8001038 <checkEN+0x288>)
 8000dda:	f001 f8b4 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000de4:	4895      	ldr	r0, [pc, #596]	; (800103c <checkEN+0x28c>)
 8000de6:	f001 f8ae 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000dea:	2201      	movs	r2, #1
 8000dec:	2102      	movs	r1, #2
 8000dee:	4892      	ldr	r0, [pc, #584]	; (8001038 <checkEN+0x288>)
 8000df0:	f001 f8a9 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000df4:	2201      	movs	r2, #1
 8000df6:	2104      	movs	r1, #4
 8000df8:	488f      	ldr	r0, [pc, #572]	; (8001038 <checkEN+0x288>)
 8000dfa:	f001 f8a4 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2108      	movs	r1, #8
 8000e02:	488d      	ldr	r0, [pc, #564]	; (8001038 <checkEN+0x288>)
 8000e04:	f001 f89f 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2110      	movs	r1, #16
 8000e0c:	488a      	ldr	r0, [pc, #552]	; (8001038 <checkEN+0x288>)
 8000e0e:	f001 f89a 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8000e12:	2201      	movs	r2, #1
 8000e14:	2120      	movs	r1, #32
 8000e16:	4888      	ldr	r0, [pc, #544]	; (8001038 <checkEN+0x288>)
 8000e18:	f001 f895 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, SET);
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e22:	4885      	ldr	r0, [pc, #532]	; (8001038 <checkEN+0x288>)
 8000e24:	f001 f88f 	bl	8001f46 <HAL_GPIO_WritePin>
		if(status1 == RED1){
 8000e28:	4b85      	ldr	r3, [pc, #532]	; (8001040 <checkEN+0x290>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2b02      	cmp	r3, #2
 8000e2e:	d105      	bne.n	8000e3c <checkEN+0x8c>
			display7SEG(count_red1[0]);
 8000e30:	4b84      	ldr	r3, [pc, #528]	; (8001044 <checkEN+0x294>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fe25 	bl	8000a84 <display7SEG>
 8000e3a:	e012      	b.n	8000e62 <checkEN+0xb2>
		}
		else if(status1 == GREEN1){
 8000e3c:	4b80      	ldr	r3, [pc, #512]	; (8001040 <checkEN+0x290>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b03      	cmp	r3, #3
 8000e42:	d105      	bne.n	8000e50 <checkEN+0xa0>
			display7SEG(count_green1[0]);
 8000e44:	4b80      	ldr	r3, [pc, #512]	; (8001048 <checkEN+0x298>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fe1b 	bl	8000a84 <display7SEG>
 8000e4e:	e008      	b.n	8000e62 <checkEN+0xb2>
		}
		else if(status1 == YELLOW1){
 8000e50:	4b7b      	ldr	r3, [pc, #492]	; (8001040 <checkEN+0x290>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b04      	cmp	r3, #4
 8000e56:	d104      	bne.n	8000e62 <checkEN+0xb2>
			display7SEG(count_yellow1[0]);
 8000e58:	4b7c      	ldr	r3, [pc, #496]	; (800104c <checkEN+0x29c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fe11 	bl	8000a84 <display7SEG>
		}
		display7SEG1(0);
 8000e62:	2000      	movs	r0, #0
 8000e64:	f7ff fe82 	bl	8000b6c <display7SEG1>
		break;
 8000e68:	e0e1      	b.n	800102e <checkEN+0x27e>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	4872      	ldr	r0, [pc, #456]	; (8001038 <checkEN+0x288>)
 8000e70:	f001 f869 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e7a:	4870      	ldr	r0, [pc, #448]	; (800103c <checkEN+0x28c>)
 8000e7c:	f001 f863 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2102      	movs	r1, #2
 8000e84:	486c      	ldr	r0, [pc, #432]	; (8001038 <checkEN+0x288>)
 8000e86:	f001 f85e 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	2104      	movs	r1, #4
 8000e8e:	486a      	ldr	r0, [pc, #424]	; (8001038 <checkEN+0x288>)
 8000e90:	f001 f859 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8000e94:	2201      	movs	r2, #1
 8000e96:	2108      	movs	r1, #8
 8000e98:	4867      	ldr	r0, [pc, #412]	; (8001038 <checkEN+0x288>)
 8000e9a:	f001 f854 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2110      	movs	r1, #16
 8000ea2:	4865      	ldr	r0, [pc, #404]	; (8001038 <checkEN+0x288>)
 8000ea4:	f001 f84f 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	2120      	movs	r1, #32
 8000eac:	4862      	ldr	r0, [pc, #392]	; (8001038 <checkEN+0x288>)
 8000eae:	f001 f84a 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, SET);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eb8:	485f      	ldr	r0, [pc, #380]	; (8001038 <checkEN+0x288>)
 8000eba:	f001 f844 	bl	8001f46 <HAL_GPIO_WritePin>
		if(status1 == RED1){
 8000ebe:	4b60      	ldr	r3, [pc, #384]	; (8001040 <checkEN+0x290>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d105      	bne.n	8000ed2 <checkEN+0x122>
			display7SEG(count_red1[1]);
 8000ec6:	4b5f      	ldr	r3, [pc, #380]	; (8001044 <checkEN+0x294>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff fdda 	bl	8000a84 <display7SEG>
 8000ed0:	e012      	b.n	8000ef8 <checkEN+0x148>
		}
		else if(status1 == GREEN1){
 8000ed2:	4b5b      	ldr	r3, [pc, #364]	; (8001040 <checkEN+0x290>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d105      	bne.n	8000ee6 <checkEN+0x136>
			display7SEG(count_green1[1]);
 8000eda:	4b5b      	ldr	r3, [pc, #364]	; (8001048 <checkEN+0x298>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fdd0 	bl	8000a84 <display7SEG>
 8000ee4:	e008      	b.n	8000ef8 <checkEN+0x148>
		}
		else if(status1 == YELLOW1){
 8000ee6:	4b56      	ldr	r3, [pc, #344]	; (8001040 <checkEN+0x290>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2b04      	cmp	r3, #4
 8000eec:	d104      	bne.n	8000ef8 <checkEN+0x148>
			display7SEG(count_yellow1[1]);
 8000eee:	4b57      	ldr	r3, [pc, #348]	; (800104c <checkEN+0x29c>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fdc6 	bl	8000a84 <display7SEG>
		}
		display7SEG1(1);
 8000ef8:	2001      	movs	r0, #1
 8000efa:	f7ff fe37 	bl	8000b6c <display7SEG1>
		break;
 8000efe:	e096      	b.n	800102e <checkEN+0x27e>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2101      	movs	r1, #1
 8000f04:	484c      	ldr	r0, [pc, #304]	; (8001038 <checkEN+0x288>)
 8000f06:	f001 f81e 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f10:	484a      	ldr	r0, [pc, #296]	; (800103c <checkEN+0x28c>)
 8000f12:	f001 f818 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2102      	movs	r1, #2
 8000f1a:	4847      	ldr	r0, [pc, #284]	; (8001038 <checkEN+0x288>)
 8000f1c:	f001 f813 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2104      	movs	r1, #4
 8000f24:	4844      	ldr	r0, [pc, #272]	; (8001038 <checkEN+0x288>)
 8000f26:	f001 f80e 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2108      	movs	r1, #8
 8000f2e:	4842      	ldr	r0, [pc, #264]	; (8001038 <checkEN+0x288>)
 8000f30:	f001 f809 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8000f34:	2201      	movs	r2, #1
 8000f36:	2110      	movs	r1, #16
 8000f38:	483f      	ldr	r0, [pc, #252]	; (8001038 <checkEN+0x288>)
 8000f3a:	f001 f804 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8000f3e:	2201      	movs	r2, #1
 8000f40:	2120      	movs	r1, #32
 8000f42:	483d      	ldr	r0, [pc, #244]	; (8001038 <checkEN+0x288>)
 8000f44:	f000 ffff 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f4e:	483a      	ldr	r0, [pc, #232]	; (8001038 <checkEN+0x288>)
 8000f50:	f000 fff9 	bl	8001f46 <HAL_GPIO_WritePin>
		if(status2 == RED2){
 8000f54:	4b3e      	ldr	r3, [pc, #248]	; (8001050 <checkEN+0x2a0>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2b06      	cmp	r3, #6
 8000f5a:	d105      	bne.n	8000f68 <checkEN+0x1b8>
			display7SEG(count_red2[0]);
 8000f5c:	4b3d      	ldr	r3, [pc, #244]	; (8001054 <checkEN+0x2a4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fd8f 	bl	8000a84 <display7SEG>
 8000f66:	e012      	b.n	8000f8e <checkEN+0x1de>
		}
		else if(status2 == GREEN2){
 8000f68:	4b39      	ldr	r3, [pc, #228]	; (8001050 <checkEN+0x2a0>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b07      	cmp	r3, #7
 8000f6e:	d105      	bne.n	8000f7c <checkEN+0x1cc>
			display7SEG(count_green2[0]);
 8000f70:	4b39      	ldr	r3, [pc, #228]	; (8001058 <checkEN+0x2a8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fd85 	bl	8000a84 <display7SEG>
 8000f7a:	e008      	b.n	8000f8e <checkEN+0x1de>
		}
		else if(status2 == YELLOW2){
 8000f7c:	4b34      	ldr	r3, [pc, #208]	; (8001050 <checkEN+0x2a0>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b08      	cmp	r3, #8
 8000f82:	d104      	bne.n	8000f8e <checkEN+0x1de>
			display7SEG(count_yellow2[0]);
 8000f84:	4b35      	ldr	r3, [pc, #212]	; (800105c <checkEN+0x2ac>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fd7b 	bl	8000a84 <display7SEG>
		}
		display7SEG1(0);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f7ff fdec 	bl	8000b6c <display7SEG1>
		break;
 8000f94:	e04b      	b.n	800102e <checkEN+0x27e>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000f96:	2201      	movs	r2, #1
 8000f98:	2101      	movs	r1, #1
 8000f9a:	4827      	ldr	r0, [pc, #156]	; (8001038 <checkEN+0x288>)
 8000f9c:	f000 ffd3 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa6:	4825      	ldr	r0, [pc, #148]	; (800103c <checkEN+0x28c>)
 8000fa8:	f000 ffcd 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000fac:	2201      	movs	r2, #1
 8000fae:	2102      	movs	r1, #2
 8000fb0:	4821      	ldr	r0, [pc, #132]	; (8001038 <checkEN+0x288>)
 8000fb2:	f000 ffc8 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2104      	movs	r1, #4
 8000fba:	481f      	ldr	r0, [pc, #124]	; (8001038 <checkEN+0x288>)
 8000fbc:	f000 ffc3 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	2108      	movs	r1, #8
 8000fc4:	481c      	ldr	r0, [pc, #112]	; (8001038 <checkEN+0x288>)
 8000fc6:	f000 ffbe 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2110      	movs	r1, #16
 8000fce:	481a      	ldr	r0, [pc, #104]	; (8001038 <checkEN+0x288>)
 8000fd0:	f000 ffb9 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN6_GPIO_Port, EN6_Pin, SET);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2120      	movs	r1, #32
 8000fd8:	4817      	ldr	r0, [pc, #92]	; (8001038 <checkEN+0x288>)
 8000fda:	f000 ffb4 	bl	8001f46 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN7_GPIO_Port, EN7_Pin, SET);
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fe4:	4814      	ldr	r0, [pc, #80]	; (8001038 <checkEN+0x288>)
 8000fe6:	f000 ffae 	bl	8001f46 <HAL_GPIO_WritePin>
		if(status2 == RED2){
 8000fea:	4b19      	ldr	r3, [pc, #100]	; (8001050 <checkEN+0x2a0>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b06      	cmp	r3, #6
 8000ff0:	d105      	bne.n	8000ffe <checkEN+0x24e>
			display7SEG(count_red2[1]);
 8000ff2:	4b18      	ldr	r3, [pc, #96]	; (8001054 <checkEN+0x2a4>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff fd44 	bl	8000a84 <display7SEG>
 8000ffc:	e012      	b.n	8001024 <checkEN+0x274>
		}
		else if(status2 == GREEN2){
 8000ffe:	4b14      	ldr	r3, [pc, #80]	; (8001050 <checkEN+0x2a0>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2b07      	cmp	r3, #7
 8001004:	d105      	bne.n	8001012 <checkEN+0x262>
			display7SEG(count_green2[1]);
 8001006:	4b14      	ldr	r3, [pc, #80]	; (8001058 <checkEN+0x2a8>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fd3a 	bl	8000a84 <display7SEG>
 8001010:	e008      	b.n	8001024 <checkEN+0x274>
		}
		else if(status2 == YELLOW2){
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <checkEN+0x2a0>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b08      	cmp	r3, #8
 8001018:	d104      	bne.n	8001024 <checkEN+0x274>
			display7SEG(count_yellow2[1]);
 800101a:	4b10      	ldr	r3, [pc, #64]	; (800105c <checkEN+0x2ac>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fd30 	bl	8000a84 <display7SEG>
		}
		display7SEG1(1);
 8001024:	2001      	movs	r0, #1
 8001026:	f7ff fda1 	bl	8000b6c <display7SEG1>
		break;
 800102a:	e000      	b.n	800102e <checkEN+0x27e>
	default:
		break;
 800102c:	bf00      	nop
	}
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	200002fc 	.word	0x200002fc
 8001038:	40010c00 	.word	0x40010c00
 800103c:	40010800 	.word	0x40010800
 8001040:	200002f4 	.word	0x200002f4
 8001044:	200002c0 	.word	0x200002c0
 8001048:	200002d0 	.word	0x200002d0
 800104c:	200002c8 	.word	0x200002c8
 8001050:	200002f8 	.word	0x200002f8
 8001054:	200002d8 	.word	0x200002d8
 8001058:	200002e8 	.word	0x200002e8
 800105c:	200002e0 	.word	0x200002e0

08001060 <fsm_auto_run>:

void fsm_auto_run(){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	// red green yellow 1
	switch(status1){
 8001064:	4b95      	ldr	r3, [pc, #596]	; (80012bc <fsm_auto_run+0x25c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	3b01      	subs	r3, #1
 800106a:	2b03      	cmp	r3, #3
 800106c:	f200 80b1 	bhi.w	80011d2 <fsm_auto_run+0x172>
 8001070:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <fsm_auto_run+0x18>)
 8001072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001076:	bf00      	nop
 8001078:	08001089 	.word	0x08001089
 800107c:	080010f5 	.word	0x080010f5
 8001080:	0800113f 	.word	0x0800113f
 8001084:	08001189 	.word	0x08001189
		case INIT1:
			HAL_GPIO_WritePin(Led_Red1_GPIO_Port,Led_Red1_Pin, 1);
 8001088:	2201      	movs	r2, #1
 800108a:	2140      	movs	r1, #64	; 0x40
 800108c:	488c      	ldr	r0, [pc, #560]	; (80012c0 <fsm_auto_run+0x260>)
 800108e:	f000 ff5a 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green1_GPIO_Port,Led_Green1_Pin, 1);
 8001092:	2201      	movs	r2, #1
 8001094:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001098:	4889      	ldr	r0, [pc, #548]	; (80012c0 <fsm_auto_run+0x260>)
 800109a:	f000 ff54 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow1_GPIO_Port,Led_Yellow1_Pin, 1);
 800109e:	2201      	movs	r2, #1
 80010a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010a4:	4886      	ldr	r0, [pc, #536]	; (80012c0 <fsm_auto_run+0x260>)
 80010a6:	f000 ff4e 	bl	8001f46 <HAL_GPIO_WritePin>
			status1= RED1;
 80010aa:	4b84      	ldr	r3, [pc, #528]	; (80012bc <fsm_auto_run+0x25c>)
 80010ac:	2202      	movs	r2, #2
 80010ae:	601a      	str	r2, [r3, #0]
			setTimer1(red_time*1000);
 80010b0:	4b84      	ldr	r3, [pc, #528]	; (80012c4 <fsm_auto_run+0x264>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010b8:	fb02 f303 	mul.w	r3, r2, r3
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 fabf 	bl	8001640 <setTimer1>
			count_red1[0] = led_buffer_red[0];
 80010c2:	4b81      	ldr	r3, [pc, #516]	; (80012c8 <fsm_auto_run+0x268>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a81      	ldr	r2, [pc, #516]	; (80012cc <fsm_auto_run+0x26c>)
 80010c8:	6013      	str	r3, [r2, #0]
			count_red1[1] = led_buffer_red[1];
 80010ca:	4b7f      	ldr	r3, [pc, #508]	; (80012c8 <fsm_auto_run+0x268>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	4a7f      	ldr	r2, [pc, #508]	; (80012cc <fsm_auto_run+0x26c>)
 80010d0:	6053      	str	r3, [r2, #4]
			count_green1[0] = led_buffer_green[0];
 80010d2:	4b7f      	ldr	r3, [pc, #508]	; (80012d0 <fsm_auto_run+0x270>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a7f      	ldr	r2, [pc, #508]	; (80012d4 <fsm_auto_run+0x274>)
 80010d8:	6013      	str	r3, [r2, #0]
			count_green1[1] = led_buffer_green[1];
 80010da:	4b7d      	ldr	r3, [pc, #500]	; (80012d0 <fsm_auto_run+0x270>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	4a7d      	ldr	r2, [pc, #500]	; (80012d4 <fsm_auto_run+0x274>)
 80010e0:	6053      	str	r3, [r2, #4]
			count_yellow1[0] = led_buffer_yellow[0];
 80010e2:	4b7d      	ldr	r3, [pc, #500]	; (80012d8 <fsm_auto_run+0x278>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a7d      	ldr	r2, [pc, #500]	; (80012dc <fsm_auto_run+0x27c>)
 80010e8:	6013      	str	r3, [r2, #0]
			count_yellow1[1] = led_buffer_yellow[1];
 80010ea:	4b7b      	ldr	r3, [pc, #492]	; (80012d8 <fsm_auto_run+0x278>)
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	4a7b      	ldr	r2, [pc, #492]	; (80012dc <fsm_auto_run+0x27c>)
 80010f0:	6053      	str	r3, [r2, #4]
			break;
 80010f2:	e075      	b.n	80011e0 <fsm_auto_run+0x180>
		case RED1:
			// led red1 0
			HAL_GPIO_WritePin(Led_Red1_GPIO_Port,Led_Red1_Pin, 0);
 80010f4:	2200      	movs	r2, #0
 80010f6:	2140      	movs	r1, #64	; 0x40
 80010f8:	4871      	ldr	r0, [pc, #452]	; (80012c0 <fsm_auto_run+0x260>)
 80010fa:	f000 ff24 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green1_GPIO_Port,Led_Green1_Pin, 1);
 80010fe:	2201      	movs	r2, #1
 8001100:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001104:	486e      	ldr	r0, [pc, #440]	; (80012c0 <fsm_auto_run+0x260>)
 8001106:	f000 ff1e 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow1_GPIO_Port,Led_Yellow1_Pin, 1);
 800110a:	2201      	movs	r2, #1
 800110c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001110:	486b      	ldr	r0, [pc, #428]	; (80012c0 <fsm_auto_run+0x260>)
 8001112:	f000 ff18 	bl	8001f46 <HAL_GPIO_WritePin>
			//if(timer1_flag == 1){
				//status1 = GREEN1;
				//setTimer1(green_time*1000);
			//}
			if (count_red1[0] == 0 && count_red1[1] == 0) {
 8001116:	4b6d      	ldr	r3, [pc, #436]	; (80012cc <fsm_auto_run+0x26c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d15b      	bne.n	80011d6 <fsm_auto_run+0x176>
 800111e:	4b6b      	ldr	r3, [pc, #428]	; (80012cc <fsm_auto_run+0x26c>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d157      	bne.n	80011d6 <fsm_auto_run+0x176>
				status1 = GREEN1;
 8001126:	4b65      	ldr	r3, [pc, #404]	; (80012bc <fsm_auto_run+0x25c>)
 8001128:	2203      	movs	r2, #3
 800112a:	601a      	str	r2, [r3, #0]
				count_red1[0] = led_buffer_red[0];
 800112c:	4b66      	ldr	r3, [pc, #408]	; (80012c8 <fsm_auto_run+0x268>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a66      	ldr	r2, [pc, #408]	; (80012cc <fsm_auto_run+0x26c>)
 8001132:	6013      	str	r3, [r2, #0]
				count_red1[1] = led_buffer_red[1];
 8001134:	4b64      	ldr	r3, [pc, #400]	; (80012c8 <fsm_auto_run+0x268>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	4a64      	ldr	r2, [pc, #400]	; (80012cc <fsm_auto_run+0x26c>)
 800113a:	6053      	str	r3, [r2, #4]
			}
			break;
 800113c:	e04b      	b.n	80011d6 <fsm_auto_run+0x176>
		case GREEN1:
			// led green1 0
			HAL_GPIO_WritePin(Led_Red1_GPIO_Port,Led_Red1_Pin, 1);
 800113e:	2201      	movs	r2, #1
 8001140:	2140      	movs	r1, #64	; 0x40
 8001142:	485f      	ldr	r0, [pc, #380]	; (80012c0 <fsm_auto_run+0x260>)
 8001144:	f000 feff 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green1_GPIO_Port,Led_Green1_Pin, 0);
 8001148:	2200      	movs	r2, #0
 800114a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800114e:	485c      	ldr	r0, [pc, #368]	; (80012c0 <fsm_auto_run+0x260>)
 8001150:	f000 fef9 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow1_GPIO_Port,Led_Yellow1_Pin, 1);
 8001154:	2201      	movs	r2, #1
 8001156:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800115a:	4859      	ldr	r0, [pc, #356]	; (80012c0 <fsm_auto_run+0x260>)
 800115c:	f000 fef3 	bl	8001f46 <HAL_GPIO_WritePin>
			//if(timer1_flag == 1){
				//status1 = YELLOW1;
				//setTimer1(yellow_time* 1000);
			//}
			if (count_green1[0] == 0 && count_green1[1] == 0) {
 8001160:	4b5c      	ldr	r3, [pc, #368]	; (80012d4 <fsm_auto_run+0x274>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d138      	bne.n	80011da <fsm_auto_run+0x17a>
 8001168:	4b5a      	ldr	r3, [pc, #360]	; (80012d4 <fsm_auto_run+0x274>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d134      	bne.n	80011da <fsm_auto_run+0x17a>
				status1 = YELLOW1;
 8001170:	4b52      	ldr	r3, [pc, #328]	; (80012bc <fsm_auto_run+0x25c>)
 8001172:	2204      	movs	r2, #4
 8001174:	601a      	str	r2, [r3, #0]
				count_green1[0] = led_buffer_green[0];
 8001176:	4b56      	ldr	r3, [pc, #344]	; (80012d0 <fsm_auto_run+0x270>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a56      	ldr	r2, [pc, #344]	; (80012d4 <fsm_auto_run+0x274>)
 800117c:	6013      	str	r3, [r2, #0]
				count_green1[1] = led_buffer_green[1];
 800117e:	4b54      	ldr	r3, [pc, #336]	; (80012d0 <fsm_auto_run+0x270>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	4a54      	ldr	r2, [pc, #336]	; (80012d4 <fsm_auto_run+0x274>)
 8001184:	6053      	str	r3, [r2, #4]
			}
			break;
 8001186:	e028      	b.n	80011da <fsm_auto_run+0x17a>
		case YELLOW1:
			HAL_GPIO_WritePin(Led_Red1_GPIO_Port,Led_Red1_Pin, 1);
 8001188:	2201      	movs	r2, #1
 800118a:	2140      	movs	r1, #64	; 0x40
 800118c:	484c      	ldr	r0, [pc, #304]	; (80012c0 <fsm_auto_run+0x260>)
 800118e:	f000 feda 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green1_GPIO_Port,Led_Green1_Pin, 1);
 8001192:	2201      	movs	r2, #1
 8001194:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001198:	4849      	ldr	r0, [pc, #292]	; (80012c0 <fsm_auto_run+0x260>)
 800119a:	f000 fed4 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow1_GPIO_Port,Led_Yellow1_Pin, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011a4:	4846      	ldr	r0, [pc, #280]	; (80012c0 <fsm_auto_run+0x260>)
 80011a6:	f000 fece 	bl	8001f46 <HAL_GPIO_WritePin>
			//if(timer1_flag == 1){
				//status1 = RED1;
				//setTimer1(red_time* 1000);
			//}
			if (count_yellow1[0] == 0 && count_yellow1[1] == 0) {
 80011aa:	4b4c      	ldr	r3, [pc, #304]	; (80012dc <fsm_auto_run+0x27c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d115      	bne.n	80011de <fsm_auto_run+0x17e>
 80011b2:	4b4a      	ldr	r3, [pc, #296]	; (80012dc <fsm_auto_run+0x27c>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d111      	bne.n	80011de <fsm_auto_run+0x17e>
				status1 = RED1;
 80011ba:	4b40      	ldr	r3, [pc, #256]	; (80012bc <fsm_auto_run+0x25c>)
 80011bc:	2202      	movs	r2, #2
 80011be:	601a      	str	r2, [r3, #0]
				count_yellow1[0] = led_buffer_yellow[0];
 80011c0:	4b45      	ldr	r3, [pc, #276]	; (80012d8 <fsm_auto_run+0x278>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a45      	ldr	r2, [pc, #276]	; (80012dc <fsm_auto_run+0x27c>)
 80011c6:	6013      	str	r3, [r2, #0]
				count_yellow1[1] = led_buffer_yellow[1];
 80011c8:	4b43      	ldr	r3, [pc, #268]	; (80012d8 <fsm_auto_run+0x278>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	4a43      	ldr	r2, [pc, #268]	; (80012dc <fsm_auto_run+0x27c>)
 80011ce:	6053      	str	r3, [r2, #4]
			}
			break;
 80011d0:	e005      	b.n	80011de <fsm_auto_run+0x17e>
		default:
			break;
 80011d2:	bf00      	nop
 80011d4:	e004      	b.n	80011e0 <fsm_auto_run+0x180>
			break;
 80011d6:	bf00      	nop
 80011d8:	e002      	b.n	80011e0 <fsm_auto_run+0x180>
			break;
 80011da:	bf00      	nop
 80011dc:	e000      	b.n	80011e0 <fsm_auto_run+0x180>
			break;
 80011de:	bf00      	nop
	}
	// red green yellow 2
	switch(status2){
 80011e0:	4b3f      	ldr	r3, [pc, #252]	; (80012e0 <fsm_auto_run+0x280>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	3b05      	subs	r3, #5
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	f200 80ce 	bhi.w	8001388 <fsm_auto_run+0x328>
 80011ec:	a201      	add	r2, pc, #4	; (adr r2, 80011f4 <fsm_auto_run+0x194>)
 80011ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f2:	bf00      	nop
 80011f4:	08001205 	.word	0x08001205
 80011f8:	08001271 	.word	0x08001271
 80011fc:	080012f5 	.word	0x080012f5
 8001200:	0800133f 	.word	0x0800133f
		case INIT2:
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port,Led_Red2_Pin, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	2180      	movs	r1, #128	; 0x80
 8001208:	482d      	ldr	r0, [pc, #180]	; (80012c0 <fsm_auto_run+0x260>)
 800120a:	f000 fe9c 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green2_GPIO_Port,Led_Green2_Pin, 1);
 800120e:	2201      	movs	r2, #1
 8001210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001214:	482a      	ldr	r0, [pc, #168]	; (80012c0 <fsm_auto_run+0x260>)
 8001216:	f000 fe96 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port,Led_Yellow2_Pin, 1);
 800121a:	2201      	movs	r2, #1
 800121c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001220:	4827      	ldr	r0, [pc, #156]	; (80012c0 <fsm_auto_run+0x260>)
 8001222:	f000 fe90 	bl	8001f46 <HAL_GPIO_WritePin>
			status2 = GREEN2;
 8001226:	4b2e      	ldr	r3, [pc, #184]	; (80012e0 <fsm_auto_run+0x280>)
 8001228:	2207      	movs	r2, #7
 800122a:	601a      	str	r2, [r3, #0]
			setTimer2(green_time*1000);
 800122c:	4b2d      	ldr	r3, [pc, #180]	; (80012e4 <fsm_auto_run+0x284>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001234:	fb02 f303 	mul.w	r3, r2, r3
 8001238:	4618      	mov	r0, r3
 800123a:	f000 fa15 	bl	8001668 <setTimer2>
			count_red2[0] = led_buffer_red[0];
 800123e:	4b22      	ldr	r3, [pc, #136]	; (80012c8 <fsm_auto_run+0x268>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a29      	ldr	r2, [pc, #164]	; (80012e8 <fsm_auto_run+0x288>)
 8001244:	6013      	str	r3, [r2, #0]
			count_red2[1] = led_buffer_red[1];
 8001246:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <fsm_auto_run+0x268>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	4a27      	ldr	r2, [pc, #156]	; (80012e8 <fsm_auto_run+0x288>)
 800124c:	6053      	str	r3, [r2, #4]
			count_green2[0] = led_buffer_green[0];
 800124e:	4b20      	ldr	r3, [pc, #128]	; (80012d0 <fsm_auto_run+0x270>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a26      	ldr	r2, [pc, #152]	; (80012ec <fsm_auto_run+0x28c>)
 8001254:	6013      	str	r3, [r2, #0]
			count_green2[1] = led_buffer_green[1];
 8001256:	4b1e      	ldr	r3, [pc, #120]	; (80012d0 <fsm_auto_run+0x270>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	4a24      	ldr	r2, [pc, #144]	; (80012ec <fsm_auto_run+0x28c>)
 800125c:	6053      	str	r3, [r2, #4]
			count_yellow2[0] = led_buffer_yellow[0];
 800125e:	4b1e      	ldr	r3, [pc, #120]	; (80012d8 <fsm_auto_run+0x278>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a23      	ldr	r2, [pc, #140]	; (80012f0 <fsm_auto_run+0x290>)
 8001264:	6013      	str	r3, [r2, #0]
			count_yellow2[1] = led_buffer_yellow[1];
 8001266:	4b1c      	ldr	r3, [pc, #112]	; (80012d8 <fsm_auto_run+0x278>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	4a21      	ldr	r2, [pc, #132]	; (80012f0 <fsm_auto_run+0x290>)
 800126c:	6053      	str	r3, [r2, #4]
			break;
 800126e:	e092      	b.n	8001396 <fsm_auto_run+0x336>
		case RED2:
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port,Led_Red2_Pin, 0);
 8001270:	2200      	movs	r2, #0
 8001272:	2180      	movs	r1, #128	; 0x80
 8001274:	4812      	ldr	r0, [pc, #72]	; (80012c0 <fsm_auto_run+0x260>)
 8001276:	f000 fe66 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green2_GPIO_Port,Led_Green2_Pin, 1);
 800127a:	2201      	movs	r2, #1
 800127c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001280:	480f      	ldr	r0, [pc, #60]	; (80012c0 <fsm_auto_run+0x260>)
 8001282:	f000 fe60 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port,Led_Yellow2_Pin, 1);
 8001286:	2201      	movs	r2, #1
 8001288:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800128c:	480c      	ldr	r0, [pc, #48]	; (80012c0 <fsm_auto_run+0x260>)
 800128e:	f000 fe5a 	bl	8001f46 <HAL_GPIO_WritePin>
			//if(timer2_flag == 1){
				//setTimer2(green_time * 1000);
				//status2 = GREEN2;
			//}
			if (count_red2[0] == 0 && count_red2[1] == 0) {
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <fsm_auto_run+0x288>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d178      	bne.n	800138c <fsm_auto_run+0x32c>
 800129a:	4b13      	ldr	r3, [pc, #76]	; (80012e8 <fsm_auto_run+0x288>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d174      	bne.n	800138c <fsm_auto_run+0x32c>
				status2 = GREEN2;
 80012a2:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <fsm_auto_run+0x280>)
 80012a4:	2207      	movs	r2, #7
 80012a6:	601a      	str	r2, [r3, #0]
				count_red2[0] = led_buffer_red[0];
 80012a8:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <fsm_auto_run+0x268>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a0e      	ldr	r2, [pc, #56]	; (80012e8 <fsm_auto_run+0x288>)
 80012ae:	6013      	str	r3, [r2, #0]
				count_red2[1] = led_buffer_red[1];
 80012b0:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <fsm_auto_run+0x268>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	4a0c      	ldr	r2, [pc, #48]	; (80012e8 <fsm_auto_run+0x288>)
 80012b6:	6053      	str	r3, [r2, #4]
			}
			break;
 80012b8:	e068      	b.n	800138c <fsm_auto_run+0x32c>
 80012ba:	bf00      	nop
 80012bc:	200002f4 	.word	0x200002f4
 80012c0:	40010c00 	.word	0x40010c00
 80012c4:	20000264 	.word	0x20000264
 80012c8:	20000274 	.word	0x20000274
 80012cc:	200002c0 	.word	0x200002c0
 80012d0:	2000027c 	.word	0x2000027c
 80012d4:	200002d0 	.word	0x200002d0
 80012d8:	20000284 	.word	0x20000284
 80012dc:	200002c8 	.word	0x200002c8
 80012e0:	200002f8 	.word	0x200002f8
 80012e4:	20000268 	.word	0x20000268
 80012e8:	200002d8 	.word	0x200002d8
 80012ec:	200002e8 	.word	0x200002e8
 80012f0:	200002e0 	.word	0x200002e0
		case GREEN2:
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port,Led_Red2_Pin, 1);
 80012f4:	2201      	movs	r2, #1
 80012f6:	2180      	movs	r1, #128	; 0x80
 80012f8:	4833      	ldr	r0, [pc, #204]	; (80013c8 <fsm_auto_run+0x368>)
 80012fa:	f000 fe24 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green2_GPIO_Port,Led_Green2_Pin, 0);
 80012fe:	2200      	movs	r2, #0
 8001300:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001304:	4830      	ldr	r0, [pc, #192]	; (80013c8 <fsm_auto_run+0x368>)
 8001306:	f000 fe1e 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port,Led_Yellow2_Pin, 1);
 800130a:	2201      	movs	r2, #1
 800130c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001310:	482d      	ldr	r0, [pc, #180]	; (80013c8 <fsm_auto_run+0x368>)
 8001312:	f000 fe18 	bl	8001f46 <HAL_GPIO_WritePin>
			//if(timer2_flag == 1){
				//setTimer2(yellow_time * 1000);
				//status2 = YELLOW2;
			//}
			if (count_green2[0] == 0 && count_green2[1] == 0) {
 8001316:	4b2d      	ldr	r3, [pc, #180]	; (80013cc <fsm_auto_run+0x36c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d138      	bne.n	8001390 <fsm_auto_run+0x330>
 800131e:	4b2b      	ldr	r3, [pc, #172]	; (80013cc <fsm_auto_run+0x36c>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d134      	bne.n	8001390 <fsm_auto_run+0x330>
				status2 = YELLOW2;
 8001326:	4b2a      	ldr	r3, [pc, #168]	; (80013d0 <fsm_auto_run+0x370>)
 8001328:	2208      	movs	r2, #8
 800132a:	601a      	str	r2, [r3, #0]
				count_green2[0] = led_buffer_green[0];
 800132c:	4b29      	ldr	r3, [pc, #164]	; (80013d4 <fsm_auto_run+0x374>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a26      	ldr	r2, [pc, #152]	; (80013cc <fsm_auto_run+0x36c>)
 8001332:	6013      	str	r3, [r2, #0]
				count_green2[1] = led_buffer_green[1];
 8001334:	4b27      	ldr	r3, [pc, #156]	; (80013d4 <fsm_auto_run+0x374>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	4a24      	ldr	r2, [pc, #144]	; (80013cc <fsm_auto_run+0x36c>)
 800133a:	6053      	str	r3, [r2, #4]
			}
			break;
 800133c:	e028      	b.n	8001390 <fsm_auto_run+0x330>
		case YELLOW2:
			HAL_GPIO_WritePin(Led_Red2_GPIO_Port,Led_Red2_Pin, 1);
 800133e:	2201      	movs	r2, #1
 8001340:	2180      	movs	r1, #128	; 0x80
 8001342:	4821      	ldr	r0, [pc, #132]	; (80013c8 <fsm_auto_run+0x368>)
 8001344:	f000 fdff 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Green2_GPIO_Port,Led_Green2_Pin, 1);
 8001348:	2201      	movs	r2, #1
 800134a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800134e:	481e      	ldr	r0, [pc, #120]	; (80013c8 <fsm_auto_run+0x368>)
 8001350:	f000 fdf9 	bl	8001f46 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Led_Yellow2_GPIO_Port,Led_Yellow2_Pin, 0);
 8001354:	2200      	movs	r2, #0
 8001356:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800135a:	481b      	ldr	r0, [pc, #108]	; (80013c8 <fsm_auto_run+0x368>)
 800135c:	f000 fdf3 	bl	8001f46 <HAL_GPIO_WritePin>
			//if(timer2_flag == 1){
				//setTimer2(red_time * 1000);
				//status2 = RED2;
			//}
			if (count_yellow2[0] == 0 && count_yellow2[1] == 0) {
 8001360:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <fsm_auto_run+0x378>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d115      	bne.n	8001394 <fsm_auto_run+0x334>
 8001368:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <fsm_auto_run+0x378>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d111      	bne.n	8001394 <fsm_auto_run+0x334>
				status2 = RED2;
 8001370:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <fsm_auto_run+0x370>)
 8001372:	2206      	movs	r2, #6
 8001374:	601a      	str	r2, [r3, #0]
				count_yellow2[0] = led_buffer_yellow[0];
 8001376:	4b19      	ldr	r3, [pc, #100]	; (80013dc <fsm_auto_run+0x37c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a17      	ldr	r2, [pc, #92]	; (80013d8 <fsm_auto_run+0x378>)
 800137c:	6013      	str	r3, [r2, #0]
				count_yellow2[1] = led_buffer_yellow[1];
 800137e:	4b17      	ldr	r3, [pc, #92]	; (80013dc <fsm_auto_run+0x37c>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	4a15      	ldr	r2, [pc, #84]	; (80013d8 <fsm_auto_run+0x378>)
 8001384:	6053      	str	r3, [r2, #4]
			}
			break;
 8001386:	e005      	b.n	8001394 <fsm_auto_run+0x334>
		default:
			break;
 8001388:	bf00      	nop
 800138a:	e004      	b.n	8001396 <fsm_auto_run+0x336>
			break;
 800138c:	bf00      	nop
 800138e:	e002      	b.n	8001396 <fsm_auto_run+0x336>
			break;
 8001390:	bf00      	nop
 8001392:	e000      	b.n	8001396 <fsm_auto_run+0x336>
			break;
 8001394:	bf00      	nop
	}
	checkEN();
 8001396:	f7ff fd0b 	bl	8000db0 <checkEN>
	if(timer4_flag == 1){
 800139a:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <fsm_auto_run+0x380>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d110      	bne.n	80013c4 <fsm_auto_run+0x364>
		EN++;
 80013a2:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <fsm_auto_run+0x384>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	3301      	adds	r3, #1
 80013a8:	4a0e      	ldr	r2, [pc, #56]	; (80013e4 <fsm_auto_run+0x384>)
 80013aa:	6013      	str	r3, [r2, #0]
		if(EN > 3){
 80013ac:	4b0d      	ldr	r3, [pc, #52]	; (80013e4 <fsm_auto_run+0x384>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b03      	cmp	r3, #3
 80013b2:	dd04      	ble.n	80013be <fsm_auto_run+0x35e>
			EN = 0;
 80013b4:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <fsm_auto_run+0x384>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
			decreaseAfter1s();
 80013ba:	f7ff fc53 	bl	8000c64 <decreaseAfter1s>
		}
		setTimer4(250);
 80013be:	20fa      	movs	r0, #250	; 0xfa
 80013c0:	f000 f97a 	bl	80016b8 <setTimer4>
	}
}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40010c00 	.word	0x40010c00
 80013cc:	200002e8 	.word	0x200002e8
 80013d0:	200002f8 	.word	0x200002f8
 80013d4:	2000027c 	.word	0x2000027c
 80013d8:	200002e0 	.word	0x200002e0
 80013dc:	20000284 	.word	0x20000284
 80013e0:	2000030c 	.word	0x2000030c
 80013e4:	200002fc 	.word	0x200002fc

080013e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ec:	f000 faaa 	bl	8001944 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f0:	f000 f828 	bl	8001444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f4:	f000 f8ae 	bl	8001554 <MX_GPIO_Init>
  MX_TIM2_Init();
 80013f8:	f000 f860 	bl	80014bc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 80013fc:	480c      	ldr	r0, [pc, #48]	; (8001430 <main+0x48>)
 80013fe:	f001 fa0b 	bl	8002818 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  mode = INIT;
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <main+0x4c>)
 8001404:	220a      	movs	r2, #10
 8001406:	601a      	str	r2, [r3, #0]
  status1 = INIT1;
 8001408:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <main+0x50>)
 800140a:	2201      	movs	r2, #1
 800140c:	601a      	str	r2, [r3, #0]
  status2 = INIT2;
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <main+0x54>)
 8001410:	2205      	movs	r2, #5
 8001412:	601a      	str	r2, [r3, #0]
  setTimer3(2000);
 8001414:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001418:	f000 f93a 	bl	8001690 <setTimer3>
  setTimer4(250);
 800141c:	20fa      	movs	r0, #250	; 0xfa
 800141e:	f000 f94b 	bl	80016b8 <setTimer4>
  EN = 0;
 8001422:	4b07      	ldr	r3, [pc, #28]	; (8001440 <main+0x58>)
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //fsm_auto_run();
	  checkMode();
 8001428:	f7ff f938 	bl	800069c <checkMode>
 800142c:	e7fc      	b.n	8001428 <main+0x40>
 800142e:	bf00      	nop
 8001430:	20000328 	.word	0x20000328
 8001434:	20000270 	.word	0x20000270
 8001438:	200002f4 	.word	0x200002f4
 800143c:	200002f8 	.word	0x200002f8
 8001440:	200002fc 	.word	0x200002fc

08001444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b090      	sub	sp, #64	; 0x40
 8001448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144a:	f107 0318 	add.w	r3, r7, #24
 800144e:	2228      	movs	r2, #40	; 0x28
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f001 fd98 	bl	8002f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001458:	1d3b      	adds	r3, r7, #4
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
 8001464:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001466:	2302      	movs	r3, #2
 8001468:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800146a:	2301      	movs	r3, #1
 800146c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800146e:	2310      	movs	r3, #16
 8001470:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001472:	2300      	movs	r3, #0
 8001474:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001476:	f107 0318 	add.w	r3, r7, #24
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fd94 	bl	8001fa8 <HAL_RCC_OscConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001486:	f000 f8d5 	bl	8001634 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800148a:	230f      	movs	r3, #15
 800148c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800148e:	2300      	movs	r3, #0
 8001490:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f001 f800 	bl	80024a8 <HAL_RCC_ClockConfig>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80014ae:	f000 f8c1 	bl	8001634 <Error_Handler>
  }
}
 80014b2:	bf00      	nop
 80014b4:	3740      	adds	r7, #64	; 0x40
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0308 	add.w	r3, r7, #8
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	463b      	mov	r3, r7
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014d8:	4b1d      	ldr	r3, [pc, #116]	; (8001550 <MX_TIM2_Init+0x94>)
 80014da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	; (8001550 <MX_TIM2_Init+0x94>)
 80014e2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80014e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e8:	4b19      	ldr	r3, [pc, #100]	; (8001550 <MX_TIM2_Init+0x94>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9 ;
 80014ee:	4b18      	ldr	r3, [pc, #96]	; (8001550 <MX_TIM2_Init+0x94>)
 80014f0:	2209      	movs	r2, #9
 80014f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f4:	4b16      	ldr	r3, [pc, #88]	; (8001550 <MX_TIM2_Init+0x94>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fa:	4b15      	ldr	r3, [pc, #84]	; (8001550 <MX_TIM2_Init+0x94>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001500:	4813      	ldr	r0, [pc, #76]	; (8001550 <MX_TIM2_Init+0x94>)
 8001502:	f001 f939 	bl	8002778 <HAL_TIM_Base_Init>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800150c:	f000 f892 	bl	8001634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001510:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001514:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001516:	f107 0308 	add.w	r3, r7, #8
 800151a:	4619      	mov	r1, r3
 800151c:	480c      	ldr	r0, [pc, #48]	; (8001550 <MX_TIM2_Init+0x94>)
 800151e:	f001 facf 	bl	8002ac0 <HAL_TIM_ConfigClockSource>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001528:	f000 f884 	bl	8001634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152c:	2300      	movs	r3, #0
 800152e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	4619      	mov	r1, r3
 8001538:	4805      	ldr	r0, [pc, #20]	; (8001550 <MX_TIM2_Init+0x94>)
 800153a:	f001 fc97 	bl	8002e6c <HAL_TIMEx_MasterConfigSynchronization>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001544:	f000 f876 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001548:	bf00      	nop
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000328 	.word	0x20000328

08001554 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001568:	4b29      	ldr	r3, [pc, #164]	; (8001610 <MX_GPIO_Init+0xbc>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	4a28      	ldr	r2, [pc, #160]	; (8001610 <MX_GPIO_Init+0xbc>)
 800156e:	f043 0304 	orr.w	r3, r3, #4
 8001572:	6193      	str	r3, [r2, #24]
 8001574:	4b26      	ldr	r3, [pc, #152]	; (8001610 <MX_GPIO_Init+0xbc>)
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	f003 0304 	and.w	r3, r3, #4
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001580:	4b23      	ldr	r3, [pc, #140]	; (8001610 <MX_GPIO_Init+0xbc>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	4a22      	ldr	r2, [pc, #136]	; (8001610 <MX_GPIO_Init+0xbc>)
 8001586:	f043 0308 	orr.w	r3, r3, #8
 800158a:	6193      	str	r3, [r2, #24]
 800158c:	4b20      	ldr	r3, [pc, #128]	; (8001610 <MX_GPIO_Init+0xbc>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	f003 0308 	and.w	r3, r3, #8
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8001598:	2200      	movs	r2, #0
 800159a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800159e:	481d      	ldr	r0, [pc, #116]	; (8001614 <MX_GPIO_Init+0xc0>)
 80015a0:	f000 fcd1 	bl	8001f46 <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG7_Pin
                          |SEG8_Pin|SEG9_Pin|SEG10_Pin|SEG11_Pin
                          |SEG12_Pin|SEG13_Pin|EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN2_Pin|EN3_Pin|Led_Yellow1_Pin
 80015a4:	2200      	movs	r2, #0
 80015a6:	f641 71ff 	movw	r1, #8191	; 0x1fff
 80015aa:	481b      	ldr	r0, [pc, #108]	; (8001618 <MX_GPIO_Init+0xc4>)
 80015ac:	f000 fccb 	bl	8001f46 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin SEG7_Pin
                           SEG8_Pin SEG9_Pin SEG10_Pin SEG11_Pin
                           SEG12_Pin SEG13_Pin EN1_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80015b0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80015b4:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG7_Pin
                          |SEG8_Pin|SEG9_Pin|SEG10_Pin|SEG11_Pin
                          |SEG12_Pin|SEG13_Pin|EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b6:	2301      	movs	r3, #1
 80015b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015be:	2302      	movs	r3, #2
 80015c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c2:	f107 0308 	add.w	r3, r7, #8
 80015c6:	4619      	mov	r1, r3
 80015c8:	4812      	ldr	r0, [pc, #72]	; (8001614 <MX_GPIO_Init+0xc0>)
 80015ca:	f000 fb2b 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN2_Pin EN3_Pin Led_Yellow1_Pin
                           Led_Yellow2_Pin EN7_Pin EN4_Pin EN5_Pin
                           EN6_Pin Led_Red1_Pin Led_Red2_Pin Led_Green1_Pin
                           Led_Green2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN2_Pin|EN3_Pin|Led_Yellow1_Pin
 80015ce:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80015d2:	60bb      	str	r3, [r7, #8]
                          |Led_Yellow2_Pin|EN7_Pin|EN4_Pin|EN5_Pin
                          |EN6_Pin|Led_Red1_Pin|Led_Red2_Pin|Led_Green1_Pin
                          |Led_Green2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2302      	movs	r3, #2
 80015de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e0:	f107 0308 	add.w	r3, r7, #8
 80015e4:	4619      	mov	r1, r3
 80015e6:	480c      	ldr	r0, [pc, #48]	; (8001618 <MX_GPIO_Init+0xc4>)
 80015e8:	f000 fb1c 	bl	8001c24 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 80015ec:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80015f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f6:	2301      	movs	r3, #1
 80015f8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fa:	f107 0308 	add.w	r3, r7, #8
 80015fe:	4619      	mov	r1, r3
 8001600:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_GPIO_Init+0xc4>)
 8001602:	f000 fb0f 	bl	8001c24 <HAL_GPIO_Init>

}
 8001606:	bf00      	nop
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40021000 	.word	0x40021000
 8001614:	40010800 	.word	0x40010800
 8001618:	40010c00 	.word	0x40010c00

0800161c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef * htim ){
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	 timerRun();
 8001624:	f000 f870 	bl	8001708 <timerRun>
	 getKeyInput();
 8001628:	f7fe fdea 	bl	8000200 <getKeyInput>
}
 800162c:	bf00      	nop
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001638:	b672      	cpsid	i
}
 800163a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800163c:	e7fe      	b.n	800163c <Error_Handler+0x8>
	...

08001640 <setTimer1>:
int timer3_counter = 0;
int timer4_counter = 0;
int timer5_counter = 0;

// SET TIMER 1
void setTimer1(int duration){
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8001648:	4a05      	ldr	r2, [pc, #20]	; (8001660 <setTimer1+0x20>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6013      	str	r3, [r2, #0]
	timer1_flag  = 0;
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <setTimer1+0x24>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	bc80      	pop	{r7}
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	20000314 	.word	0x20000314
 8001664:	20000300 	.word	0x20000300

08001668 <setTimer2>:

// SET TIMER 2
void setTimer2(int duration){
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 8001670:	4a05      	ldr	r2, [pc, #20]	; (8001688 <setTimer2+0x20>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6013      	str	r3, [r2, #0]
	timer2_flag  = 0;
 8001676:	4b05      	ldr	r3, [pc, #20]	; (800168c <setTimer2+0x24>)
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]

}// SET TIMER 3
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	20000318 	.word	0x20000318
 800168c:	20000304 	.word	0x20000304

08001690 <setTimer3>:
void setTimer3(int duration){
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8001698:	4a05      	ldr	r2, [pc, #20]	; (80016b0 <setTimer3+0x20>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6013      	str	r3, [r2, #0]
	timer3_flag  = 0;
 800169e:	4b05      	ldr	r3, [pc, #20]	; (80016b4 <setTimer3+0x24>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]

}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	2000031c 	.word	0x2000031c
 80016b4:	20000308 	.word	0x20000308

080016b8 <setTimer4>:
// SET TIMER 4
void setTimer4(int duration){
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	timer4_counter = duration;
 80016c0:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <setTimer4+0x20>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6013      	str	r3, [r2, #0]
	timer4_flag  = 0;
 80016c6:	4b05      	ldr	r3, [pc, #20]	; (80016dc <setTimer4+0x24>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	20000320 	.word	0x20000320
 80016dc:	2000030c 	.word	0x2000030c

080016e0 <setTimer5>:

// SET TIMER 5
void setTimer5(int duration){
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	timer5_counter = duration;
 80016e8:	4a05      	ldr	r2, [pc, #20]	; (8001700 <setTimer5+0x20>)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6013      	str	r3, [r2, #0]
	timer5_flag  = 0;
 80016ee:	4b05      	ldr	r3, [pc, #20]	; (8001704 <setTimer5+0x24>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	20000324 	.word	0x20000324
 8001704:	20000310 	.word	0x20000310

08001708 <timerRun>:

void timerRun(){
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
	// Timer 1
	if(timer1_counter>0){
 800170c:	4b29      	ldr	r3, [pc, #164]	; (80017b4 <timerRun+0xac>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	dd0b      	ble.n	800172c <timerRun+0x24>
		timer1_counter --;
 8001714:	4b27      	ldr	r3, [pc, #156]	; (80017b4 <timerRun+0xac>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	3b01      	subs	r3, #1
 800171a:	4a26      	ldr	r2, [pc, #152]	; (80017b4 <timerRun+0xac>)
 800171c:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0){
 800171e:	4b25      	ldr	r3, [pc, #148]	; (80017b4 <timerRun+0xac>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	dc02      	bgt.n	800172c <timerRun+0x24>
			timer1_flag = 1;
 8001726:	4b24      	ldr	r3, [pc, #144]	; (80017b8 <timerRun+0xb0>)
 8001728:	2201      	movs	r2, #1
 800172a:	601a      	str	r2, [r3, #0]
		}
	}

	// Timer 2
	if(timer2_counter>0){
 800172c:	4b23      	ldr	r3, [pc, #140]	; (80017bc <timerRun+0xb4>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	dd0b      	ble.n	800174c <timerRun+0x44>
			timer2_counter --;
 8001734:	4b21      	ldr	r3, [pc, #132]	; (80017bc <timerRun+0xb4>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3b01      	subs	r3, #1
 800173a:	4a20      	ldr	r2, [pc, #128]	; (80017bc <timerRun+0xb4>)
 800173c:	6013      	str	r3, [r2, #0]
			if(timer2_counter<= 0){
 800173e:	4b1f      	ldr	r3, [pc, #124]	; (80017bc <timerRun+0xb4>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	dc02      	bgt.n	800174c <timerRun+0x44>
				timer2_flag = 1;
 8001746:	4b1e      	ldr	r3, [pc, #120]	; (80017c0 <timerRun+0xb8>)
 8001748:	2201      	movs	r2, #1
 800174a:	601a      	str	r2, [r3, #0]
			}
		}

	// Timer 3
		if(timer3_counter>0){
 800174c:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <timerRun+0xbc>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	dd0b      	ble.n	800176c <timerRun+0x64>
				timer3_counter --;
 8001754:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <timerRun+0xbc>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3b01      	subs	r3, #1
 800175a:	4a1a      	ldr	r2, [pc, #104]	; (80017c4 <timerRun+0xbc>)
 800175c:	6013      	str	r3, [r2, #0]
				if(timer3_counter<= 0){
 800175e:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <timerRun+0xbc>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	dc02      	bgt.n	800176c <timerRun+0x64>
					timer3_flag = 1;
 8001766:	4b18      	ldr	r3, [pc, #96]	; (80017c8 <timerRun+0xc0>)
 8001768:	2201      	movs	r2, #1
 800176a:	601a      	str	r2, [r3, #0]
				}
			}

	// Timer 4
		if(timer4_counter>0){
 800176c:	4b17      	ldr	r3, [pc, #92]	; (80017cc <timerRun+0xc4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	dd0b      	ble.n	800178c <timerRun+0x84>
				timer4_counter --;
 8001774:	4b15      	ldr	r3, [pc, #84]	; (80017cc <timerRun+0xc4>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	3b01      	subs	r3, #1
 800177a:	4a14      	ldr	r2, [pc, #80]	; (80017cc <timerRun+0xc4>)
 800177c:	6013      	str	r3, [r2, #0]
				if(timer4_counter<= 0){
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <timerRun+0xc4>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	dc02      	bgt.n	800178c <timerRun+0x84>
					timer4_flag = 1;
 8001786:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <timerRun+0xc8>)
 8001788:	2201      	movs	r2, #1
 800178a:	601a      	str	r2, [r3, #0]
				}
			}

	// Timer 5
			if(timer5_counter>0){
 800178c:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <timerRun+0xcc>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	dd0b      	ble.n	80017ac <timerRun+0xa4>
					timer5_counter --;
 8001794:	4b0f      	ldr	r3, [pc, #60]	; (80017d4 <timerRun+0xcc>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	3b01      	subs	r3, #1
 800179a:	4a0e      	ldr	r2, [pc, #56]	; (80017d4 <timerRun+0xcc>)
 800179c:	6013      	str	r3, [r2, #0]
					if(timer5_counter<= 0){
 800179e:	4b0d      	ldr	r3, [pc, #52]	; (80017d4 <timerRun+0xcc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	dc02      	bgt.n	80017ac <timerRun+0xa4>
						timer5_flag = 1;
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <timerRun+0xd0>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	601a      	str	r2, [r3, #0]
					}
				}

}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	20000314 	.word	0x20000314
 80017b8:	20000300 	.word	0x20000300
 80017bc:	20000318 	.word	0x20000318
 80017c0:	20000304 	.word	0x20000304
 80017c4:	2000031c 	.word	0x2000031c
 80017c8:	20000308 	.word	0x20000308
 80017cc:	20000320 	.word	0x20000320
 80017d0:	2000030c 	.word	0x2000030c
 80017d4:	20000324 	.word	0x20000324
 80017d8:	20000310 	.word	0x20000310

080017dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <HAL_MspInit+0x5c>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	4a14      	ldr	r2, [pc, #80]	; (8001838 <HAL_MspInit+0x5c>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6193      	str	r3, [r2, #24]
 80017ee:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_MspInit+0x5c>)
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	4b0f      	ldr	r3, [pc, #60]	; (8001838 <HAL_MspInit+0x5c>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	4a0e      	ldr	r2, [pc, #56]	; (8001838 <HAL_MspInit+0x5c>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001804:	61d3      	str	r3, [r2, #28]
 8001806:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <HAL_MspInit+0x5c>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001812:	4b0a      	ldr	r3, [pc, #40]	; (800183c <HAL_MspInit+0x60>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	4a04      	ldr	r2, [pc, #16]	; (800183c <HAL_MspInit+0x60>)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr
 8001838:	40021000 	.word	0x40021000
 800183c:	40010000 	.word	0x40010000

08001840 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001850:	d113      	bne.n	800187a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001852:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <HAL_TIM_Base_MspInit+0x44>)
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	4a0b      	ldr	r2, [pc, #44]	; (8001884 <HAL_TIM_Base_MspInit+0x44>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	61d3      	str	r3, [r2, #28]
 800185e:	4b09      	ldr	r3, [pc, #36]	; (8001884 <HAL_TIM_Base_MspInit+0x44>)
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800186a:	2200      	movs	r2, #0
 800186c:	2100      	movs	r1, #0
 800186e:	201c      	movs	r0, #28
 8001870:	f000 f9a1 	bl	8001bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001874:	201c      	movs	r0, #28
 8001876:	f000 f9ba 	bl	8001bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800187a:	bf00      	nop
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40021000 	.word	0x40021000

08001888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800188c:	e7fe      	b.n	800188c <NMI_Handler+0x4>

0800188e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001892:	e7fe      	b.n	8001892 <HardFault_Handler+0x4>

08001894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <MemManage_Handler+0x4>

0800189a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800189a:	b480      	push	{r7}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800189e:	e7fe      	b.n	800189e <BusFault_Handler+0x4>

080018a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <UsageFault_Handler+0x4>

080018a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018a6:	b480      	push	{r7}
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr

080018be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bc80      	pop	{r7}
 80018c8:	4770      	bx	lr

080018ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ce:	f000 f87f 	bl	80019d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018dc:	4802      	ldr	r0, [pc, #8]	; (80018e8 <TIM2_IRQHandler+0x10>)
 80018de:	f000 ffe7 	bl	80028b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000328 	.word	0x20000328

080018ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018f8:	480c      	ldr	r0, [pc, #48]	; (800192c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018fa:	490d      	ldr	r1, [pc, #52]	; (8001930 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018fc:	4a0d      	ldr	r2, [pc, #52]	; (8001934 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001900:	e002      	b.n	8001908 <LoopCopyDataInit>

08001902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001906:	3304      	adds	r3, #4

08001908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800190c:	d3f9      	bcc.n	8001902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190e:	4a0a      	ldr	r2, [pc, #40]	; (8001938 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001910:	4c0a      	ldr	r4, [pc, #40]	; (800193c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001914:	e001      	b.n	800191a <LoopFillZerobss>

08001916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001918:	3204      	adds	r2, #4

0800191a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800191c:	d3fb      	bcc.n	8001916 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800191e:	f7ff ffe5 	bl	80018ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001922:	f001 fb0d 	bl	8002f40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001926:	f7ff fd5f 	bl	80013e8 <main>
  bx lr
 800192a:	4770      	bx	lr
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	20000298 	.word	0x20000298
  ldr r2, =_sidata
 8001934:	08002fd8 	.word	0x08002fd8
  ldr r2, =_sbss
 8001938:	20000298 	.word	0x20000298
  ldr r4, =_ebss
 800193c:	20000374 	.word	0x20000374

08001940 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC1_2_IRQHandler>
	...

08001944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <HAL_Init+0x28>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a07      	ldr	r2, [pc, #28]	; (800196c <HAL_Init+0x28>)
 800194e:	f043 0310 	orr.w	r3, r3, #16
 8001952:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001954:	2003      	movs	r0, #3
 8001956:	f000 f923 	bl	8001ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800195a:	200f      	movs	r0, #15
 800195c:	f000 f808 	bl	8001970 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001960:	f7ff ff3c 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40022000 	.word	0x40022000

08001970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001978:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <HAL_InitTick+0x54>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <HAL_InitTick+0x58>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4619      	mov	r1, r3
 8001982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001986:	fbb3 f3f1 	udiv	r3, r3, r1
 800198a:	fbb2 f3f3 	udiv	r3, r2, r3
 800198e:	4618      	mov	r0, r3
 8001990:	f000 f93b 	bl	8001c0a <HAL_SYSTICK_Config>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e00e      	b.n	80019bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b0f      	cmp	r3, #15
 80019a2:	d80a      	bhi.n	80019ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a4:	2200      	movs	r2, #0
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ac:	f000 f903 	bl	8001bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019b0:	4a06      	ldr	r2, [pc, #24]	; (80019cc <HAL_InitTick+0x5c>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019b6:	2300      	movs	r3, #0
 80019b8:	e000      	b.n	80019bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	2000028c 	.word	0x2000028c
 80019c8:	20000294 	.word	0x20000294
 80019cc:	20000290 	.word	0x20000290

080019d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <HAL_IncTick+0x1c>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <HAL_IncTick+0x20>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	4a03      	ldr	r2, [pc, #12]	; (80019f0 <HAL_IncTick+0x20>)
 80019e2:	6013      	str	r3, [r2, #0]
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr
 80019ec:	20000294 	.word	0x20000294
 80019f0:	20000370 	.word	0x20000370

080019f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return uwTick;
 80019f8:	4b02      	ldr	r3, [pc, #8]	; (8001a04 <HAL_GetTick+0x10>)
 80019fa:	681b      	ldr	r3, [r3, #0]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	20000370 	.word	0x20000370

08001a08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a18:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <__NVIC_SetPriorityGrouping+0x44>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a1e:	68ba      	ldr	r2, [r7, #8]
 8001a20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a24:	4013      	ands	r3, r2
 8001a26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a3a:	4a04      	ldr	r2, [pc, #16]	; (8001a4c <__NVIC_SetPriorityGrouping+0x44>)
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	60d3      	str	r3, [r2, #12]
}
 8001a40:	bf00      	nop
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	e000ed00 	.word	0xe000ed00

08001a50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a54:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <__NVIC_GetPriorityGrouping+0x18>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	0a1b      	lsrs	r3, r3, #8
 8001a5a:	f003 0307 	and.w	r3, r3, #7
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	db0b      	blt.n	8001a96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	f003 021f 	and.w	r2, r3, #31
 8001a84:	4906      	ldr	r1, [pc, #24]	; (8001aa0 <__NVIC_EnableIRQ+0x34>)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	095b      	lsrs	r3, r3, #5
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	e000e100 	.word	0xe000e100

08001aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	6039      	str	r1, [r7, #0]
 8001aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	db0a      	blt.n	8001ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	490c      	ldr	r1, [pc, #48]	; (8001af0 <__NVIC_SetPriority+0x4c>)
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	0112      	lsls	r2, r2, #4
 8001ac4:	b2d2      	uxtb	r2, r2
 8001ac6:	440b      	add	r3, r1
 8001ac8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001acc:	e00a      	b.n	8001ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	4908      	ldr	r1, [pc, #32]	; (8001af4 <__NVIC_SetPriority+0x50>)
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	3b04      	subs	r3, #4
 8001adc:	0112      	lsls	r2, r2, #4
 8001ade:	b2d2      	uxtb	r2, r2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	761a      	strb	r2, [r3, #24]
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000e100 	.word	0xe000e100
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b089      	sub	sp, #36	; 0x24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f003 0307 	and.w	r3, r3, #7
 8001b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	f1c3 0307 	rsb	r3, r3, #7
 8001b12:	2b04      	cmp	r3, #4
 8001b14:	bf28      	it	cs
 8001b16:	2304      	movcs	r3, #4
 8001b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	2b06      	cmp	r3, #6
 8001b20:	d902      	bls.n	8001b28 <NVIC_EncodePriority+0x30>
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	3b03      	subs	r3, #3
 8001b26:	e000      	b.n	8001b2a <NVIC_EncodePriority+0x32>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43da      	mvns	r2, r3
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b40:	f04f 31ff 	mov.w	r1, #4294967295
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4a:	43d9      	mvns	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b50:	4313      	orrs	r3, r2
         );
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3724      	adds	r7, #36	; 0x24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	3b01      	subs	r3, #1
 8001b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b6c:	d301      	bcc.n	8001b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00f      	b.n	8001b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b72:	4a0a      	ldr	r2, [pc, #40]	; (8001b9c <SysTick_Config+0x40>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b7a:	210f      	movs	r1, #15
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f7ff ff90 	bl	8001aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <SysTick_Config+0x40>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b8a:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <SysTick_Config+0x40>)
 8001b8c:	2207      	movs	r2, #7
 8001b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	e000e010 	.word	0xe000e010

08001ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f7ff ff2d 	bl	8001a08 <__NVIC_SetPriorityGrouping>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b086      	sub	sp, #24
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
 8001bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc8:	f7ff ff42 	bl	8001a50 <__NVIC_GetPriorityGrouping>
 8001bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	6978      	ldr	r0, [r7, #20]
 8001bd4:	f7ff ff90 	bl	8001af8 <NVIC_EncodePriority>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff5f 	bl	8001aa4 <__NVIC_SetPriority>
}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff35 	bl	8001a6c <__NVIC_EnableIRQ>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ffa2 	bl	8001b5c <SysTick_Config>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b08b      	sub	sp, #44	; 0x2c
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c32:	2300      	movs	r3, #0
 8001c34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c36:	e148      	b.n	8001eca <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c38:	2201      	movs	r2, #1
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	69fa      	ldr	r2, [r7, #28]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	f040 8137 	bne.w	8001ec4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	4aa3      	ldr	r2, [pc, #652]	; (8001ee8 <HAL_GPIO_Init+0x2c4>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d05e      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c60:	4aa1      	ldr	r2, [pc, #644]	; (8001ee8 <HAL_GPIO_Init+0x2c4>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d875      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c66:	4aa1      	ldr	r2, [pc, #644]	; (8001eec <HAL_GPIO_Init+0x2c8>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d058      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c6c:	4a9f      	ldr	r2, [pc, #636]	; (8001eec <HAL_GPIO_Init+0x2c8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d86f      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c72:	4a9f      	ldr	r2, [pc, #636]	; (8001ef0 <HAL_GPIO_Init+0x2cc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d052      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c78:	4a9d      	ldr	r2, [pc, #628]	; (8001ef0 <HAL_GPIO_Init+0x2cc>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d869      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c7e:	4a9d      	ldr	r2, [pc, #628]	; (8001ef4 <HAL_GPIO_Init+0x2d0>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d04c      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c84:	4a9b      	ldr	r2, [pc, #620]	; (8001ef4 <HAL_GPIO_Init+0x2d0>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d863      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c8a:	4a9b      	ldr	r2, [pc, #620]	; (8001ef8 <HAL_GPIO_Init+0x2d4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d046      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
 8001c90:	4a99      	ldr	r2, [pc, #612]	; (8001ef8 <HAL_GPIO_Init+0x2d4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d85d      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c96:	2b12      	cmp	r3, #18
 8001c98:	d82a      	bhi.n	8001cf0 <HAL_GPIO_Init+0xcc>
 8001c9a:	2b12      	cmp	r3, #18
 8001c9c:	d859      	bhi.n	8001d52 <HAL_GPIO_Init+0x12e>
 8001c9e:	a201      	add	r2, pc, #4	; (adr r2, 8001ca4 <HAL_GPIO_Init+0x80>)
 8001ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca4:	08001d1f 	.word	0x08001d1f
 8001ca8:	08001cf9 	.word	0x08001cf9
 8001cac:	08001d0b 	.word	0x08001d0b
 8001cb0:	08001d4d 	.word	0x08001d4d
 8001cb4:	08001d53 	.word	0x08001d53
 8001cb8:	08001d53 	.word	0x08001d53
 8001cbc:	08001d53 	.word	0x08001d53
 8001cc0:	08001d53 	.word	0x08001d53
 8001cc4:	08001d53 	.word	0x08001d53
 8001cc8:	08001d53 	.word	0x08001d53
 8001ccc:	08001d53 	.word	0x08001d53
 8001cd0:	08001d53 	.word	0x08001d53
 8001cd4:	08001d53 	.word	0x08001d53
 8001cd8:	08001d53 	.word	0x08001d53
 8001cdc:	08001d53 	.word	0x08001d53
 8001ce0:	08001d53 	.word	0x08001d53
 8001ce4:	08001d53 	.word	0x08001d53
 8001ce8:	08001d01 	.word	0x08001d01
 8001cec:	08001d15 	.word	0x08001d15
 8001cf0:	4a82      	ldr	r2, [pc, #520]	; (8001efc <HAL_GPIO_Init+0x2d8>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d013      	beq.n	8001d1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cf6:	e02c      	b.n	8001d52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	623b      	str	r3, [r7, #32]
          break;
 8001cfe:	e029      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	3304      	adds	r3, #4
 8001d06:	623b      	str	r3, [r7, #32]
          break;
 8001d08:	e024      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	3308      	adds	r3, #8
 8001d10:	623b      	str	r3, [r7, #32]
          break;
 8001d12:	e01f      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	330c      	adds	r3, #12
 8001d1a:	623b      	str	r3, [r7, #32]
          break;
 8001d1c:	e01a      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d102      	bne.n	8001d2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d26:	2304      	movs	r3, #4
 8001d28:	623b      	str	r3, [r7, #32]
          break;
 8001d2a:	e013      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d105      	bne.n	8001d40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d34:	2308      	movs	r3, #8
 8001d36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	69fa      	ldr	r2, [r7, #28]
 8001d3c:	611a      	str	r2, [r3, #16]
          break;
 8001d3e:	e009      	b.n	8001d54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d40:	2308      	movs	r3, #8
 8001d42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	615a      	str	r2, [r3, #20]
          break;
 8001d4a:	e003      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	623b      	str	r3, [r7, #32]
          break;
 8001d50:	e000      	b.n	8001d54 <HAL_GPIO_Init+0x130>
          break;
 8001d52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	2bff      	cmp	r3, #255	; 0xff
 8001d58:	d801      	bhi.n	8001d5e <HAL_GPIO_Init+0x13a>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	e001      	b.n	8001d62 <HAL_GPIO_Init+0x13e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	3304      	adds	r3, #4
 8001d62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	2bff      	cmp	r3, #255	; 0xff
 8001d68:	d802      	bhi.n	8001d70 <HAL_GPIO_Init+0x14c>
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	e002      	b.n	8001d76 <HAL_GPIO_Init+0x152>
 8001d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d72:	3b08      	subs	r3, #8
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	210f      	movs	r1, #15
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	fa01 f303 	lsl.w	r3, r1, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	401a      	ands	r2, r3
 8001d88:	6a39      	ldr	r1, [r7, #32]
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d90:	431a      	orrs	r2, r3
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f000 8090 	beq.w	8001ec4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001da4:	4b56      	ldr	r3, [pc, #344]	; (8001f00 <HAL_GPIO_Init+0x2dc>)
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	4a55      	ldr	r2, [pc, #340]	; (8001f00 <HAL_GPIO_Init+0x2dc>)
 8001daa:	f043 0301 	orr.w	r3, r3, #1
 8001dae:	6193      	str	r3, [r2, #24]
 8001db0:	4b53      	ldr	r3, [pc, #332]	; (8001f00 <HAL_GPIO_Init+0x2dc>)
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001dbc:	4a51      	ldr	r2, [pc, #324]	; (8001f04 <HAL_GPIO_Init+0x2e0>)
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	089b      	lsrs	r3, r3, #2
 8001dc2:	3302      	adds	r3, #2
 8001dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dcc:	f003 0303 	and.w	r3, r3, #3
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	220f      	movs	r2, #15
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a49      	ldr	r2, [pc, #292]	; (8001f08 <HAL_GPIO_Init+0x2e4>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d00d      	beq.n	8001e04 <HAL_GPIO_Init+0x1e0>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a48      	ldr	r2, [pc, #288]	; (8001f0c <HAL_GPIO_Init+0x2e8>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d007      	beq.n	8001e00 <HAL_GPIO_Init+0x1dc>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a47      	ldr	r2, [pc, #284]	; (8001f10 <HAL_GPIO_Init+0x2ec>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d101      	bne.n	8001dfc <HAL_GPIO_Init+0x1d8>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e004      	b.n	8001e06 <HAL_GPIO_Init+0x1e2>
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e002      	b.n	8001e06 <HAL_GPIO_Init+0x1e2>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <HAL_GPIO_Init+0x1e2>
 8001e04:	2300      	movs	r3, #0
 8001e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e08:	f002 0203 	and.w	r2, r2, #3
 8001e0c:	0092      	lsls	r2, r2, #2
 8001e0e:	4093      	lsls	r3, r2
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e16:	493b      	ldr	r1, [pc, #236]	; (8001f04 <HAL_GPIO_Init+0x2e0>)
 8001e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1a:	089b      	lsrs	r3, r3, #2
 8001e1c:	3302      	adds	r3, #2
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d006      	beq.n	8001e3e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e30:	4b38      	ldr	r3, [pc, #224]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4937      	ldr	r1, [pc, #220]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	600b      	str	r3, [r1, #0]
 8001e3c:	e006      	b.n	8001e4c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e3e:	4b35      	ldr	r3, [pc, #212]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	4933      	ldr	r1, [pc, #204]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d006      	beq.n	8001e66 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e58:	4b2e      	ldr	r3, [pc, #184]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e5a:	685a      	ldr	r2, [r3, #4]
 8001e5c:	492d      	ldr	r1, [pc, #180]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	604b      	str	r3, [r1, #4]
 8001e64:	e006      	b.n	8001e74 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e66:	4b2b      	ldr	r3, [pc, #172]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e68:	685a      	ldr	r2, [r3, #4]
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	4929      	ldr	r1, [pc, #164]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d006      	beq.n	8001e8e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e80:	4b24      	ldr	r3, [pc, #144]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	4923      	ldr	r1, [pc, #140]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	608b      	str	r3, [r1, #8]
 8001e8c:	e006      	b.n	8001e9c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e8e:	4b21      	ldr	r3, [pc, #132]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	491f      	ldr	r1, [pc, #124]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d006      	beq.n	8001eb6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	4919      	ldr	r1, [pc, #100]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	60cb      	str	r3, [r1, #12]
 8001eb4:	e006      	b.n	8001ec4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001eb6:	4b17      	ldr	r3, [pc, #92]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	4915      	ldr	r1, [pc, #84]	; (8001f14 <HAL_GPIO_Init+0x2f0>)
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f47f aeaf 	bne.w	8001c38 <HAL_GPIO_Init+0x14>
  }
}
 8001eda:	bf00      	nop
 8001edc:	bf00      	nop
 8001ede:	372c      	adds	r7, #44	; 0x2c
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	10320000 	.word	0x10320000
 8001eec:	10310000 	.word	0x10310000
 8001ef0:	10220000 	.word	0x10220000
 8001ef4:	10210000 	.word	0x10210000
 8001ef8:	10120000 	.word	0x10120000
 8001efc:	10110000 	.word	0x10110000
 8001f00:	40021000 	.word	0x40021000
 8001f04:	40010000 	.word	0x40010000
 8001f08:	40010800 	.word	0x40010800
 8001f0c:	40010c00 	.word	0x40010c00
 8001f10:	40011000 	.word	0x40011000
 8001f14:	40010400 	.word	0x40010400

08001f18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	887b      	ldrh	r3, [r7, #2]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d002      	beq.n	8001f36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f30:	2301      	movs	r3, #1
 8001f32:	73fb      	strb	r3, [r7, #15]
 8001f34:	e001      	b.n	8001f3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f36:	2300      	movs	r3, #0
 8001f38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr

08001f46 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	460b      	mov	r3, r1
 8001f50:	807b      	strh	r3, [r7, #2]
 8001f52:	4613      	mov	r3, r2
 8001f54:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f56:	787b      	ldrb	r3, [r7, #1]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f5c:	887a      	ldrh	r2, [r7, #2]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f62:	e003      	b.n	8001f6c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f64:	887b      	ldrh	r3, [r7, #2]
 8001f66:	041a      	lsls	r2, r3, #16
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	611a      	str	r2, [r3, #16]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b085      	sub	sp, #20
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	460b      	mov	r3, r1
 8001f80:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68db      	ldr	r3, [r3, #12]
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f88:	887a      	ldrh	r2, [r7, #2]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	041a      	lsls	r2, r3, #16
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	43d9      	mvns	r1, r3
 8001f94:	887b      	ldrh	r3, [r7, #2]
 8001f96:	400b      	ands	r3, r1
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	611a      	str	r2, [r3, #16]
}
 8001f9e:	bf00      	nop
 8001fa0:	3714      	adds	r7, #20
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e26c      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f000 8087 	beq.w	80020d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fc8:	4b92      	ldr	r3, [pc, #584]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 030c 	and.w	r3, r3, #12
 8001fd0:	2b04      	cmp	r3, #4
 8001fd2:	d00c      	beq.n	8001fee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fd4:	4b8f      	ldr	r3, [pc, #572]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b08      	cmp	r3, #8
 8001fde:	d112      	bne.n	8002006 <HAL_RCC_OscConfig+0x5e>
 8001fe0:	4b8c      	ldr	r3, [pc, #560]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fec:	d10b      	bne.n	8002006 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fee:	4b89      	ldr	r3, [pc, #548]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d06c      	beq.n	80020d4 <HAL_RCC_OscConfig+0x12c>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d168      	bne.n	80020d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e246      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800200e:	d106      	bne.n	800201e <HAL_RCC_OscConfig+0x76>
 8002010:	4b80      	ldr	r3, [pc, #512]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a7f      	ldr	r2, [pc, #508]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002016:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800201a:	6013      	str	r3, [r2, #0]
 800201c:	e02e      	b.n	800207c <HAL_RCC_OscConfig+0xd4>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10c      	bne.n	8002040 <HAL_RCC_OscConfig+0x98>
 8002026:	4b7b      	ldr	r3, [pc, #492]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a7a      	ldr	r2, [pc, #488]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800202c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002030:	6013      	str	r3, [r2, #0]
 8002032:	4b78      	ldr	r3, [pc, #480]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a77      	ldr	r2, [pc, #476]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002038:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	e01d      	b.n	800207c <HAL_RCC_OscConfig+0xd4>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002048:	d10c      	bne.n	8002064 <HAL_RCC_OscConfig+0xbc>
 800204a:	4b72      	ldr	r3, [pc, #456]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a71      	ldr	r2, [pc, #452]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	4b6f      	ldr	r3, [pc, #444]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a6e      	ldr	r2, [pc, #440]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800205c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002060:	6013      	str	r3, [r2, #0]
 8002062:	e00b      	b.n	800207c <HAL_RCC_OscConfig+0xd4>
 8002064:	4b6b      	ldr	r3, [pc, #428]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a6a      	ldr	r2, [pc, #424]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800206a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	4b68      	ldr	r3, [pc, #416]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a67      	ldr	r2, [pc, #412]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002076:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800207a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d013      	beq.n	80020ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7ff fcb6 	bl	80019f4 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800208c:	f7ff fcb2 	bl	80019f4 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	; 0x64
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e1fa      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209e:	4b5d      	ldr	r3, [pc, #372]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0f0      	beq.n	800208c <HAL_RCC_OscConfig+0xe4>
 80020aa:	e014      	b.n	80020d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ac:	f7ff fca2 	bl	80019f4 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b4:	f7ff fc9e 	bl	80019f4 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b64      	cmp	r3, #100	; 0x64
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e1e6      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c6:	4b53      	ldr	r3, [pc, #332]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1f0      	bne.n	80020b4 <HAL_RCC_OscConfig+0x10c>
 80020d2:	e000      	b.n	80020d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d063      	beq.n	80021aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020e2:	4b4c      	ldr	r3, [pc, #304]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 030c 	and.w	r3, r3, #12
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00b      	beq.n	8002106 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020ee:	4b49      	ldr	r3, [pc, #292]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f003 030c 	and.w	r3, r3, #12
 80020f6:	2b08      	cmp	r3, #8
 80020f8:	d11c      	bne.n	8002134 <HAL_RCC_OscConfig+0x18c>
 80020fa:	4b46      	ldr	r3, [pc, #280]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d116      	bne.n	8002134 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002106:	4b43      	ldr	r3, [pc, #268]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_RCC_OscConfig+0x176>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d001      	beq.n	800211e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e1ba      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800211e:	4b3d      	ldr	r3, [pc, #244]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	4939      	ldr	r1, [pc, #228]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002132:	e03a      	b.n	80021aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d020      	beq.n	800217e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800213c:	4b36      	ldr	r3, [pc, #216]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 800213e:	2201      	movs	r2, #1
 8002140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002142:	f7ff fc57 	bl	80019f4 <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800214a:	f7ff fc53 	bl	80019f4 <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e19b      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800215c:	4b2d      	ldr	r3, [pc, #180]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0f0      	beq.n	800214a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002168:	4b2a      	ldr	r3, [pc, #168]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4927      	ldr	r1, [pc, #156]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 8002178:	4313      	orrs	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
 800217c:	e015      	b.n	80021aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800217e:	4b26      	ldr	r3, [pc, #152]	; (8002218 <HAL_RCC_OscConfig+0x270>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002184:	f7ff fc36 	bl	80019f4 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800218c:	f7ff fc32 	bl	80019f4 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e17a      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219e:	4b1d      	ldr	r3, [pc, #116]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f0      	bne.n	800218c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d03a      	beq.n	800222c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d019      	beq.n	80021f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021be:	4b17      	ldr	r3, [pc, #92]	; (800221c <HAL_RCC_OscConfig+0x274>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c4:	f7ff fc16 	bl	80019f4 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021cc:	f7ff fc12 	bl	80019f4 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e15a      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021de:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021ea:	2001      	movs	r0, #1
 80021ec:	f000 faa6 	bl	800273c <RCC_Delay>
 80021f0:	e01c      	b.n	800222c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021f2:	4b0a      	ldr	r3, [pc, #40]	; (800221c <HAL_RCC_OscConfig+0x274>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f8:	f7ff fbfc 	bl	80019f4 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021fe:	e00f      	b.n	8002220 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002200:	f7ff fbf8 	bl	80019f4 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d908      	bls.n	8002220 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e140      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
 8002212:	bf00      	nop
 8002214:	40021000 	.word	0x40021000
 8002218:	42420000 	.word	0x42420000
 800221c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002220:	4b9e      	ldr	r3, [pc, #632]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1e9      	bne.n	8002200 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80a6 	beq.w	8002386 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800223a:	2300      	movs	r3, #0
 800223c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800223e:	4b97      	ldr	r3, [pc, #604]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d10d      	bne.n	8002266 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800224a:	4b94      	ldr	r3, [pc, #592]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	4a93      	ldr	r2, [pc, #588]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002254:	61d3      	str	r3, [r2, #28]
 8002256:	4b91      	ldr	r3, [pc, #580]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002262:	2301      	movs	r3, #1
 8002264:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002266:	4b8e      	ldr	r3, [pc, #568]	; (80024a0 <HAL_RCC_OscConfig+0x4f8>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226e:	2b00      	cmp	r3, #0
 8002270:	d118      	bne.n	80022a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002272:	4b8b      	ldr	r3, [pc, #556]	; (80024a0 <HAL_RCC_OscConfig+0x4f8>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a8a      	ldr	r2, [pc, #552]	; (80024a0 <HAL_RCC_OscConfig+0x4f8>)
 8002278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800227e:	f7ff fbb9 	bl	80019f4 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002284:	e008      	b.n	8002298 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002286:	f7ff fbb5 	bl	80019f4 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b64      	cmp	r3, #100	; 0x64
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e0fd      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002298:	4b81      	ldr	r3, [pc, #516]	; (80024a0 <HAL_RCC_OscConfig+0x4f8>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0f0      	beq.n	8002286 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d106      	bne.n	80022ba <HAL_RCC_OscConfig+0x312>
 80022ac:	4b7b      	ldr	r3, [pc, #492]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	4a7a      	ldr	r2, [pc, #488]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022b2:	f043 0301 	orr.w	r3, r3, #1
 80022b6:	6213      	str	r3, [r2, #32]
 80022b8:	e02d      	b.n	8002316 <HAL_RCC_OscConfig+0x36e>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10c      	bne.n	80022dc <HAL_RCC_OscConfig+0x334>
 80022c2:	4b76      	ldr	r3, [pc, #472]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022c4:	6a1b      	ldr	r3, [r3, #32]
 80022c6:	4a75      	ldr	r2, [pc, #468]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022c8:	f023 0301 	bic.w	r3, r3, #1
 80022cc:	6213      	str	r3, [r2, #32]
 80022ce:	4b73      	ldr	r3, [pc, #460]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	4a72      	ldr	r2, [pc, #456]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022d4:	f023 0304 	bic.w	r3, r3, #4
 80022d8:	6213      	str	r3, [r2, #32]
 80022da:	e01c      	b.n	8002316 <HAL_RCC_OscConfig+0x36e>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	2b05      	cmp	r3, #5
 80022e2:	d10c      	bne.n	80022fe <HAL_RCC_OscConfig+0x356>
 80022e4:	4b6d      	ldr	r3, [pc, #436]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	4a6c      	ldr	r2, [pc, #432]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022ea:	f043 0304 	orr.w	r3, r3, #4
 80022ee:	6213      	str	r3, [r2, #32]
 80022f0:	4b6a      	ldr	r3, [pc, #424]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022f2:	6a1b      	ldr	r3, [r3, #32]
 80022f4:	4a69      	ldr	r2, [pc, #420]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	6213      	str	r3, [r2, #32]
 80022fc:	e00b      	b.n	8002316 <HAL_RCC_OscConfig+0x36e>
 80022fe:	4b67      	ldr	r3, [pc, #412]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	4a66      	ldr	r2, [pc, #408]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002304:	f023 0301 	bic.w	r3, r3, #1
 8002308:	6213      	str	r3, [r2, #32]
 800230a:	4b64      	ldr	r3, [pc, #400]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	4a63      	ldr	r2, [pc, #396]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002310:	f023 0304 	bic.w	r3, r3, #4
 8002314:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d015      	beq.n	800234a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231e:	f7ff fb69 	bl	80019f4 <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002324:	e00a      	b.n	800233c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002326:	f7ff fb65 	bl	80019f4 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	f241 3288 	movw	r2, #5000	; 0x1388
 8002334:	4293      	cmp	r3, r2
 8002336:	d901      	bls.n	800233c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e0ab      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800233c:	4b57      	ldr	r3, [pc, #348]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800233e:	6a1b      	ldr	r3, [r3, #32]
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d0ee      	beq.n	8002326 <HAL_RCC_OscConfig+0x37e>
 8002348:	e014      	b.n	8002374 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234a:	f7ff fb53 	bl	80019f4 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002350:	e00a      	b.n	8002368 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002352:	f7ff fb4f 	bl	80019f4 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002360:	4293      	cmp	r3, r2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e095      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002368:	4b4c      	ldr	r3, [pc, #304]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1ee      	bne.n	8002352 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002374:	7dfb      	ldrb	r3, [r7, #23]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d105      	bne.n	8002386 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800237a:	4b48      	ldr	r3, [pc, #288]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	4a47      	ldr	r2, [pc, #284]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002380:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002384:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	2b00      	cmp	r3, #0
 800238c:	f000 8081 	beq.w	8002492 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002390:	4b42      	ldr	r3, [pc, #264]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 030c 	and.w	r3, r3, #12
 8002398:	2b08      	cmp	r3, #8
 800239a:	d061      	beq.n	8002460 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d146      	bne.n	8002432 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023a4:	4b3f      	ldr	r3, [pc, #252]	; (80024a4 <HAL_RCC_OscConfig+0x4fc>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023aa:	f7ff fb23 	bl	80019f4 <HAL_GetTick>
 80023ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b0:	e008      	b.n	80023c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b2:	f7ff fb1f 	bl	80019f4 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e067      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023c4:	4b35      	ldr	r3, [pc, #212]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d1f0      	bne.n	80023b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d8:	d108      	bne.n	80023ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023da:	4b30      	ldr	r3, [pc, #192]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	492d      	ldr	r1, [pc, #180]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023ec:	4b2b      	ldr	r3, [pc, #172]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a19      	ldr	r1, [r3, #32]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fc:	430b      	orrs	r3, r1
 80023fe:	4927      	ldr	r1, [pc, #156]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002400:	4313      	orrs	r3, r2
 8002402:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002404:	4b27      	ldr	r3, [pc, #156]	; (80024a4 <HAL_RCC_OscConfig+0x4fc>)
 8002406:	2201      	movs	r2, #1
 8002408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240a:	f7ff faf3 	bl	80019f4 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002412:	f7ff faef 	bl	80019f4 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e037      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002424:	4b1d      	ldr	r3, [pc, #116]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0f0      	beq.n	8002412 <HAL_RCC_OscConfig+0x46a>
 8002430:	e02f      	b.n	8002492 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002432:	4b1c      	ldr	r3, [pc, #112]	; (80024a4 <HAL_RCC_OscConfig+0x4fc>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002438:	f7ff fadc 	bl	80019f4 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002440:	f7ff fad8 	bl	80019f4 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e020      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002452:	4b12      	ldr	r3, [pc, #72]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x498>
 800245e:	e018      	b.n	8002492 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	69db      	ldr	r3, [r3, #28]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e013      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800246c:	4b0b      	ldr	r3, [pc, #44]	; (800249c <HAL_RCC_OscConfig+0x4f4>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	429a      	cmp	r2, r3
 800247e:	d106      	bne.n	800248e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248a:	429a      	cmp	r2, r3
 800248c:	d001      	beq.n	8002492 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e000      	b.n	8002494 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40021000 	.word	0x40021000
 80024a0:	40007000 	.word	0x40007000
 80024a4:	42420060 	.word	0x42420060

080024a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0d0      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024bc:	4b6a      	ldr	r3, [pc, #424]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d910      	bls.n	80024ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ca:	4b67      	ldr	r3, [pc, #412]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f023 0207 	bic.w	r2, r3, #7
 80024d2:	4965      	ldr	r1, [pc, #404]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024da:	4b63      	ldr	r3, [pc, #396]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d001      	beq.n	80024ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0b8      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d020      	beq.n	800253a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	2b00      	cmp	r3, #0
 8002502:	d005      	beq.n	8002510 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002504:	4b59      	ldr	r3, [pc, #356]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	4a58      	ldr	r2, [pc, #352]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800250a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800250e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0308 	and.w	r3, r3, #8
 8002518:	2b00      	cmp	r3, #0
 800251a:	d005      	beq.n	8002528 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800251c:	4b53      	ldr	r3, [pc, #332]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	4a52      	ldr	r2, [pc, #328]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002522:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002526:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002528:	4b50      	ldr	r3, [pc, #320]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	494d      	ldr	r1, [pc, #308]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002536:	4313      	orrs	r3, r2
 8002538:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b00      	cmp	r3, #0
 8002544:	d040      	beq.n	80025c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d107      	bne.n	800255e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800254e:	4b47      	ldr	r3, [pc, #284]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d115      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e07f      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	2b02      	cmp	r3, #2
 8002564:	d107      	bne.n	8002576 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002566:	4b41      	ldr	r3, [pc, #260]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d109      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e073      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002576:	4b3d      	ldr	r3, [pc, #244]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e06b      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002586:	4b39      	ldr	r3, [pc, #228]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f023 0203 	bic.w	r2, r3, #3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	4936      	ldr	r1, [pc, #216]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002598:	f7ff fa2c 	bl	80019f4 <HAL_GetTick>
 800259c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259e:	e00a      	b.n	80025b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a0:	f7ff fa28 	bl	80019f4 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e053      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b6:	4b2d      	ldr	r3, [pc, #180]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f003 020c 	and.w	r2, r3, #12
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d1eb      	bne.n	80025a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025c8:	4b27      	ldr	r3, [pc, #156]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d210      	bcs.n	80025f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d6:	4b24      	ldr	r3, [pc, #144]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f023 0207 	bic.w	r2, r3, #7
 80025de:	4922      	ldr	r1, [pc, #136]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e6:	4b20      	ldr	r3, [pc, #128]	; (8002668 <HAL_RCC_ClockConfig+0x1c0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d001      	beq.n	80025f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e032      	b.n	800265e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	2b00      	cmp	r3, #0
 8002602:	d008      	beq.n	8002616 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002604:	4b19      	ldr	r3, [pc, #100]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	4916      	ldr	r1, [pc, #88]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002612:	4313      	orrs	r3, r2
 8002614:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	2b00      	cmp	r3, #0
 8002620:	d009      	beq.n	8002636 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002622:	4b12      	ldr	r3, [pc, #72]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	490e      	ldr	r1, [pc, #56]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 8002632:	4313      	orrs	r3, r2
 8002634:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002636:	f000 f821 	bl	800267c <HAL_RCC_GetSysClockFreq>
 800263a:	4602      	mov	r2, r0
 800263c:	4b0b      	ldr	r3, [pc, #44]	; (800266c <HAL_RCC_ClockConfig+0x1c4>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	091b      	lsrs	r3, r3, #4
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	490a      	ldr	r1, [pc, #40]	; (8002670 <HAL_RCC_ClockConfig+0x1c8>)
 8002648:	5ccb      	ldrb	r3, [r1, r3]
 800264a:	fa22 f303 	lsr.w	r3, r2, r3
 800264e:	4a09      	ldr	r2, [pc, #36]	; (8002674 <HAL_RCC_ClockConfig+0x1cc>)
 8002650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002652:	4b09      	ldr	r3, [pc, #36]	; (8002678 <HAL_RCC_ClockConfig+0x1d0>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff f98a 	bl	8001970 <HAL_InitTick>

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40022000 	.word	0x40022000
 800266c:	40021000 	.word	0x40021000
 8002670:	08002fc0 	.word	0x08002fc0
 8002674:	2000028c 	.word	0x2000028c
 8002678:	20000290 	.word	0x20000290

0800267c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800267c:	b490      	push	{r4, r7}
 800267e:	b08a      	sub	sp, #40	; 0x28
 8002680:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002682:	4b2a      	ldr	r3, [pc, #168]	; (800272c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002684:	1d3c      	adds	r4, r7, #4
 8002686:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002688:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800268c:	f240 2301 	movw	r3, #513	; 0x201
 8002690:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
 800269a:	2300      	movs	r3, #0
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026a6:	4b22      	ldr	r3, [pc, #136]	; (8002730 <HAL_RCC_GetSysClockFreq+0xb4>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f003 030c 	and.w	r3, r3, #12
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	d002      	beq.n	80026bc <HAL_RCC_GetSysClockFreq+0x40>
 80026b6:	2b08      	cmp	r3, #8
 80026b8:	d003      	beq.n	80026c2 <HAL_RCC_GetSysClockFreq+0x46>
 80026ba:	e02d      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026bc:	4b1d      	ldr	r3, [pc, #116]	; (8002734 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026be:	623b      	str	r3, [r7, #32]
      break;
 80026c0:	e02d      	b.n	800271e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	0c9b      	lsrs	r3, r3, #18
 80026c6:	f003 030f 	and.w	r3, r3, #15
 80026ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80026ce:	4413      	add	r3, r2
 80026d0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80026d4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d013      	beq.n	8002708 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026e0:	4b13      	ldr	r3, [pc, #76]	; (8002730 <HAL_RCC_GetSysClockFreq+0xb4>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	0c5b      	lsrs	r3, r3, #17
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80026ee:	4413      	add	r3, r2
 80026f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	4a0e      	ldr	r2, [pc, #56]	; (8002734 <HAL_RCC_GetSysClockFreq+0xb8>)
 80026fa:	fb02 f203 	mul.w	r2, r2, r3
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	fbb2 f3f3 	udiv	r3, r2, r3
 8002704:	627b      	str	r3, [r7, #36]	; 0x24
 8002706:	e004      	b.n	8002712 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	4a0b      	ldr	r2, [pc, #44]	; (8002738 <HAL_RCC_GetSysClockFreq+0xbc>)
 800270c:	fb02 f303 	mul.w	r3, r2, r3
 8002710:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	623b      	str	r3, [r7, #32]
      break;
 8002716:	e002      	b.n	800271e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002718:	4b06      	ldr	r3, [pc, #24]	; (8002734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800271a:	623b      	str	r3, [r7, #32]
      break;
 800271c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800271e:	6a3b      	ldr	r3, [r7, #32]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3728      	adds	r7, #40	; 0x28
 8002724:	46bd      	mov	sp, r7
 8002726:	bc90      	pop	{r4, r7}
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	08002fb0 	.word	0x08002fb0
 8002730:	40021000 	.word	0x40021000
 8002734:	007a1200 	.word	0x007a1200
 8002738:	003d0900 	.word	0x003d0900

0800273c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002744:	4b0a      	ldr	r3, [pc, #40]	; (8002770 <RCC_Delay+0x34>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a0a      	ldr	r2, [pc, #40]	; (8002774 <RCC_Delay+0x38>)
 800274a:	fba2 2303 	umull	r2, r3, r2, r3
 800274e:	0a5b      	lsrs	r3, r3, #9
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	fb02 f303 	mul.w	r3, r2, r3
 8002756:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002758:	bf00      	nop
  }
  while (Delay --);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	1e5a      	subs	r2, r3, #1
 800275e:	60fa      	str	r2, [r7, #12]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1f9      	bne.n	8002758 <RCC_Delay+0x1c>
}
 8002764:	bf00      	nop
 8002766:	bf00      	nop
 8002768:	3714      	adds	r7, #20
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr
 8002770:	2000028c 	.word	0x2000028c
 8002774:	10624dd3 	.word	0x10624dd3

08002778 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e041      	b.n	800280e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d106      	bne.n	80027a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f7ff f84e 	bl	8001840 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2202      	movs	r2, #2
 80027a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3304      	adds	r3, #4
 80027b4:	4619      	mov	r1, r3
 80027b6:	4610      	mov	r0, r2
 80027b8:	f000 fa6a 	bl	8002c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
	...

08002818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b01      	cmp	r3, #1
 800282a:	d001      	beq.n	8002830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e035      	b.n	800289c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2202      	movs	r2, #2
 8002834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68da      	ldr	r2, [r3, #12]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0201 	orr.w	r2, r2, #1
 8002846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a16      	ldr	r2, [pc, #88]	; (80028a8 <HAL_TIM_Base_Start_IT+0x90>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d009      	beq.n	8002866 <HAL_TIM_Base_Start_IT+0x4e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800285a:	d004      	beq.n	8002866 <HAL_TIM_Base_Start_IT+0x4e>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a12      	ldr	r2, [pc, #72]	; (80028ac <HAL_TIM_Base_Start_IT+0x94>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d111      	bne.n	800288a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f003 0307 	and.w	r3, r3, #7
 8002870:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2b06      	cmp	r3, #6
 8002876:	d010      	beq.n	800289a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f042 0201 	orr.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002888:	e007      	b.n	800289a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f042 0201 	orr.w	r2, r2, #1
 8002898:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40012c00 	.word	0x40012c00
 80028ac:	40000400 	.word	0x40000400

080028b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d122      	bne.n	800290c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d11b      	bne.n	800290c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f06f 0202 	mvn.w	r2, #2
 80028dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	699b      	ldr	r3, [r3, #24]
 80028ea:	f003 0303 	and.w	r3, r3, #3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f9b1 	bl	8002c5a <HAL_TIM_IC_CaptureCallback>
 80028f8:	e005      	b.n	8002906 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 f9a4 	bl	8002c48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 f9b3 	bl	8002c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	2b04      	cmp	r3, #4
 8002918:	d122      	bne.n	8002960 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b04      	cmp	r3, #4
 8002926:	d11b      	bne.n	8002960 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f06f 0204 	mvn.w	r2, #4
 8002930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2202      	movs	r2, #2
 8002936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f987 	bl	8002c5a <HAL_TIM_IC_CaptureCallback>
 800294c:	e005      	b.n	800295a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f97a 	bl	8002c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 f989 	bl	8002c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	2b08      	cmp	r3, #8
 800296c:	d122      	bne.n	80029b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	f003 0308 	and.w	r3, r3, #8
 8002978:	2b08      	cmp	r3, #8
 800297a:	d11b      	bne.n	80029b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f06f 0208 	mvn.w	r2, #8
 8002984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2204      	movs	r2, #4
 800298a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f95d 	bl	8002c5a <HAL_TIM_IC_CaptureCallback>
 80029a0:	e005      	b.n	80029ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f950 	bl	8002c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f95f 	bl	8002c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	f003 0310 	and.w	r3, r3, #16
 80029be:	2b10      	cmp	r3, #16
 80029c0:	d122      	bne.n	8002a08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	f003 0310 	and.w	r3, r3, #16
 80029cc:	2b10      	cmp	r3, #16
 80029ce:	d11b      	bne.n	8002a08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f06f 0210 	mvn.w	r2, #16
 80029d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2208      	movs	r2, #8
 80029de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f933 	bl	8002c5a <HAL_TIM_IC_CaptureCallback>
 80029f4:	e005      	b.n	8002a02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f926 	bl	8002c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 f935 	bl	8002c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d10e      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d107      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f06f 0201 	mvn.w	r2, #1
 8002a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7fe fdf4 	bl	800161c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3e:	2b80      	cmp	r3, #128	; 0x80
 8002a40:	d10e      	bne.n	8002a60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a4c:	2b80      	cmp	r3, #128	; 0x80
 8002a4e:	d107      	bne.n	8002a60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 fa67 	bl	8002f2e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6a:	2b40      	cmp	r3, #64	; 0x40
 8002a6c:	d10e      	bne.n	8002a8c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a78:	2b40      	cmp	r3, #64	; 0x40
 8002a7a:	d107      	bne.n	8002a8c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f8f9 	bl	8002c7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	f003 0320 	and.w	r3, r3, #32
 8002a96:	2b20      	cmp	r3, #32
 8002a98:	d10e      	bne.n	8002ab8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b20      	cmp	r3, #32
 8002aa6:	d107      	bne.n	8002ab8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f06f 0220 	mvn.w	r2, #32
 8002ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 fa32 	bl	8002f1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ab8:	bf00      	nop
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d101      	bne.n	8002ad8 <HAL_TIM_ConfigClockSource+0x18>
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	e0b3      	b.n	8002c40 <HAL_TIM_ConfigClockSource+0x180>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002af6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002afe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b10:	d03e      	beq.n	8002b90 <HAL_TIM_ConfigClockSource+0xd0>
 8002b12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b16:	f200 8087 	bhi.w	8002c28 <HAL_TIM_ConfigClockSource+0x168>
 8002b1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b1e:	f000 8085 	beq.w	8002c2c <HAL_TIM_ConfigClockSource+0x16c>
 8002b22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b26:	d87f      	bhi.n	8002c28 <HAL_TIM_ConfigClockSource+0x168>
 8002b28:	2b70      	cmp	r3, #112	; 0x70
 8002b2a:	d01a      	beq.n	8002b62 <HAL_TIM_ConfigClockSource+0xa2>
 8002b2c:	2b70      	cmp	r3, #112	; 0x70
 8002b2e:	d87b      	bhi.n	8002c28 <HAL_TIM_ConfigClockSource+0x168>
 8002b30:	2b60      	cmp	r3, #96	; 0x60
 8002b32:	d050      	beq.n	8002bd6 <HAL_TIM_ConfigClockSource+0x116>
 8002b34:	2b60      	cmp	r3, #96	; 0x60
 8002b36:	d877      	bhi.n	8002c28 <HAL_TIM_ConfigClockSource+0x168>
 8002b38:	2b50      	cmp	r3, #80	; 0x50
 8002b3a:	d03c      	beq.n	8002bb6 <HAL_TIM_ConfigClockSource+0xf6>
 8002b3c:	2b50      	cmp	r3, #80	; 0x50
 8002b3e:	d873      	bhi.n	8002c28 <HAL_TIM_ConfigClockSource+0x168>
 8002b40:	2b40      	cmp	r3, #64	; 0x40
 8002b42:	d058      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0x136>
 8002b44:	2b40      	cmp	r3, #64	; 0x40
 8002b46:	d86f      	bhi.n	8002c28 <HAL_TIM_ConfigClockSource+0x168>
 8002b48:	2b30      	cmp	r3, #48	; 0x30
 8002b4a:	d064      	beq.n	8002c16 <HAL_TIM_ConfigClockSource+0x156>
 8002b4c:	2b30      	cmp	r3, #48	; 0x30
 8002b4e:	d86b      	bhi.n	8002c28 <HAL_TIM_ConfigClockSource+0x168>
 8002b50:	2b20      	cmp	r3, #32
 8002b52:	d060      	beq.n	8002c16 <HAL_TIM_ConfigClockSource+0x156>
 8002b54:	2b20      	cmp	r3, #32
 8002b56:	d867      	bhi.n	8002c28 <HAL_TIM_ConfigClockSource+0x168>
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d05c      	beq.n	8002c16 <HAL_TIM_ConfigClockSource+0x156>
 8002b5c:	2b10      	cmp	r3, #16
 8002b5e:	d05a      	beq.n	8002c16 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002b60:	e062      	b.n	8002c28 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6818      	ldr	r0, [r3, #0]
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	6899      	ldr	r1, [r3, #8]
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685a      	ldr	r2, [r3, #4]
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	f000 f95c 	bl	8002e2e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b84:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	609a      	str	r2, [r3, #8]
      break;
 8002b8e:	e04e      	b.n	8002c2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6818      	ldr	r0, [r3, #0]
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	6899      	ldr	r1, [r3, #8]
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	f000 f945 	bl	8002e2e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bb2:	609a      	str	r2, [r3, #8]
      break;
 8002bb4:	e03b      	b.n	8002c2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	6859      	ldr	r1, [r3, #4]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	f000 f8bc 	bl	8002d40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2150      	movs	r1, #80	; 0x50
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f000 f913 	bl	8002dfa <TIM_ITRx_SetConfig>
      break;
 8002bd4:	e02b      	b.n	8002c2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	6859      	ldr	r1, [r3, #4]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	461a      	mov	r2, r3
 8002be4:	f000 f8da 	bl	8002d9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2160      	movs	r1, #96	; 0x60
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f000 f903 	bl	8002dfa <TIM_ITRx_SetConfig>
      break;
 8002bf4:	e01b      	b.n	8002c2e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6818      	ldr	r0, [r3, #0]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6859      	ldr	r1, [r3, #4]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	461a      	mov	r2, r3
 8002c04:	f000 f89c 	bl	8002d40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2140      	movs	r1, #64	; 0x40
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 f8f3 	bl	8002dfa <TIM_ITRx_SetConfig>
      break;
 8002c14:	e00b      	b.n	8002c2e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4610      	mov	r0, r2
 8002c22:	f000 f8ea 	bl	8002dfa <TIM_ITRx_SetConfig>
        break;
 8002c26:	e002      	b.n	8002c2e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002c28:	bf00      	nop
 8002c2a:	e000      	b.n	8002c2e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002c2c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr

08002c5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr

08002c7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr

08002c90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a25      	ldr	r2, [pc, #148]	; (8002d38 <TIM_Base_SetConfig+0xa8>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d007      	beq.n	8002cb8 <TIM_Base_SetConfig+0x28>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cae:	d003      	beq.n	8002cb8 <TIM_Base_SetConfig+0x28>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a22      	ldr	r2, [pc, #136]	; (8002d3c <TIM_Base_SetConfig+0xac>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d108      	bne.n	8002cca <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a1a      	ldr	r2, [pc, #104]	; (8002d38 <TIM_Base_SetConfig+0xa8>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d007      	beq.n	8002ce2 <TIM_Base_SetConfig+0x52>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd8:	d003      	beq.n	8002ce2 <TIM_Base_SetConfig+0x52>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a17      	ldr	r2, [pc, #92]	; (8002d3c <TIM_Base_SetConfig+0xac>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d108      	bne.n	8002cf4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ce8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a07      	ldr	r2, [pc, #28]	; (8002d38 <TIM_Base_SetConfig+0xa8>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d103      	bne.n	8002d28 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	691a      	ldr	r2, [r3, #16]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	615a      	str	r2, [r3, #20]
}
 8002d2e:	bf00      	nop
 8002d30:	3714      	adds	r7, #20
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr
 8002d38:	40012c00 	.word	0x40012c00
 8002d3c:	40000400 	.word	0x40000400

08002d40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b087      	sub	sp, #28
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	f023 0201 	bic.w	r2, r3, #1
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	011b      	lsls	r3, r3, #4
 8002d70:	693a      	ldr	r2, [r7, #16]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f023 030a 	bic.w	r3, r3, #10
 8002d7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	621a      	str	r2, [r3, #32]
}
 8002d92:	bf00      	nop
 8002d94:	371c      	adds	r7, #28
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bc80      	pop	{r7}
 8002d9a:	4770      	bx	lr

08002d9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	f023 0210 	bic.w	r2, r3, #16
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002dc6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	031b      	lsls	r3, r3, #12
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002dd8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	011b      	lsls	r3, r3, #4
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	621a      	str	r2, [r3, #32]
}
 8002df0:	bf00      	nop
 8002df2:	371c      	adds	r7, #28
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr

08002dfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b085      	sub	sp, #20
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
 8002e02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	f043 0307 	orr.w	r3, r3, #7
 8002e1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	609a      	str	r2, [r3, #8]
}
 8002e24:	bf00      	nop
 8002e26:	3714      	adds	r7, #20
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bc80      	pop	{r7}
 8002e2c:	4770      	bx	lr

08002e2e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b087      	sub	sp, #28
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	60f8      	str	r0, [r7, #12]
 8002e36:	60b9      	str	r1, [r7, #8]
 8002e38:	607a      	str	r2, [r7, #4]
 8002e3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e48:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	021a      	lsls	r2, r3, #8
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	431a      	orrs	r2, r3
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	697a      	ldr	r2, [r7, #20]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	697a      	ldr	r2, [r7, #20]
 8002e60:	609a      	str	r2, [r3, #8]
}
 8002e62:	bf00      	nop
 8002e64:	371c      	adds	r7, #28
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr

08002e6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e041      	b.n	8002f08 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2202      	movs	r2, #2
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a14      	ldr	r2, [pc, #80]	; (8002f14 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d009      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed0:	d004      	beq.n	8002edc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a10      	ldr	r2, [pc, #64]	; (8002f18 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d10c      	bne.n	8002ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ee2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f06:	2300      	movs	r3, #0
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bc80      	pop	{r7}
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	40012c00 	.word	0x40012c00
 8002f18:	40000400 	.word	0x40000400

08002f1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bc80      	pop	{r7}
 8002f2c:	4770      	bx	lr

08002f2e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f36:	bf00      	nop
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc80      	pop	{r7}
 8002f3e:	4770      	bx	lr

08002f40 <__libc_init_array>:
 8002f40:	b570      	push	{r4, r5, r6, lr}
 8002f42:	2600      	movs	r6, #0
 8002f44:	4d0c      	ldr	r5, [pc, #48]	; (8002f78 <__libc_init_array+0x38>)
 8002f46:	4c0d      	ldr	r4, [pc, #52]	; (8002f7c <__libc_init_array+0x3c>)
 8002f48:	1b64      	subs	r4, r4, r5
 8002f4a:	10a4      	asrs	r4, r4, #2
 8002f4c:	42a6      	cmp	r6, r4
 8002f4e:	d109      	bne.n	8002f64 <__libc_init_array+0x24>
 8002f50:	f000 f822 	bl	8002f98 <_init>
 8002f54:	2600      	movs	r6, #0
 8002f56:	4d0a      	ldr	r5, [pc, #40]	; (8002f80 <__libc_init_array+0x40>)
 8002f58:	4c0a      	ldr	r4, [pc, #40]	; (8002f84 <__libc_init_array+0x44>)
 8002f5a:	1b64      	subs	r4, r4, r5
 8002f5c:	10a4      	asrs	r4, r4, #2
 8002f5e:	42a6      	cmp	r6, r4
 8002f60:	d105      	bne.n	8002f6e <__libc_init_array+0x2e>
 8002f62:	bd70      	pop	{r4, r5, r6, pc}
 8002f64:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f68:	4798      	blx	r3
 8002f6a:	3601      	adds	r6, #1
 8002f6c:	e7ee      	b.n	8002f4c <__libc_init_array+0xc>
 8002f6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f72:	4798      	blx	r3
 8002f74:	3601      	adds	r6, #1
 8002f76:	e7f2      	b.n	8002f5e <__libc_init_array+0x1e>
 8002f78:	08002fd0 	.word	0x08002fd0
 8002f7c:	08002fd0 	.word	0x08002fd0
 8002f80:	08002fd0 	.word	0x08002fd0
 8002f84:	08002fd4 	.word	0x08002fd4

08002f88 <memset>:
 8002f88:	4603      	mov	r3, r0
 8002f8a:	4402      	add	r2, r0
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d100      	bne.n	8002f92 <memset+0xa>
 8002f90:	4770      	bx	lr
 8002f92:	f803 1b01 	strb.w	r1, [r3], #1
 8002f96:	e7f9      	b.n	8002f8c <memset+0x4>

08002f98 <_init>:
 8002f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9a:	bf00      	nop
 8002f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f9e:	bc08      	pop	{r3}
 8002fa0:	469e      	mov	lr, r3
 8002fa2:	4770      	bx	lr

08002fa4 <_fini>:
 8002fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa6:	bf00      	nop
 8002fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002faa:	bc08      	pop	{r3}
 8002fac:	469e      	mov	lr, r3
 8002fae:	4770      	bx	lr
