Running: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/admin/Desktop/GG_VLSI/full_adder/full_adder_isim_beh.exe -prj C:/Users/admin/Desktop/GG_VLSI/full_adder/full_adder_beh.prj work.full_adder work.glbl 
ISim M.53d (signature 0x7dea747)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing Verilog file "C:/Users/admin/Desktop/GG_VLSI/full_adder/full_adder.v" into library work
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module full_adder
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable C:/Users/admin/Desktop/GG_VLSI/full_adder/full_adder_isim_beh.exe
Fuse Memory Usage: 15688 KB
Fuse CPU Usage: 108 ms
