Release 8.1.03i Map I.27
Xilinx Mapping Report File for Design 'HD_Gen_Module'

Design Information
------------------
Command Line   : C:\Xilinx81\bin\nt\map.exe -ise
C:/MyProject/DDR2interface_test/DDR2interface7/ddr_interface.ise -intstyle ise
-p xc2vp20-ff896-6 -timing -logic_opt off -ol high -t 1 -cm speed -detail
-ignore_keep_hierarchy -k 4 -tx off -o HD_Gen_Module_map.ncd HD_Gen_Module.ngd
HD_Gen_Module.pcf 
Target Device  : xc2vp20
Target Package : ff896
Target Speed   : -6
Mapper Version : virtex2p -- $Revision: 1.34 $
Mapped Date    : Wed May 23 15:24:35 2007

Design Summary
--------------
Number of errors:      0
Number of warnings:  137
Logic Utilization:
  Number of Slice Flip Flops:         760 out of  18,560    4%
  Number of 4 input LUTs:             730 out of  18,560    3%
Logic Distribution:
  Number of occupied Slices:          805 out of   9,280    8%
Total Number 4 input LUTs:            920 out of  18,560    4%
  Number used as logic:               730
  Number used as a route-thru:         30
  Number used for Dual Port RAMs:      88
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      72

  Number of bonded IOBs:               75 out of     556   13%
    IOB Flip Flops:                    37
    IOB Master Pads:                    3
    IOB Slave Pads:                     3
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   0 out of       2    0%
  Number of GCLKs:                      4 out of      16   25%
  Number of DCMs:                       2 out of       8   25%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:            4
Total equivalent gate count for design:  41,462
Additional JTAG gate count for IOBs:  3,600
Peak Memory Usage:  239 MB

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Additional Device Resource Counts

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network ar_done has no load.
WARNING:LIT:243 - Logical network user_output_data<9> has no load.
WARNING:LIT:243 - Logical network user_output_data<8> has no load.
WARNING:LIT:243 - Logical network user_output_data<7> has no load.
WARNING:LIT:243 - Logical network user_output_data<6> has no load.
WARNING:LIT:243 - Logical network user_output_data<5> has no load.
WARNING:LIT:243 - Logical network user_output_data<4> has no load.
WARNING:LIT:243 - Logical network user_output_data<3> has no load.
WARNING:LIT:243 - Logical network user_output_data<2> has no load.
WARNING:LIT:243 - Logical network user_output_data<1> has no load.
WARNING:LIT:243 - Logical network user_output_data<0> has no load.
WARNING:LIT:243 - Logical network clk_27_i has no load.
WARNING:LIT:243 - Logical network pc_ibf_i has no load.
WARNING:LIT:243 - Logical network pc_zstb_o has no load.
WARNING:LIT:243 - Logical network vcxo_control_1_o has no load.
WARNING:LIT:243 - Logical network vcxo_control_2_o has no load.
WARNING:LIT:243 - Logical network led_o<3> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/DPO<
   1> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/DPO<
   0> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/DPO<
   1> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/DPO<
   0> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<
   7> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<
   6> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<
   5> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<
   4> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<
   3> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<
   2> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<
   1> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<
   0> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<
   7> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<
   6> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<
   5> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<
   4> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<
   3> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<
   2> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<
   1> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<
   0> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B7/S
   PO has no load.
WARNING:MapLib:701 - Signal brefclk2_p_i connected to top level port
   brefclk2_p_i has been removed.
WARNING:MapLib:701 - Signal brefclk2_n_i connected to top level port
   brefclk2_n_i has been removed.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4000.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<0>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4000.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<1>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4000.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<2>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4000.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<3>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4000.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<0>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4000.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<1>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4000.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<2>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=4000.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<3>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1200.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<0>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<9>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<9>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<8>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<8>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<7>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<7>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<6>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<6>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<5>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<5>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<4>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<4>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<3>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<3>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<2>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<2>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<1>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<1>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<0>" has been
   discarded, because the net was optimized out of the design.
WARNING:MapLib:39 - The timing specification "MAXDELAY=1500.000000 pS" on net
   "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<0>" has been
   discarded, because the net was optimized out of the design.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col1<0> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col1<1> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col0<1> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/infrastructure_top0/cal_top0/hexClk is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:739 - Unexpected DCM feedback loop. The signal new_clk
   on the CLKFB pin of comp
   mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1 is not driven
   by an IOB or BUFGMUX therefore the phase relationship of output clocks to
   CLKIN cannot be guaranteed.

Section 3 - Informational
-------------------------
INFO:Map:110 - output buffer 'pc_data_o_21_OBUF' driving design level port
   'pc_data_o<21>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_21_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_20_OBUF' driving design level port
   'pc_data_o<20>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_20_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_19_OBUF' driving design level port
   'pc_data_o<19>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_19_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_18_OBUF' driving design level port
   'pc_data_o<18>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_18_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_17_OBUF' driving design level port
   'pc_data_o<17>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_17_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_16_OBUF' driving design level port
   'pc_data_o<16>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_16_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_15_OBUF' driving design level port
   'pc_data_o<15>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_15_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_14_OBUF' driving design level port
   'pc_data_o<14>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_14_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_13_OBUF' driving design level port
   'pc_data_o<13>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_13_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_12_OBUF' driving design level port
   'pc_data_o<12>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_12_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_11_OBUF' driving design level port
   'pc_data_o<11>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_11_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_10_OBUF' driving design level port
   'pc_data_o<10>' is being pushed into module 'system_controller_inst' to
   enable I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_10_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_9_OBUF' driving design level port
   'pc_data_o<9>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_9_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_8_OBUF' driving design level port
   'pc_data_o<8>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_8_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_7_OBUF' driving design level port
   'pc_data_o<7>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_7_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_6_OBUF' driving design level port
   'pc_data_o<6>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_6_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_5_OBUF' driving design level port
   'pc_data_o<5>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_5_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_4_OBUF' driving design level port
   'pc_data_o<4>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_4_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_3_OBUF' driving design level port
   'pc_data_o<3>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_3_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_2_OBUF' driving design level port
   'pc_data_o<2>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_2_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_1_OBUF' driving design level port
   'pc_data_o<1>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_1_OBUF'.
INFO:Map:110 - output buffer 'pc_data_o_0_OBUF' driving design level port
   'pc_data_o<0>' is being pushed into module 'system_controller_inst' to enable
   I/O register usage. The buffer has been renamed as
   'system_controller_inst/pc_data_o_0_OBUF'.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:535 - The following Virtex BUFG(s) is/are being retargetted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFG symbol "clk1_for_logic" (output signal=clk1),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/cal_top0/phclk_bufg"
   (output
   signal=mem_interface_top_inst/infrastructure_top0/cal_top0/phShftClk),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK0"
   (output signal=new_clk),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK90"
   (output signal=clk90)
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.
INFO:Pack:1716 - Initializing temperature to 85.000 Celcius. (default - Range:
   -40.000 to 100.000 Celcius)
INFO:Pack:1720 - Initializing voltage to 1.400 Volts. (default - Range: 1.400 to
   1.600 Volts)
INFO:Timing:2802 - Read 132 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com
INFO:Pack:1650 - Map created a placed design.
INFO:Timing:2802 - Read 132 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com

Section 4 - Removed Logic Summary
---------------------------------
  99 block(s) removed
 134 block(s) optimized away
 114 signal(s) removed
 103 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "clk2_for_logic" (CKBUF) removed.
 The signal "brefclk2" is loadless and has been removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas2" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas3" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo16" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo17" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo18" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo19" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo20" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo21" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo22" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo23" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo24" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo25" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo26" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo27" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo28" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo29" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo30" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo31" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U5" ()
removed.
 The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/vcc" is
loadless and has been removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U5" ()
removed.
 The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/vcc" is
loadless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/GND" is
sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/vcc"
is sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/gnd"
is sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col0<0>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div0
/dqs_n1" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div0
/dqs_n" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div0
/col0" (FF) removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/dqs_div_col0<0>" is
sourceless and has been removed.
     Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit3" (FF)
removed.
      The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<7>" is
sourceless and has been removed.
     Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit3" (FF)
removed.
      The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<6>" is
sourceless and has been removed.
     Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit3" (FF)
removed.
      The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<5>" is
sourceless and has been removed.
     Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit3" (FF)
removed.
      The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<4>" is
sourceless and has been removed.
     Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit3" (FF)
removed.
      The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<3>" is
sourceless and has been removed.
     Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit3" (FF)
removed.
      The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<2>" is
sourceless and has been removed.
     Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit3" (FF)
removed.
      The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<1>" is
sourceless and has been removed.
     Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit3" (FF)
removed.
      The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<0>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/dqsn1" (ROM)
removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/dqsn" is
sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit1" (FF)
removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<7>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dqsn1" (ROM)
removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dqsn" is
sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit1" (FF)
removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<6>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/dqsn1" (ROM)
removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/dqsn" is
sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit1" (FF)
removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<5>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dqsn1" (ROM)
removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dqsn" is
sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit1" (FF)
removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<4>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/dqsn1" (ROM)
removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/dqsn" is
sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit1" (FF)
removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<3>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/dqsn1" (ROM)
removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/dqsn" is
sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit1" (FF)
removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<2>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/dqsn1" (ROM)
removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/dqsn" is
sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit1" (FF)
removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<1>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dqsn1" (ROM)
removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dqsn" is
sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit1" (FF)
removed.
    The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<0>" is
sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<3>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr_Madd__n0000_Mxor_Result<3>_Result1" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr__n0000<3>" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr_3" (SFF) removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<2>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr_Madd__n0000_Mxor_Result<2>_Result1" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr__n0000<2>" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr_2" (SFF) removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<1>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr_Madd__n0000_Mxor_Result<1>_Result1" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr__n0000<1>" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr_1" (SFF) removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/fifo_01_rd_addr<0>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr_Madd__n0000__n00091" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr__n0000<0>" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_ad
dr_0" (SFF) removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<3>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr_Madd__n0000_Mxor_Result<3>_Result1" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr__n0000<3>" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr_3" (SFF) removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<2>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr_Madd__n0000_Mxor_Result<2>_Result1" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr__n0000<2>" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr_2" (SFF) removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<1>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr_Madd__n0000_Mxor_Result<1>_Result1" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr__n0000<1>" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr_1" (SFF) removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/fifo_03_rd_addr<0>" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr_Madd__n0000__n00091" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr__n0000<0>" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_ad
dr_0" (SFF) removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/high" is sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/one" (ROM) removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/two" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/delay4" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/five" (ROM) removed.
    The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/delay5" is sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/three" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/delay2" is sourceless and has been removed.
   Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/six" (ROM) removed.
    The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/delay3" is sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/four" (ROM) removed.
  The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/delay1" is sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<9>" is
sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_1<8>" is
sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<9>" is
sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/data_path0/data_read0/fbit_3<8>" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dqsn" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit1" (FF)
removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit3" (FF)
removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dqsn" is
sourceless and has been removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit1" (FF)
removed.
 Sourceless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit3" (FF)
removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/DPO<1>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/DPO<0>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/DPO<1>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/DPO<0>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<7>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<6>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<5>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<4>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<3>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<2>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<1>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/DPO<0>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<7>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<6>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<5>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<4>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<3>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<2>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<1>
" is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/DPO<0>
" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "brefclk2_n_i" is unused and has been removed.
 Unused block "brefclk2_n_i" (PAD) removed.
The signal "brefclk2_p_i" is unused and has been removed.
 Unused block "brefclk2_p_i" (PAD) removed.
Unused block "diff_buf_brefclk2" () removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dqsn1" (ROM)
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dqsn1" (ROM)
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B0" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B1" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B2" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B3" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B4" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B5" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B6" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B7" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B0" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B1" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B2" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B3" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B4" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B5" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B6" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B7" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B0" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B1" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B0" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B1" ()
removed.
Unused block
"mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_co
l0/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		mem_interface_top_inst/ddr2_top0/controller0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/controller0/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_c
ol1/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_c
ol0/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_c
ol1/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_
delay0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/data_path0/data_write0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/data_path0/data_write0/XST_VCC
FD 		mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_0
   optimized to 0
FD 		mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_11
   optimized to 0
FD 		mem_interface_top_inst/ddr2_top0/iobs0/controller_iobs0/iob_addr_12
   optimized to 0
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/cal_top0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/XST_VCC
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/ckt_to_cal/XST_VCC
VCC 		mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCD0/VCC
GND 		mem_interface_top_inst/infrastructure_top0/clk_dcm0/XST_GND
GND 		system_controller_inst/XST_GND
VCC 		system_controller_inst/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		mem_interface_top_inst/clk180_11
LUT1 		mem_interface_top_inst/clk270_11
LUT1 		mem_interface_top_inst/infrastructure_top0/user_rst1
LUT1 		mem_interface_top_inst/infrastructure_top0/cal_top0/reset_not1
LUT1 		system_controller_inst/reset_INV1
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/cal_ctl_Result<0>
_xor11
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_Madd__n000
0__n00091
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_4_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_1_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_2_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_3_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_4_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_5_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_6_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_7_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_8_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_9_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_10_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_11_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_12_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_13_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_14_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_15_rt
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/ddr_dqs_en
able_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/ddr_dqs_en
able_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/data11
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/data11
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/enable_b1
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/ddr_cke_cntrl1
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_Msub__n0000_
_n00081
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_Msub__n0000__n00081
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_LPM_COUNTER_4__n00
00<0>_xor11
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_Madd__n0000__n00091
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_1_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_2_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_3_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_4_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_5_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_6_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_7_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_8_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_9_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_10_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_11_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/DQS_reset1_clk0_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd3_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_4_rt
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_
int1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/reset90_r_IN
V1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
1/dqs_div0n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
1/dqs_n1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/dqsn1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
0/dqs_div0n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dqs_div2n1

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| brefclk_p_i                        | DIFFM   | INPUT     | LVDS_25_DT  |          |      |          |          |       |
| ddr2_dqs<0>                        | DIFFM   | BIDIR     | BLVDS_25    |          |      | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF2    |          |       |
| ddr2_dqs<1>                        | DIFFM   | BIDIR     | BLVDS_25    |          |      | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF2    |          |       |
| ddr2_ODT0                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_address<0>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_address<1>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<2>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<3>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<4>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<5>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<6>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<7>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<8>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<9>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<10>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<11>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_address<12>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_ba<0>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_ba<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_casb                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_cke                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_clk0                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_clk0b                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_csb                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_dm<0>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_dm<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_dq<0>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<1>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<2>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<3>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<4>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<5>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<6>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<7>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<8>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<9>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<10>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<11>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<12>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<13>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<14>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<15>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_rasb                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_web                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr_rst_dqs_div_i                  | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| ddr_rst_dqs_div_o                  | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| led_o<0>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led_o<1>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led_o<2>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| mreset_i                           | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| pc_data_o<0>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<1>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<2>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<3>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<4>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<5>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<6>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<7>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<8>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<9>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<10>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<11>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<12>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<13>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<14>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<15>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<16>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<17>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<18>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<19>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<20>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| pc_data_o<21>                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
AREA_GROUP gp1
  RANGE: SLICE_X52Y0:SLICE_X75Y15
  No COMPRESSION specified for AREA_GROUP gp1
  AREA_GROUP Logic Utilization:
  Number of Slice Flip Flops:   150 out of    768   19%
  Logic Distribution:
    Number of occupied Slices:                           150 out of    384   39%
  Total Number 4 input LUTs:    225 out of    768   29%
      Number used as logic:                   224
      Number used as route-thru:                1


Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of  
                                            |            |            | Levels | Slack      |errors     
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.450ns    | 0.356ns    | 0      | 0.094ns    | 1         
  e_top0/clk_dcm0/clk0dcm" MAXDELAY = 0.45  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.450ns    | 0.356ns    | 0      | 0.094ns    | 1         
  e_top0/clk_dcm0/clk90dcm" MAXDELAY = 0.45 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.755ns    | 0.657ns    | 0      | 0.098ns    | 1         
  e_top0/clk_dcm0/clk0d2inv" MAXDELAY = 0.7 |            |            |        |            |           
  55 ns                                     |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.755ns    | 0.657ns    | 0      | 0.098ns    | 1         
  e_top0/clk_dcm0/clk90d2inv" MAXDELAY = 0. |            |            |        |            |           
  755 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.407ns    | 0      | 0.193ns    | 1         
  e_top0/cal_top0/suClkDiv2" MAXDELAY = 0.6 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.407ns    | 0      | 0.193ns    | 1         
  e_top0/cal_top0/clkDiv2" MAXDELAY = 0.6 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.389ns    | 0      | 0.211ns    | 1         
  e_top0/cal_top0/phClkDiv2" MAXDELAY = 0.6 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.700ns    | 0.357ns    | 0      | 0.343ns    | 1         
  e_top0/cal_top0/suPhClkDiv2" MAXDELAY = 0 |            |            |        |            |           
  .7 ns                                     |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.705ns    | 0      | 0.495ns    | 1         
  a_path0/dqs_div_col1<1>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.645ns    | 0      | 0.555ns    | 1         
  a_path0/dqs_div_col1<0>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_3<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 6.042ns    | 4      | 0.624ns    | 0         
  top0_clk_dcm0_clk90dcm_0 = PERIOD TIMEGRP |            |            |        |            |           
   "mem_interface_top_inst_infrastructure_t |            |            |        |            |           
  op0_clk_dcm0_clk90dcm_0" TS_brefclk_p_i P |            |            |        |            |           
  HASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns  |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.853ns    | 0      | 0.647ns    | 1         
  a_path0/data_read0/fbit_3<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.853ns    | 0      | 0.647ns    | 1         
  a_path0/data_read0/fbit_0<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.853ns    | 0      | 0.647ns    | 1         
  a_path0/data_read0/fbit_0<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.552ns    | 0      | 0.648ns    | 1         
  a_path0/dqs_div_col0<1>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_0<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_0<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_0<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_0<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_3<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_3<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_3<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.833ns    | 0      | 0.667ns    | 1         
  a_path0/data_read0/fbit_2<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.833ns    | 0      | 0.667ns    | 1         
  a_path0/data_read0/fbit_2<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.832ns    | 0      | 0.668ns    | 1         
  a_path0/data_read0/fbit_2<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.832ns    | 0      | 0.668ns    | 1         
  a_path0/data_read0/fbit_2<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.832ns    | 0      | 0.668ns    | 1         
  a_path0/data_read0/fbit_2<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.832ns    | 0      | 0.668ns    | 1         
  a_path0/data_read0/fbit_2<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.832ns    | 0      | 0.668ns    | 1         
  a_path0/data_read0/fbit_2<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.832ns    | 0      | 0.668ns    | 1         
  a_path0/data_read0/fbit_2<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 5.959ns    | 1      | 0.707ns    | 0         
  top0_clk_dcm0_clk0dcm_0 = PERIOD TIMEGRP  |            |            |        |            |           
  "mem_interface_top_inst_infrastructure_to |            |            |        |            |           
  p0_clk_dcm0_clk0dcm_0" TS_brefclk_p_i HIG |            |            |        |            |           
  H 50% INPUT_JITTER 0 ns                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.650ns    | 0      | 0.850ns    | 1         
  a_path0/data_read0/fbit_1<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.638ns    | 0      | 0.862ns    | 1         
  a_path0/data_read0/fbit_0<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.638ns    | 0      | 0.862ns    | 1         
  a_path0/data_read0/fbit_0<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.638ns    | 0      | 0.862ns    | 1         
  a_path0/data_read0/fbit_0<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.638ns    | 0      | 0.862ns    | 1         
  a_path0/data_read0/fbit_0<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.634ns    | 0      | 0.866ns    | 1         
  a_path0/data_read0/fbit_1<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_2<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_2<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_3<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.614ns    | 0      | 0.886ns    | 1         
  a_path0/data_read0/fbit_2<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.614ns    | 0      | 0.886ns    | 1         
  a_path0/data_read0/fbit_2<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.614ns    | 0      | 0.886ns    | 1         
  a_path0/data_read0/fbit_2<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.614ns    | 0      | 0.886ns    | 1         
  a_path0/data_read0/fbit_2<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.614ns    | 0      | 0.886ns    | 1         
  a_path0/data_read0/fbit_2<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.614ns    | 0      | 0.886ns    | 1         
  a_path0/data_read0/fbit_2<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.608ns    | 0      | 0.892ns    | 1         
  a_path0/data_read0/fbit_1<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.421ns    | 0      | 1.079ns    | 1         
  a_path0/data_read0/fbit_1<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.421ns    | 0      | 1.079ns    | 1         
  a_path0/data_read0/fbit_1<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.421ns    | 0      | 1.079ns    | 1         
  a_path0/data_read0/fbit_1<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.858ns    | 0      | 1.142ns    | 1         
  a_path0/transfer_done_1<0>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.793ns    | 0      | 1.207ns    | 1         
  a_path0/transfer_done_0<1>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.792ns    | 0      | 1.208ns    | 1         
  a_path0/data_read_controller0/rst_dqs_div |            |            |        |            |           
  _delayed" MAXDELAY = 2 ns                 |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.697ns    | 0      | 1.303ns    | 1         
  a_path0/transfer_done_0<0>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.653ns    | 0      | 1.347ns    | 1         
  a_path0/transfer_done_0<3>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.651ns    | 0      | 1.349ns    | 1         
  a_path0/transfer_done_1<1>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.576ns    | 0      | 1.424ns    | 1         
  a_path0/transfer_done_0<2>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.558ns    | 0      | 1.442ns    | 1         
  a_path0/transfer_done_1<2>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.550ns    | 0      | 1.450ns    | 1         
  a_path0/transfer_done_1<3>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.267ns    | 0      | 2.733ns    | 1         
  a_path0/fifo_10_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.014ns    | 0      | 2.986ns    | 1         
  a_path0/fifo_00_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.966ns    | 0      | 3.034ns    | 1         
  a_path0/fifo_00_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.957ns    | 0      | 3.043ns    | 1         
  a_path0/fifo_10_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.929ns    | 0      | 3.071ns    | 1         
  a_path0/fifo_00_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.929ns    | 0      | 3.071ns    | 1         
  a_path0/fifo_02_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.918ns    | 0      | 3.082ns    | 1         
  a_path0/fifo_02_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.872ns    | 0      | 3.128ns    | 1         
  a_path0/fifo_11_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.859ns    | 0      | 3.141ns    | 1         
  a_path0/fifo_02_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.852ns    | 0      | 3.148ns    | 1         
  a_path0/fifo_10_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.844ns    | 0      | 3.156ns    | 1         
  a_path0/fifo_11_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.785ns    | 0      | 3.215ns    | 1         
  a_path0/fifo_11_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.767ns    | 0      | 3.233ns    | 1         
  a_path0/fifo_10_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.763ns    | 0      | 3.237ns    | 1         
  a_path0/fifo_02_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.760ns    | 0      | 3.240ns    | 1         
  a_path0/fifo_00_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.752ns    | 0      | 3.248ns    | 1         
  a_path0/fifo_10_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.751ns    | 0      | 3.249ns    | 1         
  a_path0/fifo_11_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.745ns    | 0      | 3.255ns    | 1         
  a_path0/fifo_11_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.699ns    | 0      | 3.301ns    | 1         
  a_path0/fifo_12_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.679ns    | 0      | 3.321ns    | 1         
  a_path0/fifo_13_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.664ns    | 0      | 3.336ns    | 1         
  a_path0/fifo_12_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.632ns    | 0      | 3.368ns    | 1         
  a_path0/fifo_13_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.627ns    | 0      | 3.373ns    | 1         
  a_path0/fifo_01_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.627ns    | 0      | 3.373ns    | 1         
  a_path0/fifo_03_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.618ns    | 0      | 3.382ns    | 1         
  a_path0/fifo_12_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.561ns    | 0      | 3.439ns    | 1         
  a_path0/fifo_00_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.558ns    | 0      | 3.442ns    | 1         
  a_path0/fifo_12_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.526ns    | 0      | 3.474ns    | 1         
  a_path0/fifo_02_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.521ns    | 0      | 3.479ns    | 1         
  a_path0/fifo_12_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.389ns    | 0      | 3.611ns    | 1         
  a_path0/fifo_13_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.375ns    | 0      | 3.625ns    | 1         
  a_path0/fifo_13_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.371ns    | 0      | 3.629ns    | 1         
  a_path0/fifo_13_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 1.223ns    | 0      | 5.443ns    | 0         
  top0_cal_top0_phShftClkDcm_0 = PERIOD TIM |            |            |        |            |           
  EGRP "mem_interface_top_inst_infrastructu |            |            |        |            |           
  re_top0_cal_top0_phShftClkDcm_0" TS_brefc |            |            |        |            |           
  lk_p_i PHASE 3.333 ns HIGH 50% INPUT_JITT |            |            |        |            |           
  ER 0 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  PATH "TS01_path" TIG                      | N/A        | 3.758ns    | 1      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  PATH "TS02_path" TIG                      | N/A        | 1.210ns    | 0      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  PATH "TS05_path" TIG                      | N/A        | 4.400ns    | 1      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP "m |            |            |        |            |           
  em_interface_top_inst_infrastructure_top0 |            |            |        |            |           
  _clk_dcm0_clk0dcm" TS_brefclk_n_i HIGH 50 |            |            |        |            |           
  % INPUT_JITTER 0 ns                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP " |            |            |        |            |           
  mem_interface_top_inst_infrastructure_top |            |            |        |            |           
  0_clk_dcm0_clk90dcm" TS_brefclk_n_i PHASE |            |            |        |            |           
   1.667 ns HIGH 50% INPUT_JITTER 0 ns      |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_cal_top0_phShftClkDcm = PERIOD TIMEG |            |            |        |            |           
  RP "mem_interface_top_inst_infrastructure |            |            |        |            |           
  _top0_cal_top0_phShftClkDcm" TS_brefclk_n |            |            |        |            |           
  _i PHASE 3.333 ns HIGH 50% INPUT_JITTER 0 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_ | N/A        | N/A        | N/A    | N/A        | N/A       
  n_i" 150 MHz HIGH 50% INPUT_JITTER 0 ns   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "ddr_rst_dqs_div_o/mem_interface_top_ | N/A        | N/A        | N/A    | N/A        | N/A       
  inst/ddr2_top0/rst_dqs_div_int" MAXDELAY  |            |            |        |            |           
  = 0.7 ns                                  |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_ | N/A        | N/A        | N/A    | N/A        | N/A       
  p_i" 150 MHz HIGH 50% INPUT_JITTER 0 ns   |            |            |        |            |           
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.

Section 12 - Configuration String Details
-----------------------------------------
BUFGMUX "clk1_for_logic": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "mem_interface_top_inst/infrastructure_top0/cal_top0/phclk_bufg": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK0": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK90": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

DCM "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1": Configuration String is:
   "DLL_FREQUENCY_MODE:LOW CLKDV_DIVIDE:2 CLKOUT_PHASE_SHIFT:NONE CLK_FEEDBACK:1X DFS_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE DLL_FREQUENCY_MODE:LOW FACTORY_JF1:0XC0 FACTORY_JF2:0X80 PSCLKINV:PSCLK PSENINV:PSEN
PSINCDECINV:PSINCDEC RSTINV:RST_B DSSENINV:DSSEN"
   CLKFX_MULTIPLY = 4
   CLKFX_DIVIDE = 1
   CLKIN_PERIOD = 0.0
   PHASE_SHIFT = 0

DCM "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm": Configuration String is:
   "DLL_FREQUENCY_MODE:LOW CLKDV_DIVIDE:2 CLKOUT_PHASE_SHIFT:VARIABLE CLK_FEEDBACK:1X DFS_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE DLL_FREQUENCY_MODE:LOW FACTORY_JF1:0XC0 FACTORY_JF2:0X80 PSCLKINV:PSCLK PSENINV:PSEN
PSINCDECINV:PSINCDEC RSTINV:RST_B DSSENINV:DSSEN"
   CLKFX_MULTIPLY = 4
   CLKFX_DIVIDE = 1
   CLKIN_PERIOD = 0.0
   PHASE_SHIFT = 128


Section 13 - Additional Device Resource Counts
----------------------------------------------
Number of JTAG Gates for IOBs = 75
Number of Equivalent Gates for Design = 41,462
Number of RPM Macros = 4
Number of Hard Macros = 0
GT10 = 0
GT = 0
CAPTUREs = 0
BSCANs = 0
STARTUPs = 0
PCILOGICs = 0
DCMs = 2
GCLKs = 4
ICAPs = 0
18X18 Multipliers = 0
Block RAMs = 0
TBUFs = 0
JTAGPPCs = 0
CLK_Ps = 0
CLK_Ns = 0
GTOPADs = 0
GTIPADs = 0
PPC405s = 0
Total Registers (Flops & Latches in Slices & IOBs) not driven by LUTs = 366
IOB Dual-Rate Flops not driven by LUTs = 0
IOB Dual-Rate Flops = 24
IOB Slave Pads = 3
IOB Master Pads = 3
IOB Latches not driven by LUTs = 0
IOB Latches = 0
IOB Flip Flops not driven by LUTs = 36
IOB Flip Flops = 37
Unbonded IOBs = 0
Bonded IOBs = 75
ORCYs = 0
XORs = 41
CARRY_INITs = 22
CARRY_SKIPs = 0
CARRY_MUXes = 40
Total Shift Registers = 72
Static Shift Registers = 72
Dynamic Shift Registers = 0
16x1 ROMs = 0
16x1 RAMs = 0
32x1 RAMs = 0
Dual Port RAMs = 44
MUXFs = 21
MULT_ANDs = 0
4 input LUTs used as Route-Thrus = 30
4 input LUTs = 730
Slice Latches not driven by LUTs = 0
Slice Latches = 0
Slice Flip Flops not driven by LUTs = 330
Slice Flip Flops = 760
Slices = 805
F6 Muxes = 1
F5 Muxes = 20
F8 Muxes = 0
F7 Muxes = 0
Number of LUT signals with 4 loads = 37
Number of LUT signals with 3 loads = 26
Number of LUT signals with 2 loads = 57
Number of LUT signals with 1 load = 546
NGM Average fanout of LUT = 2.01
NGM Maximum fanout of LUT = 32
NGM Average fanin for LUT = 3.3123
Number of LUT symbols = 730
