[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLC2272IDR production of TEXAS INSTRUMENTS from the text:|VDD±| − Supply Voltage − V10\n8\n6\n4\n4 6 8121416\n10 12 14 16TA= 25°C\nIO=±50µA\nIO=±500µA\nV(OPP) − Maximum Peak-to-Peak Output Voltage − VVO(PP)\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nTLC227x, TLC227xA: Advanced LinCMOS Rail-to-Rail Operational Amplifiers\n11Features\n1•Output Swing Includes Both Supply Rails\n•Low Noise: 9nV/√HzTypical atf=1kHz\n•Low-Input Bias Current: 1-pA Typical\n•Fully-Specified forBoth Single-Supply andSplit-\nSupply Operation\n•Common-Mode Input Voltage Range Includes\nNegative Rail\n•High-Gain Bandwidth: 2.2-MHz Typical\n•High Slew Rate: 3.6-V/μsTypical\n•Low Input Offset Voltage: 950μVMaximum at\nTA=25°C\n•Macromodel Included\n•Performance Upgrades fortheTLC272 and\nTLC274\n•Available inQ-Temp Automotive\n2Applications\n•White Goods (Refrigerators, Washing Machines)\n•Hand-held Monitoring Systems\n•Configuration Control andPrint Support\n•Transducer Interfaces\n•Battery-Powered Applications\n3Description\nThe TLC2272 and TLC2274 aredual and quadruple\noperational amplifiers from Texas Instruments. Both\ndevices exhibit rail-to-rail output performance for\nincreased dynamic range insingle- orsplit-supply\napplications. The TLC227x family offers 2MHz of\nbandwidth and 3V/μsofslew rate forhigher-speed\napplications. These devices offer comparable AC\nperformance while having better noise, input offset\nvoltage, and power dissipation than existing CMOS\noperational amplifiers. The TLC227x has anoise\nvoltage of9nV/√Hz,twotimes lower than competitive\nsolutions.\nThe TLC227x family ofdevices, exhibiting high input\nimpedance andlownoise, isexcellent forsmall-signal\nconditioning forhigh-impedance sources such as\npiezoelectric transducers. Because ofthemicropower\ndissipation levels, these devices work well inhand-\nheld monitoring and remote-sensing applications. In\naddition, therail-to-rail output feature, with single- or\nsplit-supplies, makes thisfamily agreat choice when\ninterfacing with analog-to-digital converters (ADCs).\nFor precision applications, theTLC227xA family is\navailable with amaximum input offset voltage of\n950μV.This family isfully characterized at5Vand\n±5V.The TLC227x also make great upgrades tothe\nTLC27x instandard designs. They offer increased\noutput dynamic range, lower noise voltage, andlower\ninput offset voltage. This enhanced feature setallows\nthem tobeused inawider range ofapplications. For\napplications thatrequire higher output drive andwider\ninput voltage range, seetheTLV2432 and TLV2442\ndevices.\nIfthe design requires single amplifiers, see the\nTLV2211, TLV2221 and TLV2231 family. These\ndevices aresingle rail-to-rail operational amplifiers in\ntheSOT-23 package. Their small size andlowpower\nconsumption make them ideal forhigh density,\nbattery-powered equipment.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTLC2272TSSOP (8) 4.40 mm×3.00 mm\nSOIC (8) 3.91 mm×4.90 mm\nSO(8) 5.30 mm×6.20 mm\nPDIP (8) 6.35 mm×9.81 mm\nTLC2274TSSOP (14) 4.40 mm×5.00 mm\nSOIC (14) 3.91 mm×8.65 mm\nSO(14)5.30 mm×10.30\nmm\nPDIP (14)6.35 mm×19.30\nmm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nMaximum Peak-to-Peak Output Voltage vs\nSupply Voltage\n2TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 TLC2272 andTLC2272A Electrical Characteristics\nVDD=5V................................................................... 6\n6.6 TLC2272 andTLC2272A Electrical Characteristics\nVDD±=±5V................................................................ 8\n6.7 TLC2274 andTLC2274A Electrical Characteristics\nVDD=5V................................................................... 9\n6.8 TLC2274 andTLC2274A Electrical Characteristics\nVDD±=±5V.............................................................. 11\n6.9 Typical Characteristics ............................................ 13\n7Detailed Description ............................................ 247.1 Overview ................................................................. 24\n7.2 Functional Block Diagram ....................................... 24\n7.3 Feature Description ................................................. 24\n7.4 Device Functional Modes ........................................ 24\n8Application andImplementation ........................ 25\n8.1 Application Information ............................................ 25\n8.2 Typical Application .................................................. 26\n9Power Supply Recommendations ...................... 28\n10Layout ................................................................... 29\n10.1 Layout Guidelines ................................................. 29\n10.2 Layout Example .................................................... 29\n11Device andDocumentation Support ................. 30\n11.1 Related Links ........................................................ 30\n11.2 Community Resources .......................................... 30\n11.3 Trademarks ........................................................... 30\n11.4 Electrostatic Discharge Caution ............................ 30\n11.5 Glossary ................................................................ 30\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 30\n4Revision History\nChanges from Revision G(May 2004) toRevision H Page\n•Added Feature Description section, Device Functional Modes ,Application andImplementation section, Power\nSupply Recommendations section, Layout section, Device andDocumentation Support section, andMechanical,\nPackaging, andOrderable Information section. ..................................................................................................................... 1\n•Added ESD Rating table fortheDandPWpackage devices. .............................................................................................. 5\n1\n2\n3\n4\n510\n9\n8\n7\n6NC\n1 OUT\n1 IN−\n1 IN+\nVDD−/GNDNC\nVDD+\n2 OUT\n2 IN−\n2 IN+\n3 2 1 20 19\n9 10 11 12 134\n5\n6\n7\n818\n17\n16\n15\n144IN+\nNC\nVDD−\nNC\n3IN+1IN+\nNC\nVDD+\nNC\n2IN+1IN −\n1OUT\nNC\n3IN −4IN −\n2IN −2OUTNC\n3OUT4OUT\n3 2 1 20 19\n9 10 11 12 134\n5\n6\n7\n818\n17\n16\n15\n14NC\n2 OUT\nNC\n2 IN−\nNCNC\n1 IN−\nNC\n1 IN+\nNCNC\n1OUT\nNC\nNCNC\nNC\nV /GNDNC\n2 IN+V\nDD−DD+\n1\n2\n3\n4\n5\n6\n714\n13\n12\n1 1\n10\n9\n81OUT\n1IN−\n1IN+\nVDD+\n2IN+\n2IN−\n2OUT4OUT\n4IN−\n4IN+\nVDD−\n3IN+\n3IN−\n3OUT\n1\n2\n3\n48\n7\n6\n51OUT\n1IN−\n1IN+\nVDD−/GNDVDD+\n2OUT\n2IN−\n2IN+\n3TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nTLC2272\nD,JG,P,orPWPackage\n8-Pin SOIC, CDIP, PDIP, orTSSOP\nTopView\nTLC2272\nFKPackage\n20-Pin LCCC\nTopView\nTLC2272\nUPackage\n10-Pin CFP\nTopViewTLC2274\nD,J,N,PW, orWPackage\n14-Pin SOIC, CDIP, PDIP, TSSOP, orCFP\nTopView\nTLC2274\nFKPackage\n20-Pin LCCC\nTopView\n4TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedPinFunctions\nPIN\nI/O DESCRIPTION\nNAMENO.\nTLC2272 TLC2274\nD,JG,P,\norPWFK UD,J,N,\nPW, orWFK\n1IN+ 3 7 4 3 4 I Non-inverting input, Channel 1\n1IN- 2 5 3 2 3 I Inverting input, Channel 1\n1OUT 1 2 2 1 2 O Output, Channel 1\n2IN+ 5 12 6 5 8 I Non-inverting input, Channel 2\n2IN- 6 15 7 6 9 I Inverting input, Channel 2\n2OUT 7 17 8 7 10 O Output, Channel 2\n3IN+ — — — 10 14 I Non-inverting input, Channel 3\n3IN- — — — 9 13 I Inverting input, Channel 3\n3OUT — — — 8 12 O Output, Channel 3\n4IN+ — — — 12 18 I Non-inverting input, Channel 4\n4IN- — — — 13 19 I Inverting input, Channel 4\n4OUT — — — 14 20 O Output, Channel 4\nVDD+ 8 20 9 4 6 — Positive (highest) supply\nVDD– — — — 11 16 — Negative (lowest) supply\nVDD–/GND 4 10 5 — — — Negative (lowest) supply\nNC —1,3,4,6,8,\n9,11,13,14,\n16,18,191,10 —1,5,7,11,\n15,17— NoConnection\n5TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values, except differential voltages, arewith respect tothemidpoint between VDD+andVDD.\n(3) Differential voltages areatIN+with respect toIN–.Excessive current willflow ifinput isbrought below VDD–−0.3V.\n(4) Theoutput may beshorted toeither supply. Temperature orsupply voltages must belimited toensure thatthemaximum dissipation\nrating isnotexceeded.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage, VDD+(2)8 V\nVDD-(2)–8 V\nDifferential input voltage, VID(3)±16 V\nInput voltage, VI(any input)(2)VDD−−0.3 VDD+ V\nInput current, II(any input) ±5 mA\nOutput current, IO ±50 mA\nTotal current intoVDD+ ±50 mA\nTotal current outofVDD– ±50 mA\nDuration ofshort-circuit current at(orbelow) 25°C(4)Unlimited\nOperating free-air temperature range, TAClevel parts 0 70\n°C I,Qlevel parts –40 125\nMlevel parts –55 125\nLead temperature 1,6mm(1/16 inch) from case for10seconds D,N,PorPWpackage 260 °C\nLead temperature 1,6mm(1/16 inch) from case for60seconds JorUpackage 300 °C\nStorage temperature, Tstg –65 150 °C\n(1) AEC Q100-002 indicates thatHBM stressing shall beinaccordance with theANSI/ESDA/JEDEC JS-001 specification.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perAEC\nQ100-002(1)Q-grade andM-grade devices inDand\nPWpackages±2000\nV\nCharged-device model (CDM), per\nAEC Q100-011Q-grade andM-grade devices inDand\nPWpackages±1000\n6.3 Recommended Operating Conditions\nMIN MAX UNIT\nVDD± Supply voltageCLEVEL PARTS ±2.2 ±8\nVILEVEL PARTS ±2.2 ±8\nQLEVEL PARTS ±2.2 ±8\nMLEVEL PARTS ±2.2 ±8\nVI Input voltageCLEVEL PARTS VDD− VDD+−1.5\nVILEVEL PARTS VDD− VDD+−1.5\nQLEVEL PARTS VDD− VDD+−1.5\nMLEVEL PARTS VDD− VDD+−1.5\nVIC Common-mode input voltageCLEVEL PARTS VDD− VDD+−1.5\nVILEVEL PARTS VDD− VDD+−1.5\nQLEVEL PARTS VDD− VDD+−1.5\nMLEVEL PARTS VDD− VDD+−1.5\n6TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedRecommended Operating Conditions (continued)\nMIN MAX UNIT\nTA Operating free-air temperatureCLEVEL PARTS 0 70\n°CILEVEL PARTS –40 125\nQLEVEL PARTS –40 125\nMLEVEL PARTS –55 125\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Maximum power dissipation isafunction ofTJ(max) ,θJA,andTA.Themaximum allowable power dissipation atanyallowable ambient\ntemperature isPD=(TJ(max)−TA)/θJA.Operating attheabsolute maximum TJof150°Ccanaffect reliability.\n(3) Thepackage thermal impedance iscalculated inaccordance with JESD 51-7 (plastic) orMIL-STD-883 Method 1012 (ceramic).6.4 Thermal Information\nTHERMAL METRIC(1)TLC2272 TLC2274\nUNITD\n(SOIC)P\n(PDIP)PW\n(TSSOP)FK\n(LCCC)U\n(CFP)D\n(SOIC)N\n(PDIP)PW\n(TSSOP)FK\n(LCCC)J\n(CDIP)\n8-PIN 8-PIN 8-PIN 20-PIN 10-PIN 14-PIN 14-PIN 14-PIN 20-PIN 14-PIN\nRθJAJunction-to-ambient thermal\nresistance(2)(3) 115.6 58.5 175.8 — — 83.8 — 111.6 — — °C/W\nRθJC(top)Junction-to-case (top) thermal\nresistance(2)(3) 61.8 48.3 58.8 18 121.3 43.2 34 41.2 16 16.2 °C/W\nRθJBJunction-to-board thermal\nresistance55.9 35.6 104.3 — — 38.4 — 54.7 — — °C/W\nψJTJunction-to-top\ncharacterization parameter14.3 25.9 5.9 — — 9.4 — 3.9 — — °C/W\nψJBJunction-to-board\ncharacterization parameter55.4 35.5 102.6 — — 38.1 — 53.9 — — °C/W\nRθJC(bot)Junction-to-case (bottom)\nthermal resistance— — — — 8.68 — — — — — °C/W\n(1) TA=–55°Cto125°C.\n(2) Typical values arebased ontheinput offset voltage shift observed through 168hours ofoperating lifetestatTA=150°Cextrapolated to\nTA=25°Cusing theArrhenius equation andassuming anactivation energy of0.96 eV.6.5 TLC2272 andTLC2272A Electrical Characteristics VDD=5V\natspecified free-air temperature, VDD=5V;TA=25°C,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIO Input offset voltageVIC=0V,VDD±=±2.5V,\nVO=0V,RS=50ΩTLC2272\nTA=25°C300 2500\nµVTLC2272A 300 950\nTLC2272\nFullRange(1)3000\nTLC2272A 1500\nαVIOTemperature coefficient of\ninput offset voltageVIC=0V,VDD±=±2.5V,VO=0V,RS=50Ω 2 μV/°C\nInput offset voltage long-term drift(2)VIC=0V,VDD±=±2.5V,VO=0V,RS=50Ω 0.002 μV/mo\nIIO Input offset currentVIC=0V,VDD±=±2.5V,\nVO=0V,RS=50ΩAlllevel parts TA=25°C 0.5 60\npAClevel part TA=0°Cto80°C 100\nIlevel part TA=–40°Cto85°C 150\nQlevel part TA=–40°Cto125°C 800\nMlevel part TA=–55°Cto125°C 800\nIIB Input bias currentVIC=0V,VDD±=±2.5V,\nVO=0V,RS=50ΩAlllevel parts TA=25°C 1 60\npAClevel part TA=0°Cto80°C 100\nIlevel part TA=–40°Cto85°C 150\nQlevel part TA=–40°Cto125°C 800\nMlevel part TA=–55°Cto125°C 800\nVICR Common-mode input voltage RS=50Ω;|VIO|≤5mVTA=25°C –0.3 2.5 4\nV\nFullRange(1)0 2.5 3.5\n7TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedTLC2272 andTLC2272A Electrical Characteristics VDD=5V(continued)\natspecified free-air temperature, VDD=5V;TA=25°C,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(3) Referenced to0V.VOH High-level output voltageIOH=−20μA 4.99\nVIOH=−200μATA=25°C 4.85 4.93\nFullRange(1)4.85\nIOH=−1mATA=25°C 4.25 4.65\nFullRange(1)4.25\nVOL Low-level output voltage VIC=2.5VIOL=50μA 0.01\nVIOL=500μATA=25°C 0.09 0.15\nFullRange(1)0.15\nIOL=5mATA=25°C 0.9 1.5\nFullRange(1)1.5\nAVDLarge-signal differential\nvoltage amplificationVIC=2.5V,\nVO=1Vto4V;\nRL=10kΩ(3)Clevel partTA=25°C 15 35\nV/mVTA=0°Cto80°C 15\nIlevel partTA=25°C 15 35\nTA=–40°Cto85°C 15\nQlevel partTA=25°C 10 35\nTA=–40°Cto125°C 10\nMlevel partTA=25°C 10 35\nTA=–55°Cto125°C 10\nVIC=2.5V,VO=1Vto4V;RL=1MΩ(3)175\nrid Differential input resistance 1012Ω\nri Common-mode input resistance 1012Ω\nci Common-mode input capacitance f=10kHz, Ppackage 8 pF\nzo Closed-loop output impedance f=1MHz, AV=10 140 Ω\nCMRR Common-mode rejection ratioVIC=0Vto2.7V,\nVO=2.5V,RS=50ΩTA=25°C 70 75\ndB\nFullRange(1)70\nkSVRSupply-voltage rejection ratio\n(ΔVDD/ΔVIO)VDD=4.4Vto16V,\nVIC=VDD/2,noloadTA=25°C 80 95\ndB\nFullRange(1)80\nIDD Supply currrent VO=2.5V,noloadTA=25°C 2.2 3\nmA\nFullRange(1)3\nSR Slew rateatunity gainVO=0.5Vto2.5V,\nRL=10kΩ(3),CL=100pF(3)TA=25°C 2.3 3.6\nV/µs\nFullRange(1)1.7\nVn Equivalent input noise voltagef=10Hz 50\nnV/√Hz\nf=1kHz 9\nVNPPPeak-to-peak equivalent\ninput noise voltagef=0.1Hzto1Hz 1\nµV\nf=0.1Hzto10Hz 1.4\nIn Equivalent input noise current 0.6 fA/√Hz\nTHD+N Total harmonic distortion +noiseVO=0.5Vto2.5V,\nf=20kHz, RL=10kΩ(3)AV=1 0.0013%\nAV=10 0.004%\nAV=100 0.03%\nGain-bandwidth product f=10kHz, RL=10kΩ(3),CL=100pF(3)2.18 MHz\nBOM Maximum output-swing bandwidth VO(PP) =2V,AV=1,RL=10kΩ(3),CL=100pF(3)1 MHz\nts Settling timeAV=–1,RL=10kΩ(3),\nStep =0.5Vto2.5V,CL=100pF(3)To0.1% 1.5\nµs\nTo0.01% 2.6\nφm Phase margin atunity gain RL=10kΩ(3),CL=100pF(3)50°\nGain margin RL=10kΩ(3),CL=100pF(3)10 dB\n8TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated(1) TA=–55°Cto125°C.\n(2) Typical values arebased ontheinput offset voltage shift observed through 168hours ofoperating lifetestatTA=150°Cextrapolated to\nTA=25°Cusing theArrhenius equation andassuming anactivation energy of0.96 eV.6.6 TLC2272 andTLC2272A Electrical Characteristics VDD±=±5V\natspecified free-air temperature, VDD±=±5V;TA=25°C,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIO Input offset voltageVIC=0V,VO=0V,\nRS=50ΩTLC2272\nTA=25°C300 2500\nµVTLC2272A 300 950\nTLC2272\nFullRange(1)3000\nTLC2272A 1500\nαVIOTemperature coefficient of\ninput offset voltageVIC=0V,VO=0V,RS=50Ω 2 μV/°C\nInput offset voltage long-term drift(2)VIC=0V,VO=0V,RS=50Ω 0.002 μV/mo\nIIO Input offset currentVIC=0V,VO=0V,\nRS=50ΩAlllevel parts TA=25°C 0.5 60\npAClevel part TA=0°Cto80°C 100\nIlevel part TA=–40°Cto85°C 150\nQlevel part TA=–40°Cto125°C 800\nMlevel part TA=–55°Cto125°C 800\nIIB Input bias currentVIC=0V,VO=0V,\nRS=50ΩAlllevel parts TA=25°C 1 60\npAClevel part TA=0°Cto80°C 100\nIlevel part TA=–40°Cto85°C 150\nQlevel part TA=–40°Cto125°C 800\nMlevel part TA=–55°Cto125°C 800\nVICR Common-mode input voltage RS=50Ω;|VIO|≤5mVTA=25°C –5.3 0 4\nV\nFullRange(1)–5 0 3.5\nVOM+Maximum positive peak\noutput voltageIO=−20μA 4.99\nVIO=−200μATA=25°C 4.85 4.93\nFullRange(1)4.85\nIO=−1mATA=25°C 4.25 4.65\nFullRange(1)4.25\nVOM-Maximum negative\npeak output voltageVIC=0V,IO=50μA –4.99\nVIO=500μATA=25°C –4.85 –4.91\nFullRange(1)–4.85\nIO=5mATA=25°C –3.5 –4.1\nFullRange(1)–3.5\nAVDLarge-signal differential\nvoltage amplificationVO=±4V;RL=10kΩClevel partTA=25°C 25 50\nV/mVTA=0°Cto80°C 25\nIlevel partTA=25°C 25 50\nTA=–40°Cto85°C 25\nQlevel partTA=25°C 20 50\nTA=–40°Cto125°C 20\nMlevel partTA=25°C 20 50\nTA=–55°Cto125°C 20\nVO=±4V;RL=1MΩ 300\nrid Differential input resistance 1012Ω\nri Common-mode input resistance 1012Ω\nci Common-mode input capacitance f=10kHz, Ppackage 8 pF\nzo Closed-loop output impedance f=1MHz, AV=10 130 Ω\nCMRR Common-mode rejection ratioVIC=–5Vto2.7V,\nVO=0V,RS=50ΩTA=25°C 75 80\ndB\nFullRange(1)75\nkSVRSupply-voltage rejection ratio\n(ΔVDD/ΔVIO)VDD+=2.2Vto±8V,\nVIC=0V,noloadTA=25°C 80 95\ndB\nFullRange(1)80\nIDD Supply currrent VO=0V,noloadTA=25°C 2.4 3\nmA\nFullRange(1)3\n9TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedTLC2272 andTLC2272A Electrical Characteristics VDD±=±5V(continued)\natspecified free-air temperature, VDD±=±5V;TA=25°C,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSR Slew rateatunity gainVO=±2.3V,\nRL=10kΩ,CL=100pFTA=25°C 2.3 3.6\nV/µs\nFullRange(1)1.7\nVn Equivalent input noise voltagef=10Hz 50\nnV/√Hz\nf=1kHz 9\nVNPPPeak-to-peak equivalent\ninput noise voltagef=0.1Hzto1Hz 1\nµV\nf=0.1Hzto10Hz 1.4\nIn Equivalent input noise current 0.6 fA/√Hz\nTHD+N Total harmonic distortion +noiseVO=±2.3,\nf=20kHz, RL=10kΩAV=1 0.0011%\nAV=10 0.004%\nAV=100 0.03%\nGain-bandwidth product f=10kHz, RL=10kΩ,CL=100pF 2.25 MHz\nBOM Maximum output-swing bandwidth VO(PP) =4.6V,AV=1,RL=10kΩ,CL=100pF 0.54 MHz\nts Settling timeAV=–1,RL=10kΩ,\nStep =–2.3Vto2.3V,CL=100pFTo0.1% 1.5\nµs\nTo0.01% 3.2\nφm Phase margin atunity gain RL=10kΩ,CL=100pF 52°\nGain margin RL=10kΩ,CL=100pF 10 dB\n(1) TA=–55°Cto125°C.\n(2) Typical values arebased ontheinput offset voltage shift observed through 168hours ofoperating lifetestatTA=150°Cextrapolated to\nTA=25°Cusing theArrhenius equation andassuming anactivation energy of0.96 eV.6.7 TLC2274 andTLC2274A Electrical Characteristics VDD=5V\natspecified free-air temperature, VDD=5V;TA=25°C,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIO Input offset voltageVIC=0V,VDD±=±2.5V,\nVO=0V,RS=50ΩTLC2274\nTA=25°C300 2500\nµVTLC2274A 300 950\nTLC2274\nFullRange(1)3000\nTLC2274A 1500\nαVIOTemperature coefficient of\ninput offset voltageVIC=0V,VDD±=±2.5V,VO=0V,RS=50Ω 2 μV/°C\nInput offset voltage long-term drift(2)VIC=0V,VDD±=±2.5V,VO=0V,RS=50Ω 0.002 μV/mo\nIIO Input offset currentVIC=0V,VDD±=±2.5V,\nVO=0V,RS=50ΩAlllevel parts TA=25°C 0.5 60\npAClevel part TA=0°Cto80°C 100\nIlevel part TA=–40°Cto85°C 150\nQlevel part TA=–40°Cto125°C 800\nMlevel part TA=–55°Cto125°C 800\nIIB Input bias currentVIC=0V,VDD±=±2.5V,\nVO=0V,RS=50ΩAlllevel parts TA=25°C 1 60\npAClevel part TA=0°Cto80°C 100\nIlevel part TA=–40°Cto85°C 150\nQlevel part TA=–40°Cto125°C 800\nMlevel part TA=–55°Cto125°C 800\nVICR Common-mode input voltage RS=50Ω;|VIO|≤5mVTA=25°C –0.3 2.5 4\nV\nFullRange(1)0 2.5 3.5\nVOH High-level output voltageIOH=−20μA 4.99\nVIOH=−200μATA=25°C 4.85 4.93\nFullRange(1)4.85\nIOH=−1mATA=25°C 4.25 4.65\nFullRange(1)4.25\n10TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedTLC2274 andTLC2274A Electrical Characteristics VDD=5V(continued)\natspecified free-air temperature, VDD=5V;TA=25°C,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(3) Referenced to0V.VOL Low-level output voltage VIC=2.5VIOL=50μA 0.01\nVIOL=500μATA=25°C 0.09 0.15\nFullRange(1)0.15\nIOL=5mATA=25°C 0.9 1.5\nFullRange(1)1.5\nAVDLarge-signal differential\nvoltage amplificationVIC=2.5V,VO=1Vto\n4V;\nRL=10kΩ(3)Clevel partTA=25°C 15 35\nV/mVTA=0°Cto80°C 15\nIlevel partTA=25°C 15 35\nTA=–40°Cto85°C 15\nQlevel partTA=25°C 10 35\nTA=–40°Cto125°C 10\nMlevel partTA=25°C 10 35\nTA=–55°Cto125°C 10\nVIC=2.5V,VO=1Vto4V;RL=1MΩ(3)175\nrid Differential input resistance 1012Ω\nri Common-mode input resistance 1012Ω\nci Common-mode input capacitance f=10kHz, Ppackage 8 pF\nzo Closed-loop output impedance f=1MHz, AV=10 140 Ω\nCMRR Common-mode rejection ratioVIC=0Vto2.7V,\nVO=2.5V,RS=50ΩTA=25°C 70 75\ndB\nFullRange(1)70\nkSVRSupply-voltage rejection ratio\n(ΔVDD/ΔVIO)VDD=4.4Vto16V,\nVIC=VDD/2,noloadTA=25°C 80 95\ndB\nFullRange(1)80\nIDD Supply currrent VO=2.5V,noloadTA=25°C 4.4 6\nmA\nFullRange(1)6\nSR Slew rateatunity gainVO=0.5Vto2.5V,\nRL=10kΩ(3),CL=100pF(3)TA=25°C 2.3 3.6\nV/µs\nFullRange(1)1.7\nVn Equivalent input noise voltagef=10Hz 50\nnV/√Hz\nf=1kHz 9\nVNPPPeak-to-peak equivalent\ninput noise voltagef=0.1Hzto1Hz 1\nµV\nf=0.1Hzto10Hz 1.4\nIn Equivalent input noise current 0.6 fA/√Hz\nTHD+N Total harmonic distortion +noiseVO=0.5Vto2.5V,\nf=20kHz, RL=10kΩ(3)AV=1 0.0013%\nAV=10 0.004%\nAV=100 0.03%\nGain-bandwidth product f=10kHz, RL=10kΩ(3),CL=100pF(3)2.18 MHz\nBOM Maximum output-swing bandwidth VO(PP) =2V,AV=1,RL=10kΩ(3),CL=100pF(3)1 MHz\nts Settling timeAV=–1,RL=10kΩ(3),\nStep =0.5Vto2.5V,CL=100pF(3)To0.1% 1.5\nµs\nTo0.01% 2.6\nφm Phase margin atunity gain RL=10kΩ(3),CL=100pF(3)50°\nGain margin RL=10kΩ(3),CL=100pF(3)10 dB\n11TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated(1) TA=–55°Cto125°C.\n(2) Typical values arebased ontheinput offset voltage shift observed through 168hours ofoperating lifetestatTA=150°Cextrapolated to\nTA=25°Cusing theArrhenius equation andassuming anactivation energy of0.96 eV.6.8 TLC2274 andTLC2274A Electrical Characteristics VDD±=±5V\natspecified free-air temperature, VDD±=±5V;TA=25°C,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIO Input offset voltageVIC=0V,VO=0V,\nRS=50ΩTLC2274\nTA=25°C300 2500\nµVTLC2274A 300 950\nTLC2274\nFullRange(1)3000\nTLC2274A 1500\nαVIOTemperature coefficient of\ninput offset voltageVIC=0V,VO=0V,RS=50Ω 2 μV/°C\nInput offset voltage long-term drift(2)VIC=0V,VO=0V,RS=50Ω 0.002 μV/mo\nIIO Input offset currentVIC=0V,VO=0V,\nRS=50ΩAlllevel parts TA=25°C 0.5 60\npAClevel part TA=0°Cto80°C 100\nIlevel part TA=–40°Cto85°C 150\nQlevel part TA=–40°Cto125°C 800\nMlevel part TA=–55°Cto125°C 800\nIIB Input bias currentVIC=0V,VO=0V,\nRS=50ΩAlllevel parts TA=25°C 1 60\npAClevel part TA=0°Cto80°C 100\nIlevel part TA=–40°Cto85°C 150\nQlevel part TA=–40°Cto125°C 800\nMlevel part TA=–55°Cto125°C 800\nVICR Common-mode input voltage RS=50Ω;|VIO|≤5mVTA=25°C –5.3 0 4\nV\nFullRange(1)–5 0 3.5\nVOM+Maximum positive peak\noutput voltageIO=−20μA 4.99\nVIO=−200μATA=25°C 4.85 4.93\nFullRange(1)4.85\nIO=−1mATA=25°C 4.25 4.65\nFullRange(1)4.25\nVOM-Maximum negative peak\noutput voltageVIC=0VIO=50μA –4.99\nVIO=500μATA=25°C –4.85 –4.91\nFullRange(1)–4.85\nIO=5mATA=25°C –3.5 –4.1\nFullRange(1)–3.5\nAVDLarge-signal differential\nvoltage amplificationVO=±4V;RL=10kΩClevel partTA=25°C 25 50\nV/mVTA=0°Cto80°C 25\nIlevel partTA=25°C 25 50\nTA=–40°Cto85°C 25\nQlevel partTA=25°C 20 50\nTA=–40°Cto125°C 20\nMlevel partTA=25°C 20 50\nTA=–55°Cto125°C 20\nVO=±4V;RL=1MΩ 300\nrid Differential input resistance 1012Ω\nri Common-mode input resistance 1012Ω\nci Common-mode input capacitance f=10kHz, Ppackage 8 pF\nzo Closed-loop output impedance f=1MHz, AV=10 130 Ω\nCMRR Common-mode rejection ratioVIC=–5Vto2.7V,\nVO=0V,RS=50ΩTA=25°C 75 80\ndB\nFullRange(1)75\nkSVRSupply-voltage rejection ratio\n(ΔVDD/ΔVIO)VDD+=2.2Vto±8V,\nVIC=0V,noloadTA=25°C 80 95\ndB\nFullRange(1)80\nIDD Supply currrent VO=0V,noloadTA=25°C 4.8 6\nmA\nFullRange(1)6\n12TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedTLC2274 andTLC2274A Electrical Characteristics VDD±=±5V(continued)\natspecified free-air temperature, VDD±=±5V;TA=25°C,unless otherwise noted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSR Slew rateatunity gainVO=±2.3V,\nRL=10kΩ,CL=100pFTA=25°C 2.3 3.6\nV/µs\nFullRange(1)1.7\nVn Equivalent input noise voltagef=10Hz 50\nnV/√Hz\nf=1kHz 9\nVNPPPeak-to-peak equivalent\ninput noise voltagef=0.1Hzto1Hz 1\nµV\nf=0.1Hzto10Hz 1.4\nIn Equivalent input noise current 0.6 fA/√Hz\nTHD+N Total harmonic distortion +noiseVO=±2.3,\nf=20kHz, RL=10kΩAV=1 0.0011%\nAV=10 0.004%\nAV=100 0.03%\nGain-bandwidth product f=10kHz, RL=10kΩ,CL=100pF 2.25 MHz\nBOM Maximum output-swing bandwidth VO(PP) =4.6V,AV=1,RL=10kΩ,CL=100pF 0.54 MHz\nts Settling timeAV=–1,RL=10kΩ,\nStep =–2.3Vto2.3V,CL=100pFTo0.1% 1.5\nµs\nTo0.01% 3.2\nφm Phase margin atunity gain RL=10kΩ,CL=100pF 52°\nGain margin RL=10kΩ,CL=100pF 10 dB\n13TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated(1) Forallgraphs where VDD=5V,allloads arereferenced to2.5V.\n(2) Data athigh andlowtemperatures areapplicable only within therated operating free-air temperature ranges ofthevarious devices.6.9 Typical Characteristics\nTable 1.Table ofGraphs\nFIGURE(1)\nVIO Input offset voltageDistribution 1,2,3,4\nvsCommon-mode voltage 5,6\nαVIO Input offset voltage temperature coefficient Distribution 7,8,9,10(2)\nIIB/IIO Input bias andinput offset current vsFree-air temperature 11(2)\nVI Input voltagevsSupply voltage 12\nvsFree-air temperature 13(2)\nVOH High-level output voltage vsHigh-level output current 14(2)\nVOL Low-level output voltage vsLow-level output current 15,16(2)\nVOM+ Maximum positive peak output voltage vsOutput current 17(2)\nVOM- Maximum negative peak output voltage vsOutput current 18(2)\nVO(PP) Maximum peak-to-peak output voltage vsFrequency 19\nIOS Short-circuit output currentvsSupply voltage 20\nvsFree-air temperature 21(2)\nVO Output voltage vsDifferential input voltage 22,23\nAVDLarge-signal differential voltage amplification vsLoad resistance 24\nLarge-signal differential voltage amplification andphase margin vsFrequency 25,26\nLarge-signal differential voltage amplification vsFree-air temperature 27(2),28(2)\nz0 Output impedance vsFrequency 29,30\nCMRR Common-mode rejection ratiovsFrequency 31\nvsFree-air temperature 32\nkSVR Supply-voltage rejection ratiovsFrequency 33,34\nvsFree-air temperature 35(2)\nIDD Supply currentvsSupply voltage 36(2),37(2)\nvsFree-air temperature 38(2),39(2)\nSR Slew ratevsLoad Capacitance 40\nvsFree-air temperature 41(2)\nVOInverting large-signal pulse response 42,43\nVoltage-follower large-signal pulse response 44,45\nInverting small-signal pulse response 46,47\nVoltage-follower small-signal pulse response 48,49\nVn Equivalent input noise voltage vsFrequency 50,51\nNoise voltage over a10-second period 52\nIntegrated noise voltage vsFrequency 53\nTHD+N Total harmonic distortion +noise vsFrequency 54\nGain-bandwidth productvsSupply voltage 55\nvsFree-air temperature 56(2)\nφm Phase margin vsLoad capacitance 57\nGain margin vsLoad capacitance 58\n0.5\n0\n−1\n−1 0 1VIO − Input Offset Voltage − mV1\n2 3 4 5VIO\nVIC− Common-Mode Voltage − VVDD= 5 V\nTA= 25°C\nRS= 50 Ω\n−0.5\n0.5\n0\n−1\n−1 0 1VIO − Input Offset Voltage − mV1\n2 3 4 5\nVIC− Common-Mode Voltage − VVIO−0.5VDD=±5 V\nTA= 25°C\nRS= 50 Ω\n−6 −5 −4 −3 −2\nVIO− Input Offset Voltage − mVPercentage of Amplifiers − %10\n5\n020\n15\n0 0.4 0.8 1.2 1.6992 Amplifiers From\n−1.6 −1.2 −0.8 −0.42 Wafer Lots\nVDD=±2.5 V\nVIO− Input Offset Voltage − mVPercentage of Amplifiers − %10\n5\n020\n15\n0 0.4 0.8 1.2 1.6992 Amplifiers From\n−1.6 −1.2 −0.8 −0.42 Wafer Lots\nVDD=±5 V\nVIO− Input Offset Voltage − mVPercentage of Amplifiers − %10\n5\n020\n15\n−1.6 −1.2 0 0.4 0.8 1.2 1.6891 Amplifiers From\n−0.8 −0.42 Wafer Lots\nVDD=±2.5 V\nTA= 25°C\nVIO− Input Offset Voltage − mVPercentage of Amplifiers − %10\n5\n020\n15\n−1.6 −1.2 0 0.4 0.8 1.2 1.6 −0.8 −0.4891 Amplifiers From\n2 Wafer Lots\nVDD=±5 V\nTA= 25°C\n14TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 1.Distribution ofTLC2272 Input Offset Voltage Figure 2.Distribution ofTLC2272 Input Offset Voltage\nFigure 3.Distribution ofTLC2274 Input Offset Voltage Figure 4.Distribution ofTLC2274 Input Offset Voltage\nFigure 5.Input Offset Voltage vsCommon-Mode Voltage Figure 6.Input Offset Voltage vsCommon-Mode Voltage\n15\n10\n5\n0\n25 45 65 85202530\n105 125\nTA− Free-Air Temperature − °C35\nVDD=±2.5 V\nVIC= 0 V\nVO= 0 V\nRS= 50 Ω\nIIB\nIIO\nIIB and IIO − Input Bias and Input Offset Currents − pAIBIIIO\n0\n− 2\n− 6\n− 8\n− 108\n− 4\n2 3 4 5 6 7 8− Input Voltage − V4\n2610\n|VDD±| − Supply Voltage − VVITA= 25°C\nRS= 50 Ω\n|VIO|≤5mV12\n15\n10\n5\n0\n0 1Percentage of Amplifiers − %2025\n2 3 4 5\nαVIO− Temperature Coefficient − µ °V/ C−5 −4 −3 −2 −1128 Amplifiers From\n2 Wafer Lots\nVDD=±2.5 V\nN Package\nTA= 25°C to 125 °C\n15\n10\n5\n0Percentage of Amplifiers − %2025\nαVIO− Temperature Coefficient − µ °V/ C0 1 2 3 4 5 −5 −4 −3 −2 −1128 Amplifiers From\n2 Wafer Lots\nVDD=±2.5 V\nN Package\nTA= 25°C to 125 °C\n15\n10\n5\n0\n−1 0 1Percentage of Amplifiers − %2025\n2 3 4 5\nαVIO− Temperature Coefficient − µ °V/ C128 Amplifiers From\n2 Wafer Lots\nVDD=±2.5 V\nP Package\n25°C to 125 °C\n−5 −4 −3 −2\n−5 −4 −3 −215\n10\n5\n0\n−1 0 1Percentage of Amplifiers − %2025\n2 3 4 5\nαVIO− Temperature Coefficient − µ °V/ C128 Amplifiers From\n2 Wafer Lots\nVDD=±5 V\nP Package\n25°C to 125 °C\n15TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 7.Distribution ofTLC2272 vs\nInput Offset Voltage Temperature CoefficientFigure 8.Distribution ofTLC2272 vs\nInput Offset Voltage Temperature Coefficient\nFigure 9.Distribution ofTLC2274 vs\nInput Offset Voltage Temperature CoefficientFigure 10.Distribution ofTLC2274 vs\nInput Offset Voltage Temperature Coefficient\nFigure 11.Input Bias andInput Offset Current vs\nFree-Air TemperatureFigure 12.Input Voltage vsSupply Voltage\n3\n2\n1\n0 1 2 3 4 5− Maximum Positive Peak Output Voltage − V45\n|IO| − Output Current − mATA= −55 °C\nTA= 25°C\nTA= 125 °CVDD±=±5 V\nVOM +\n0 1 2 3 4 5 6\nIO− Output Current − mAVDD=±5 V\nVIC= 0 V\nTA= 125 °C\nTA= 25°C\nTA= −55 °C−3.8\n−4\n−4.2\n−4.4\n−4.6\n−4.8\n−5− Maximum Negative Peak Output Voltage − V\nVOM −\nVOL − Low-Level Output Voltage − V\nIOL− Low-Level Output Current − mAVOL0.6\n0.4\n0.2\n0\n0 1 2 30.8\n411.2\n5 61.4\nVDD= 5 V\nVIC= 2.5 V\nTA= 125 °C\nTA= 25°C\nTA= −55 °C\nVOL − Low-Level Output Voltage − V0.6\n0.4\n0.2\n0\n0 1 2 30.8\n4 5VDD= 5 V\nTA= 25°C\nIOL− Low-Level Output Current − mAVOLVIC= 1.25 V11.2\nVIC= 2.5 VVIC= 0 V\nV0H − High-Level Output Voltage − VVOH\nIOH− High-Level Output Current − mA4\n2\n1\n06\n3\n0 1 2 3 45VDD= 5 V\nTA= 125 °C\nTA= −55 °CTA= 25°C\n−75 − 25 0 25 50 75 100 1252\n1\n0\n−1345\n− Input Voltage − V\nVI\nTA− Free-Air Temperature − °C|VIO|≤5mVVDD= 5 V\n− 50\n16TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 13.Input Voltage vsFree-Air Temperature Figure 14.High-Level Output Voltage vs\nHigh-Level Output Current\nFigure 15.Low-Level Output Voltage vs\nLow-Level Output CurrentFigure 16.Low-Level Output Voltage vs\nLow-Level Output Current\nFigure 17.Maximum Positive Peak Output Voltage vs\nOutput CurrentFigure 18.Maximum Positive Peak Output Voltage vs\nOutput Current\n1\n−1\n−3\n−5\n0 25035\n500 750 1000\nVID− Differential Input Voltage − µV− Output Voltage − V\nVO\n−1000 −750 −250 −500VDD=±5 V\nTA= 25°C\nRL= 10 k Ω\nVIC= 0 V\n0.11\n0.1 1 10 100101001000\nRL− Load Resistance − k ΩVO=±1 V\nTA= 25°C\nVDD=±5 V\nVDD= 5 V\nAVD − Large-Signal DifferentialAVDVoltage Amplification − dB\n−5\n−75 −50 −25 0 25 50 75 100 125−1−371115\nIOS − Short-Circuit Output Current − mAOSI\nTA− Free-Air Temperature − °CVID= 100 mVVID= −100 mVVO= 0 V\nVDD=±5 V\n3\n2\n1\n0\n80045\n1200\nVID− Differential Input Voltage − µV− Output Voltage − V\nVO\n−800 −400 400 0VDD= 5 V\nTA= 25°C\nRL= 10 k Ω\nVIC= 2.5 V\n4\n0\n2 3 481216\n5 6 7 8IOS − Short-Circuit Output Current − mAOSI\n|VDD±| − Supply Voltage − VVID= 100 mV\nVO= 0 V\nTA= 25°C\n−8VID= −100 mV\n−4\n2\n1\n0\n10 k 100 k 1 M3\nf − Frequency − Hz4\n10 M6\n578910\nV(OPP) − Maximum Peak-to-Peak Output Voltage − VVO(PP)VDD= 5 V\nVDD=±5 VRL= 10 k Ω\nTA= 25°C\n17TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 19.Maximum Peak-to-Peak Output Voltage vs\nFrequencyFigure 20.Short-Circuit Output Current vsSupply Voltage\nFigure 21.Short-Circuit Output Current vs\nFree-Air TemperatureFigure 22.Output Voltage vsDifferential Input Voltage\nFigure 23.Output Voltage vsDifferential Input Voltage Figure 24.Large-Signal Differential Voltage Amplification vs\nLoad Resistance\n10\n1\n0.11000\n100\n100 1 k 10 k 100 k 1 Mzo − Output Impedance − O\nf − Frequency − HzΩ\nzoVDD= 5 V\nTA= 25°C\nAV= 100\nAV= 10\nAV= 1\n10\n1\n0.11000\n100\n100 1 k 10 k 100 k 1 Mzo − Output Impedance − O\nf − Frequency − HzΩ\nzoVDD=±5 V\nTA= 25°C\nAV= 100\nAV= 10\nAV= 1\n−75 −50 −25 0 25 50 75 100 125101001 k\nTA− Free-Air Temperature − °CVDD= 5 V\nVIC= 2.5 V\nVO= 1 V to 4 V\nRL= 1 M Ω\nRL= 10 k Ω\nAVD − Large-Signal DifferentialAVDVoltage Amplification − V/mV\n−75 −50 −25 0 25 50 75 100 125101001 k\nTA− Free-Air Temperature − °CRL= 1 M Ω\nRL= 10 k ΩVDD=±5 V\nVIC= 0 V\nVO=±4 V\nAVD − Large-Signal DifferentialAVDVoltage Amplification − V/mV\n020\n1 k 10 k 100 k 1 M406080\nf − Frequency − Hz10 Mom − Phase MarginφmVDD= 5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\n−20\n−40 −90°−45°0°45°90°135°180°\nAVD − Large-Signal DifferentialAVDVoltage Amplification − dB\n020\n1 k 10 k 100 k 1 M406080\nf − Frequency − Hz10 MVDD=±5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\nom − Phase Marginφm\n−20\n−40 −90°−45°0°45°90°135°180°\nAVD − Large-Signal DifferentialAVDVoltage Amplification − dB\n18TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 25.Large-Signal Differential Voltage Amplification\nandPhase Margin vsFrequencyFigure 26.Large-Signal Differential Voltage Amplification\nandPhase Margin vsFrequency\nFigure 27.Large-Signal Differential Voltage Amplification vs\nFree-Air TemperatureFigure 28.Large-Signal Differential Voltage Amplification vs\nFree-Air Temperature\nFigure 29.Output Impedance vsFrequency Figure 30.Output Impedance vsFrequency\nkSVR − Supply Voltage Rejection Ratio − dBkSVR\nTA− Free-Air Temperature − °C−75 −50 −25 0 25 50 75 100 125100\n95\n90\n85105110\nVDD±=±2.2 V to ±8 V\nVO= 0 V\n0 1 2 3 4 5 6 7 800.61.21.82.43\nIDD − Supply Current − mADDI\n|VDD±| − Supply Voltage − VVO= 0 V\nNo Load\nTA= 25°C\nTA= −55 °C\nTA= 125 °C\n40\n20\n0\n10 100 1 kkSVR − Supply-Voltage Rejection Ratio − dB6080\nf − Frequency − Hz100\n10 k 100 k 1 M 10 MkSVRVDD= 5 V\nTA= 25°C\nkSVR+\nkSVR−\n−20\n40\n20\n0\n10 100 1 kkSVR − Supply-Voltage Rejection Ratio − dB6080\nf − Frequency − Hz100\n10 k 100 k 1 M 10 MkSVRVDD=±5 V\nTA= 25°C\nkSVR+\nkSVR−\n−20\n60\n40\n20\n0\n10 100 1 k 10 kCMRR − Common-Mode Rejection Ratio − dB80100\n100 k 1 M\nf − Frequency − HzVDD=±5 V\nVDD= 5 V\n10 MTA= 25°C\nTA− Free-Air Temperature − °CCMRR − Common-Mode Rejection Ratio − dB82\n78\n74\n708690\n−75 −50 −25 0 25 50 75 100 125VDD=±5 V\nVDD= 5 V\nVIC= 0 V to 2.7 VVIC= −5 V to 2.7 V\n19TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 31.Common-Mode Rejection Ratio vsFrequency Figure 32.Common-Mode Rejection Ratio vs\nFree-Air Temperature\nFigure 33.Supply-Voltage Rejection Ratio vsFrequency Figure 34.Supply-Voltage Rejection Ratio vsFrequency\nFigure 35.Supply-Voltage Rejection Ratio vs\nFree-Air TemperatureFigure 36.TLC2272 Supply Current vsSupply Voltage\n3\n2\n14\nµs\nSR − Slew Rate − V/\n−75 −50 −25 0 25 50 75 100 125\nTA− Free-Air Temperature − °CVDD= 5 V\nRL= 10 k Ω\nCL= 100 pF\nAV= 1SR +SR −\n05\n2\n1\n0\n1 2 3 4 5345\n6 7 8 9VO − Output Voltage − mVVO\nt − Time − µsVDD= 5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\nAV= −1\n0\n−75 −50 −25 0 25 50 75 100 12501.22.43.64.86\nTA− Free-Air Temperature − °CIDD − Supply Current − mADDIVDD= 5 V\nVO= 2.5 VVDD=±5 V\nVO= 0 V\nµs\nSR − Slew Rate − V/\n0123\nCL− Load Capacitance − pF10 k 1 k 100 10SR +SR −45\nVDD= 5 V\nAV= −1\nTA= 25°C\n−75 −50 −25 0 25 50 75 100 12500.61.21.82.43\nTA− Free-Air Temperature − °CIDD − Supply Current − mADDIVDD= 5 V\nVO= 2.5 VVDD=±5 V\nVO= 0 V\n0 1 2 3 4 5 6 7 801.22.43.64.86\nIDD − Supply Current − mADDI\n|VDD±| − Supply Voltage − VVO= 0 V\nNo Load\nTA= 25°C\nTA= −55 °C\nTA= 125 °C\n20TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 37.TLC2274 Supply Current vsSupply Voltage Figure 38.TLC2272 Supply Current vsFree-Air Temperature\nFigure 39.TLC2274 Supply Current vsFree-Air Temperature Figure 40.Slew Rate vsLoad Capacitance\nFigure 41.Slew Rate vsFree-Air Temperature Figure 42.Inverting Large-Signal Pulse Response\n0\n−100\n0 0.5 1 1.5 250100\n2.5 3 3.5 4VO − Output Voltage − mVVO\nt − Time − µsVDD=±5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\nAV= 1\n−50\n2.5\n2.45\n2.42.552.6\n0 0.5 1 1.5VO − Output Voltage − VVO\nt − Time − µs2.65\nVDD= 5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\nAV= 1\n0\n−14\n1 2 3 4 52\n135\n6 7 8 9VO − Output Voltage − VVO\nt − Time − µsVDD=±5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\nAV= 1\n0−2\n−3\n−5−4\n2.5\n2.45\n2.4\n0.5 1 1.5 2 2.52.552.62.65\n3.5 4.5 5 5.5VO − Output Voltage − VVO\nt − Time − µsVDD= 5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\nAV= −1\n0 3 4\n3\n2\n1\n0\n1 2 3 4 545\n6 7 8 9VO − Output Voltage − VVO\nt − Time − µsVDD= 5 V\nRL= 10 k Ω\nCL= 100 pF\nAV= 1\nTA= 25°C\n0\n0\n− 1\n− 3\n− 4\n− 54\n− 2\n1 2 3 4 52\n135\n6 7 8 9VO − Output Voltage − VVO\nt − Time − µsVDD=±5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\nAV= −1\n0\n21TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 43.Inverting Large-Signal Pulse Response Figure 44.Voltage-Follower Large-Signal Pulse Response\nFigure 45.Voltage-Follower Large-Signal Pulse Response Figure 46.Inverting Small-Signal Pulse Response\nFigure 47.Inverting Small-Signal Pulse Response Figure 48.Voltage-Follower Small-Signal Pulse Response\n0.00010.001\n100 1 k 10 k 100 kTHD + N − Total Harmonic Distortion Plus Noise − %\nf − Frequency − Hz0.010.11\nVDD= 5 V\nTA= 25°C\nRL= 10 k Ω\nAV= 100\nAV= 10\nAV= 1\nIntegrated Noise Voltage − uVRMS1\n0.1100\n1 10 100 1 k\nf − Frequency − Hz10 k 100 kVRMS\nµCalculated Using\nIdeal Pass-Band Filter\nLower Frequency = 1 Hz\nTA= 25°C\n10\n20\n10\n0\n10 100 1 kVn − Equivalent Input Noise Voltage − nV Hz30\nf − Frequency − Hz40\n10 k60\nVnnV/Hz VDD=±5 V\nTA= 25°C\nRS= 20 Ω\n−750\n−1000\n2 4 60250\n8 10Noise Voltage − nV\nt − Time − s0VDD= 5 V\nf = 0.1 Hz to 10 Hz\nTA= 25°C\n5007501000\n−250\n−500\n0\n−50\n−10050100\n0 0.5 1 1.5VO − Output Voltage − mVVO\nt − Time − µsVDD=±5 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\nAV= 1\n20\n10\n0\n10 100 1 kVn − Equivalent Input Noise Voltage − nV Hz30\nf − Frequency − Hz40\n10 k60\nVnnV/Hz VDD= 5 V\nTA= 25°C\nRS= 20 Ω\n22TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 49.Voltage-Follower Small-Signal Pulse Response Figure 50.Equivalent Input Noise Voltage vsFrequency\nFigure 51.Equivalent Input Noise Voltage vsFrequency Figure 52.Noise Voltage Over a10Second Period\nFigure 53.Integrated Noise Voltage vsFrequency Figure 54.Total Harmonic Distortion +Noise vsFrequency\n10om − Phase Margin\n10000\nCL− Load Capacitance − pFφm\n1000 100VDD=±5 V\nTA= 25°C\nRnull= 20 Ω\nRnull= 10 ΩRnull= 075°\n60°\n45°\n30°\n15°\n0°10 kΩ\n10 kΩ\nVDD−VDD +\nRnull\nCLVIRnull= 100 Ω\nRnull= 50 Ω\n3\n0\n10Gain Margin − dB69\n10000\nCL− Load Capacitance − pF1215\n1000 100VDD= 5 V\nAV= 1\nRL= 10 k Ω\nTA= 25°C\nGain-Bandwidth Product − MHz2.1\n2\n0 1 2 3 4 52.22.3\n6 7 8\n|VDD±| − Supply Voltage − V2.42.5\nf = 10 kHz\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\n−75 −50 −25 0 25 50 75 100 125\nTA− Free-Air Temperature − °CGain-Bandwidth Product − MHz1.8\n1.6\n1.422.4\n2.22.62.83\nVDD= 5 V\nf = 10 kHz\nRL= 10 k Ω\nCL= 100 pF\n23TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedFigure 55.Gain-Bandwidth Product vsSupply Voltage Figure 56.Gain-Bandwidth Product vsFree-Air Temperature\nFigure 57.Phase Margin vsLoad Capacitance Figure 58.Gain Margin vsLoad Capacitance\nQ3 Q6 Q9 Q12 Q14 Q16\nQ2 Q5 Q7 Q8 Q10 Q11D1Q17 Q15 Q13Q4 Q1R5C1VDD+\nIN+\nIN−\nR3 R4 R1 R2OUT\nVDD−\n24TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TLC227x and TLC227xA families ofdevices arerail-to-rail output operational amplifiers. These devices\noperate from 4.4-V to16-V single supply and±2.2-V ±8-Vdual supply, areunity-gain stable, andaresuitable for\nawide range ofgeneral-purpose applications.\n7.2 Functional Block Diagram\n(1) Includes both amplifiers andallESD, bias, andtrimcircuitry.Table 2.Device Component Count(1)\nComponent TLC2272 TLC2274\nTransistors 38 76\nResistors 26 52\nDiodes 9 18\nCapacitors 3 6\n7.3 Feature Description\nThe TLC227x and TLC227xA family ofdevices feature 2-MHz bandwidth and voltage noise of9nV/√Hzwith\nperformance rated from 4.4Vto16Vacross anautomotive temperature range (–40°Cto125°C).LinMOS suits\nawide range ofaudio, automotive, industrial, andinstrumentation applications.\n7.4 Device Functional Modes\nThe TLC227x andTLC227xA families ofdevices ispowered onwhen thesupply isconnected. The devices may\noperate with single ordual supply, depending ontheapplication. Thedevices areinitsfullperformance once the\nsupply isabove therecommended value.\nOUT+\n−+\n−+\n−+\n−\n+\n−+\n−+\n− +−\n+ −\n.SUBCKT TLC227x 1 2 3 4 5\nC1 11 1214E−12\nC2 6 760.00E−12\nDC 5 53DX\nDE 54 5DX\nDLP 90 91DX\nDLN 92 90DX\nDP 4 3DX\nEGND 99 0POLY (2) (3,0) (4,) 0 .5 .5\nFB 99 0POLY (5) VB VC VE VLP VLN 0\n+ 984.9E3 −1E6 1E6 1E6 −1E6\nGA 6 011 12 377.0E−6\nGCM 0 6 10 99 134E−9\nISS 3 10DC 216.OE−6\nHLIM 90 0VLIM 1K\nJ1 11 210 JX\nJ2 12 110 JX\nR2 6 9100.OE3RD1 60 112.653E3\nRD2 60 122.653E3\nR01 8 550\nR02 7 9950\nRP 3 44.310E3\nRSS 10 99925.9E3\nVAD 60 4−.5\nVB 9 0DC 0\nVC 3 53 DC .78\nVE 54 4DC .78\nVLIM 7 8DC 0\nVLP 91 0DC 1.9\nVLN 0 92DC 9.4\n.MODEL DX D (IS=800.0E−18)\n.MODEL JX PJF (IS=1.500E−12BETA=1.316E-3\n+ VTO=−.270)\n.ENDSVCC+\nRP\nIN −2\nIN+\n1\nVCC−V ADRD111J1 J210RSS ISS3\n12\nRD2\n60\nVE54DEDPVC\nDC\n4C153R2\n69EGND\nVBFB\nC2\nGCM GAVLIM\n8\n5RO1RO2\nHLIM90\nDIP91DIN\n92\nVIN VIP99\n7\n25TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated(1) Macromodeling ofIntegrated Circuit Operational Amplifiers ,IEEE Journal ofSolid-State Circuits, SC-9, 353(1974).8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Macromodel Information\nMacromodel information provided was derived using MicroSim Parts ™,themodel generation software used with\nMicroSim PSpice ™.The Boyle macromodel(1)and subcircuit inFigure 59were generated using theTLC227x\ntypical electrical and operating characteristics atTA=25°C.Using thisinformation, output simulations ofthe\nfollowing keyparameters canbegenerated toatolerance of20% (inmost cases):\n•Maximum positive output voltage swing\n•Maximum negative output voltage swing\n•Slew rate\n•Quiescent power dissipation\n•Input bias current\n•Open-loop voltage amplification\n•Unity gain frequency\n•Common-mode rejection ratio\n•Phase margin\n•DCoutput resistance\n•ACoutput resistance\n•Short-circuit output current limit\nFigure 59.Boyle Macromodel andSubcircuit\ng\nOUT S LoadR\nV R IR/c61 /c180 /c180\n1 1\n2 g g g 2\nOUT BAT S Load\n1 1\n2 2R1 R R R12 R R R R R\nV V R IR R R1 1R R/c230 /c246 /c230 /c246\n/c231 /c247 /c43 /c43/c231 /c247 /c45/c231 /c247 /c231 /c247/c232 /c248/c61 /c180 /c43 /c180 /c180 /c231 /c247\n/c231 /c247 /c43 /c43/c231 /c247/c231 /c247/c232 /c248\n1 1\n2 g g g 2 1 2\nOUT 1 2\n1 1\n2 2R1 R R R12 R R R R R V VV (V V )R R R 21 1R R/c230 /c246 /c230 /c246\n/c231 /c247 /c43 /c43/c231 /c247 /c45/c231 /c247 /c231 /c247 /c43 /c232 /c248/c61 /c180 /c43 /c45 /c231 /c247\n/c231 /c247 /c43 /c43/c231 /c247/c231 /c247/c232 /c248\n_+RSV1 V2VBAT\nR1\nVOUTILOADILOUD\nR20.1 µF\nR\nRg47 kΩ\n26TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated8.2 Typical Application\n8.2.1 High-Side Current Monitor\nFigure 60.Equivalent Schematic (Each Amplifier)\n8.2.1.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 3astheinput parameters.\nTable 3.Design Parameters\nPARAMETER VALUE\nVBAT Battery Voltage 12V\nRSENSE Sense Resistor 0.1Ω\nILOAD Load Current 0Ato10A\nOperational Amplifier SetinDifferential configuration with Gain =10\n8.2.1.2 Detailed Design Procedure\nThis circuit isdesigned formeasuring thehigh-side current inautomotive body control modules with 12-V battery\norsimilar applications. Theoperational amplifier issetasdifferential with anexternal resistor network.\n8.2.1.2.1 Differential Amplifier Equations\nEquation 1andEquation 2areused tocalculate VOUT.\n(1)\n(2)\nInanideal case R1=RandR2=Rg,andVOUTcanthen becalculated using Equation 3:\n(3)\ng\nBAT\ngR\n4 (Tol) VR R/c180/c43\ng\nOUT S LOADR\nV R IR/c61 /c180 /c180\ng g\nOUT BAT S LOAD\ng gR R 2RV (4 Tol) V 1 2 Tol 1 R IR R R R R/c230 /c246 /c230 /c246/c231 /c247 /c61 /c177 /c180 /c43 /c177 /c231 /c43 /c247 /c180 /c180/c231 /c247 /c231 /c247 /c43 /c43/c232 /c248 /c232 /c248\nDRTolR/c61\n27TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments IncorporatedHowever, astheresistors have tolerances, they cannot beperfectly matched.\nR1=R±ΔR1\nR2=R2±ΔR2\nR=R±ΔR\nRg=Rg±ΔRg\n(4)\nBydeveloping theequations and neglecting thesecond order, theworst case iswhen thetolerances add up.\nThis isshown byEquation 5.\nwhere\n•Tol=0.01 for1%\n•Tol=0.001 for0.1% (5)\nIftheresistors areperfectly matched, then Tol=0andVOUTiscalculated using Equation 6.\n(6)\nThehighest error isfrom theCommon mode, asshown inEquation 7.\n(7)\nGain of10,Rg/R=10,andTol=1%:\nCommon mode error =((4×0.01) /1.1)×12V=0.436 V\nGain of10andTol=0.1%:\nCommon mode error =43.6 mV\nTheresistors were chosen from 2%batches.\nR1andR12kΩ\nR2andRg120kΩ\nIdeal Gain =120/12=10\nThemeasured value oftheresistors:\nR1=11.835 kΩ\nR=11.85 kΩ\nR2=117.92 kΩ\nRg=118.07 kΩ\nLoad Current (A)Output Voltage (V)\n00.2 0.4 0.6 0.8 1 1.200.20.40.60.811.2\nD001Measured\nIdeal\nLoad Current (A)Output Voltage (V)\n0 2 4 6 8 10 12024681012\nD001Measured\nIdeal\n28TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated8.2.1.3 Application Curves\nFigure 61.Output Voltage Measured vsIdeal\n(0to1A)Figure 62.Output Voltage Measured vsIdeal\n(0to10A)\n9Power Supply Recommendations\nSupply voltage forasingle supply isfrom 4.4Vto16V,andfrom ±2.2Vto±8Vfordual supply. Inthehigh-side\nsensing application, thesupply isconnected toa12-V battery.\n29TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nwww.ti.com SLOS190H –FEBRUARY 1997 –REVISED MARCH 2016\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nThe TLC227x and TLC227xA families ofdevices are wideband amplifiers. Torealize thefulloperational\nperformance ofthedevices, good high-frequency printed-circuit-board (PCB) layout practices arerequired. Low-\nloss 0.1-μFbypass capacitors must beconnected between each supply pinandground asclose tothedevice as\npossible. Thebypass capacitor traces should bedesigned forminimum inductance.\n10.2 Layout Example\nFigure 63.Layout Example\n30TLC2272 ,TLC2272A ,TLC2272M ,TLC2272AM\nTLC2274 ,TLC2274A ,TLC2274M ,TLC2274AM\nSLOS190H –FEBRUARY 1997 –REVISED MARCH 2016 www.ti.com\nProduct Folder Links: TLC2272 TLC2272A TLC2272M TLC2272AM TLC2274 TLC2274A TLC2274M TLC2274AMSubmit Documentation Feedback Copyright ©1997 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTLC2272 Click here Click here Click here Click here Click here\nTLC2272A Click here Click here Click here Click here Click here\nTLC2272M Click here Click here Click here Click here Click here\nTLC2272AM Click here Click here Click here Click here Click here\nTLC2274 Click here Click here Click here Click here Click here\nTLC2274A Click here Click here Click here Click here Click here\nTLC2274M Click here Click here Click here Click here Click here\nTLC2274AM Click here Click here Click here Click here Click here\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nMicroSim Parts, PSpice aretrademarks ofMicroSim.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLC2272ACD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 2272ACSamples\nTLC2272ACDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 2272ACSamples\nTLC2272ACDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 2272ACSamples\nTLC2272ACDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 2272ACSamples\nTLC2272ACP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type TLC2272ACSamples\nTLC2272ACPW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM P2272ASamples\nTLC2272ACPWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM P2272ASamples\nTLC2272AID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 2272AISamples\nTLC2272AIDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 2272AISamples\nTLC2272AIDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 2272AISamples\nTLC2272AIDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 2272AISamples\nTLC2272AIP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type TLC2272AISamples\nTLC2272AMD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 2272AMSamples\nTLC2272AMDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 2272AMSamples\nTLC2272AMDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 2272AMSamples\nTLC2272AMDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 2272AMSamples\nTLC2272AQD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C2272ASamples\nTLC2272AQDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM C2272ASamples\nTLC2272AQDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 C2272ASamples\nTLC2272AQDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM C2272ASamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLC2272CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 2272CSamples\nTLC2272CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 2272CSamples\nTLC2272CDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 2272CSamples\nTLC2272CP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC2272CPSamples\nTLC2272CPS ACTIVE SO PS 880RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P2272Samples\nTLC2272CPSR ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P2272Samples\nTLC2272CPW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P2272Samples\nTLC2272CPWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P2272Samples\nTLC2272ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 2272ISamples\nTLC2272IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 2272ISamples\nTLC2272IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type TLC2272IPSamples\nTLC2272IPW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM Y2272Samples\nTLC2272IPWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM Y2272Samples\nTLC2272IPWRG4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM Y2272Samples\nTLC2272MD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 2272MSamples\nTLC2272MDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 2272MSamples\nTLC2272MDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 2272MSamples\nTLC2272QPWRG4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM T2272QSamples\nTLC2274ACD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 2274ACSamples\nTLC2274ACDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 2274ACSamples\nTLC2274ACDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 2274ACSamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLC2274ACDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 2274ACSamples\nTLC2274ACN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC2274ACNSamples\nTLC2274ACPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P2274ASamples\nTLC2274ACPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P2274ASamples\nTLC2274ACPWRG4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P2274ASamples\nTLC2274AID ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2274AISamples\nTLC2274AIDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2274AISamples\nTLC2274AIN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 TLC2274AINSamples\nTLC2274AIPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 Y2274ASamples\nTLC2274AIPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 Y2274ASamples\nTLC2274AIPWRG4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 Y2274ASamples\nTLC2274AMD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 2274AMSamples\nTLC2274AMDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 2274AMSamples\nTLC2274AMDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 2274AMSamples\nTLC2274AQD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TLC2274ASamples\nTLC2274AQDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TLC2274ASamples\nTLC2274AQDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM PJ2274ASamples\nTLC2274CD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM TLC2274CSamples\nTLC2274CDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM TLC2274CSamples\nTLC2274CDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM TLC2274CSamples\nTLC2274CN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type TLC2274CNSamples\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLC2274CNE4 ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type TLC2274CNSamples\nTLC2274CNS ACTIVE SO NS1450RoHS & Green NIPDAU Level-1-260C-UNLIM TLC2274Samples\nTLC2274CNSR ACTIVE SO NS142000RoHS & Green NIPDAU Level-1-260C-UNLIM TLC2274Samples\nTLC2274CPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM P2274Samples\nTLC2274CPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM P2274Samples\nTLC2274ID ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM TLC2274ISamples\nTLC2274IDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM TLC2274ISamples\nTLC2274IDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM TLC2274ISamples\nTLC2274IN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type TLC2274INSamples\nTLC2274IPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM Y2274Samples\nTLC2274IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM Y2274Samples\nTLC2274IPWRG4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM Y2274Samples\nTLC2274MD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 TLC2274MSamples\nTLC2274MDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM PJ2274MSamples\nTLC2274MDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 TLC2274MSamples\nTLC2274MDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM PJ2274MSamples\nTLC2274MN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 TLC2274MNSamples\nTLC2274QD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 TLC2274Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nAddendum-Page 4\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TLC2272, TLC2272A, TLC2272AM, TLC2272M, TLC2274, TLC2274A, TLC2274AM, TLC2274M :\n•Catalog : TLC2272A , TLC2272, TLC2274A , TLC2274\n•Automotive : TLC2272-Q1 , TLC2272A-Q1 , TLC2272A-Q1 , TLC2272-Q1 , TLC2274-Q1 , TLC2274A-Q1 , TLC2274A-Q1 , TLC2274-Q1\n•Enhanced Product : TLC2272A-EP , TLC2272A-EP , TLC2274-EP , TLC2274A-EP , TLC2274A-EP , TLC2274-EP\n•Military : TLC2272M , TLC2272AM , TLC2274M , TLC2274AM\n NOTE: Qualified Version Definitions:\nAddendum-Page 5\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n•Catalog - TI\'s standard catalog product\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\n•Military - QML certified for Military and Defense Applications\nAddendum-Page 6\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLC2272ACDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLC2272ACPWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nTLC2272AIDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLC2272AMDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLC2272AMDRG4 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLC2272AQDR SOIC D82500 330.0 12.5 6.45.22.18.012.0 Q1\nTLC2272CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLC2272CPSR SO PS82000 330.0 16.48.356.62.512.016.0 Q1\nTLC2272CPWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nTLC2272IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLC2272IPWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nTLC2272MDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTLC2272QPWRG4 TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nTLC2274ACDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTLC2274ACPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTLC2274AIDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLC2274AIPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTLC2274AQDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTLC2274CDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTLC2274CNSR SO NS142000 330.0 16.4 8.210.52.512.016.0 Q1\nTLC2274CPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTLC2274IDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTLC2274IPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTLC2274MDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTLC2274MDRG4 SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLC2272ACDR SOIC D 82500 340.5 336.1 25.0\nTLC2272ACPWR TSSOP PW 82000 356.0 356.0 35.0\nTLC2272AIDR SOIC D 82500 340.5 336.1 25.0\nTLC2272AMDR SOIC D 82500 350.0 350.0 43.0\nTLC2272AMDRG4 SOIC D 82500 350.0 350.0 43.0\nTLC2272AQDR SOIC D 82500 340.5 336.1 25.0\nTLC2272CDR SOIC D 82500 340.5 336.1 25.0\nTLC2272CPSR SO PS 82000 367.0 367.0 38.0\nTLC2272CPWR TSSOP PW 82000 356.0 356.0 35.0\nTLC2272IDR SOIC D 82500 340.5 336.1 25.0\nTLC2272IPWR TSSOP PW 82000 356.0 356.0 35.0\nTLC2272MDR SOIC D 82500 350.0 350.0 43.0\nTLC2272QPWRG4 TSSOP PW 82000 356.0 356.0 35.0\nTLC2274ACDR SOIC D 142500 340.5 336.1 32.0\nTLC2274ACPWR TSSOP PW 142000 356.0 356.0 35.0\nTLC2274AIDR SOIC D 142500 340.5 336.1 32.0\nTLC2274AIPWR TSSOP PW 142000 356.0 356.0 35.0\nTLC2274AQDR SOIC D 142500 350.0 350.0 43.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLC2274CDR SOIC D 142500 340.5 336.1 32.0\nTLC2274CNSR SO NS 142000 356.0 356.0 35.0\nTLC2274CPWR TSSOP PW 142000 356.0 356.0 35.0\nTLC2274IDR SOIC D 142500 340.5 336.1 32.0\nTLC2274IPWR TSSOP PW 142000 356.0 356.0 35.0\nTLC2274MDR SOIC D 142500 350.0 350.0 43.0\nTLC2274MDRG4 SOIC D 142500 350.0 350.0 43.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTLC2272ACD D SOIC 8 75 505.46 6.76 3810 4\nTLC2272ACD D SOIC 8 75 507 8 3940 4.32\nTLC2272ACDG4 D SOIC 8 75 507 8 3940 4.32\nTLC2272ACDG4 D SOIC 8 75 505.46 6.76 3810 4\nTLC2272ACP P PDIP 8 50 506 13.97 11230 4.32\nTLC2272ACPW PW TSSOP 8 150 530 10.2 3600 3.5\nTLC2272AID D SOIC 8 75 507 8 3940 4.32\nTLC2272AID D SOIC 8 75 505.46 6.76 3810 4\nTLC2272AIDG4 D SOIC 8 75 507 8 3940 4.32\nTLC2272AIDG4 D SOIC 8 75 505.46 6.76 3810 4\nTLC2272AIP P PDIP 8 50 506 13.97 11230 4.32\nTLC2272AMD D SOIC 8 75 505.46 6.76 3810 4\nTLC2272AMDG4 D SOIC 8 75 505.46 6.76 3810 4\nTLC2272AQD D SOIC 8 75 507 8 3940 4.32\nTLC2272AQDG4 D SOIC 8 75 507 8 3940 4.32\nTLC2272CD D SOIC 8 75 507 8 3940 4.32\nTLC2272CD D SOIC 8 75 505.46 6.76 3810 4\nTLC2272CP P PDIP 8 50 506 13.97 11230 4.32\nTLC2272CPS PS SOP 8 80 530 10.5 4000 4.1\nTLC2272CPW PW TSSOP 8 150 530 10.2 3600 3.5\nTLC2272ID D SOIC 8 75 507 8 3940 4.32\nTLC2272IP P PDIP 8 50 506 13.97 11230 4.32\nTLC2272IPW PW TSSOP 8 150 530 10.2 3600 3.5\nTLC2272MD D SOIC 8 75 505.46 6.76 3810 4\nTLC2272MDG4 D SOIC 8 75 505.46 6.76 3810 4\nTLC2274ACD D SOIC 14 50 507 8 3940 4.32\nTLC2274ACD D SOIC 14 50 505.46 6.76 3810 4\nTLC2274ACDG4 D SOIC 14 50 507 8 3940 4.32\nTLC2274ACDG4 D SOIC 14 50 505.46 6.76 3810 4\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTLC2274ACN N PDIP 14 25 506 13.97 11230 4.32\nTLC2274ACPW PW TSSOP 14 90 530 10.2 3600 3.5\nTLC2274AID D SOIC 14 50 507 8 3940 4.32\nTLC2274AIN N PDIP 14 25 506 13.97 11230 4.32\nTLC2274AIPW PW TSSOP 14 90 530 10.2 3600 3.5\nTLC2274AMD D SOIC 14 50 505.46 6.76 3810 4\nTLC2274AMDG4 D SOIC 14 50 505.46 6.76 3810 4\nTLC2274AQD D SOIC 14 50 505.46 6.76 3810 4\nTLC2274CD D SOIC 14 50 505.46 6.76 3810 4\nTLC2274CD D SOIC 14 50 507 8 3940 4.32\nTLC2274CDG4 D SOIC 14 50 507 8 3940 4.32\nTLC2274CDG4 D SOIC 14 50 505.46 6.76 3810 4\nTLC2274CN N PDIP 14 25 506 13.97 11230 4.32\nTLC2274CNE4 N PDIP 14 25 506 13.97 11230 4.32\nTLC2274CNS NS SOP 14 50 530 10.5 4000 4.1\nTLC2274CPW PW TSSOP 14 90 530 10.2 3600 3.5\nTLC2274ID D SOIC 14 50 505.46 6.76 3810 4\nTLC2274ID D SOIC 14 50 507 8 3940 4.32\nTLC2274IDG4 D SOIC 14 50 505.46 6.76 3810 4\nTLC2274IDG4 D SOIC 14 50 507 8 3940 4.32\nTLC2274IN N PDIP 14 25 506 13.97 11230 4.32\nTLC2274IPW PW TSSOP 14 90 530 10.2 3600 3.5\nTLC2274MD D SOIC 14 50 505.46 6.76 3810 4\nTLC2274MDG4 D SOIC 14 50 505.46 6.76 3810 4\nTLC2274MN N PDIP 14 25 506 13.97 11230 4.32\nTLC2274QD D SOIC 14 50 505.46 6.76 3810 4\nPack Materials-Page 6\n\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.6\n6.2\n1.2 MAX6X 0.65\n8X 0.300.192X\n1.95\n0.150.05(0.15) TYP\n0- 80.25\nGAGE PLANE\n0.750.50A\nNOTE 33.1\n2.9\nB\nNOTE 44.5\n4.3\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153, variation AA.\n 18\n0.1 CA B54PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.5)\n8X (0.45)\n6X (0.65)(R )\nTYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n458\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(5.8)6X (0.65)8X (0.45)8X (1.5)\n(R ) TYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TLC2272IDR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VDD±): ±2.2V to ±8V (dual supply) or 4.4V to 16V (single supply)
  
- **Current Ratings:**
  - Output Current (IO): ±50 mA (maximum)
  
- **Power Consumption:**
  - Supply Current (IDD): 2.2 mA (typical at VDD=5V)
  
- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 125°C
  - Military: -55°C to 125°C
  
- **Package Type:**
  - SOIC (8-pin), TSSOP (8-pin), PDIP (8-pin)
  
- **Special Features:**
  - Rail-to-rail output swing
  - Low noise: 9 nV/√Hz typical at 1 kHz
  - Low input bias current: 1 pA typical
  - High gain bandwidth: 2.2 MHz typical
  - High slew rate: 3.6 V/μs typical
  - Low input offset voltage: 950 μV maximum at 25°C
  - Fully specified for both single-supply and split-supply operation
  - Common-mode input voltage range includes negative rail
  
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

**Description:**
The TLC2272 is a dual operational amplifier from Texas Instruments, designed with advanced LinCMOS technology. It features rail-to-rail output performance, which allows it to utilize the full range of the supply voltage, enhancing dynamic range in both single-supply and split-supply applications. The device is characterized by low noise and low power dissipation, making it suitable for battery-powered applications.

**Typical Applications:**
- **Signal Conditioning:** Ideal for small-signal conditioning in high-impedance sources such as piezoelectric transducers.
- **Transducer Interfaces:** Used in interfacing with various sensors and transducers.
- **Battery-Powered Applications:** Its low power consumption makes it suitable for portable devices.
- **Automotive Applications:** Commonly used in automotive systems for monitoring and control.
- **Instrumentation:** Suitable for precision measurement and data acquisition systems.

The TLC2272 is a versatile operational amplifier that can be utilized in a wide range of applications due to its excellent performance characteristics and low power requirements.