Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 09:31:56 2017
| Host         : Fred-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'isa_handle_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of isa_handle_0 (xilinx.com:user:isa_handle:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'isa_handle_0'.


-Upgrade has added interface 'rreg_ddr_data_wr_clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'rreg_series_data_wr_clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'isa_handle_0'. These changes may impact your design.


-Upgrade has added port 'rreg_ddr_data_wr_clk'

-Upgrade has added port 'rreg_series_data_wr_clk'


