[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54610PWP production of TEXAS INSTRUMENTS from the text:50556065707580859095100\n0 1 2 3 4 5 6\nLoad Current − AEfficiency − %\nVI= 5 V,\nVO= 3.3 V\nVIN PH\nBOOT\nPGND\nVSENSEOutput\nCOMP AGNDVBIASInput\nTPS54610\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nTPS54610 3-Vto6-VInput, 6-AOutput Synchronous BuckPWMSwitcher withIntegrated\nFETs\n11Features\n1•30-mΩ,12-A Peak MOSFET Switches forHigh\nEfficiency at6-AContinuous Output Source or\nSink Current\n•Adjustable Output Voltage Down to0.9VWith\n1.0% Accuracy\n•Wide PWM Frequency: Fixed 350kHz, 550kHz\norAdjustable 280kHzto700kHz\n•Synchronizable to700kHz\n•Load Protected byPeak Current Limit and\nThermal Shutdown\n•Integrated Solution Reduces Board Area and\nComponent Count\n•SWIFT Documentation, Application Notes, and\nDesign Software: www.ti.com/swift\n2Applications\n•Low-Voltage, High-Density Distributed Power\nSystems\n•Point ofLoad Regulation forHigh\nPerformance DSPs, FPGAs, ASICs and\nMicroprocessors\n•Broadband, Networking andOptical\nCommunications Infrastructure\n•Portable Computing/Notebook PCs(1) Forallavailable packages, seetheorderable addendum at\ntheendofthedata sheet.3Description\nThe TPS54610 low-input voltage high-output current\nsynchronous buck PWM converter integrates all\nrequired active components. Included on the\nsubstrate with thelisted features are atrue, high\nperformance, voltage error amplifier that enables\nmaximum performance and flexibility inchoosing the\noutput filter Land Ccomponents; anundervoltage-\nlockout circuit toprevent start-up until the input\nvoltage reaches 3V;aninternally orexternally set\nslow-start circuit tolimit inrush currents; andapower\ngood output useful forprocessor/logic reset, fault\nsignaling, andsupply sequencing.\nThe TPS54610 isavailable inathermally enhanced\n28-pin HTSSOP (PWP) PowerPAD ™package, which\neliminates bulky heatsinks. TIprovides evaluation\nmodules toaidinquickly achieving high-performance\npower supply designs tomeet aggressive equipment\ndevelopment cycles.\nDevice Information(1)\nDEVICE NAME PACKAGE BODY SIZE (NOM)\nTPS54610 HTSSOP (28) 9.70 mmx6.40 mm\nSimplified Schematic Efficiency at350kHz\n2TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings .............................................................. 4\n7.3 Recommended Operating Conditions ....................... 4\n7.4 Thermal Information .................................................. 5\n7.5 Electrical Characteristics ........................................... 5\n7.6 Dissipation Ratings ................................................... 7\n7.7 Typical Characteristics .............................................. 8\n8Detailed Description ............................................ 10\n8.1 Overview ................................................................. 10\n8.2 Functional Block Diagram ....................................... 10\n8.3 Feature Description ................................................. 118.4 Device Functional Modes ........................................ 13\n9Application andImplementation ........................ 14\n9.1 Application Information ............................................ 14\n9.2 Typical Applications ................................................ 14\n10Power Supply Recommendations ..................... 19\n11Layout ................................................................... 19\n11.1 Layout Guidelines ................................................. 19\n11.2 Layout Example .................................................... 20\n11.3 Thermal Considerations ........................................ 21\n12Device andDocumentation Support ................. 22\n12.1 Device Support ...................................................... 22\n12.2 Receiving Notification ofDocumentation Updates 22\n12.3 Community Resources .......................................... 22\n12.4 Trademarks ........................................................... 22\n12.5 Electrostatic Discharge Caution ............................ 22\n12.6 Glossary ................................................................ 22\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 22\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(October 2015) toRevision H Page\n•Editorial changes only; notechnical changes ....................................................................................................................... 1\nChanges from Revision F(April 2007) toRevision G Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15AGND\nVSENSE\nCOMP\nPWRGD\nBOOT\nPH\nPH\nPH\nPH\nPH\nPH\nPH\nPH\nPHRT\nSYNC\nSS/ENA\nVBIAS\nVIN\nVIN\nVIN\nVIN\nVIN\nPGND\nPGND\nPGND\nPGND\nPGNDTHERMAL\nPAD\n3TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated5Device Comparison Table\nDEVICE OUTPUT VOLTAGE DEVICE OUTPUT VOLTAGE DEVICE OUTPUT VOLTAGE\nTPS54611 0.9V TPS54614 1.8V TPS54672 DDR\nMemory/Adjustable\nTPS54612 1.2V TPS54615 2.5V TPS54673 Pre-bias/Adjustable\nTPS54613 1.5V TPS54616 3.3V TPS54680 Sequencing/Adjustable\n(1) I=Input, O=Output, S=Supply, G=Ground Return6PinConfiguration andFunctions\nPWP Package\n28-Pin HTSSOP With Exposed Thermal Pad\nTopView\nPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNAME NO.\nAGND 1 GAnalog ground. Return forcompensation network/output divider, slow-start capacitor, VBIAS\ncapacitor, RTresistor andSYNC pin.Connect PowerPAD ™toAGND.\nBOOT 5 SBootstrap output. 0.022-μFto0.1-μFlow-ESR capacitor connected from BOOT toPH\ngenerates floating drive forthehigh-side FET driver.\nCOMP 3 Error amplifier output. Connect frequency compensation network from COMP toVSENSE\nPGND 15-19 GPower ground. High current return forthelow-side driver andpower MOSFET. Connect\nPGND with large copper areas totheinput andoutput supply returns, andnegative pins of\ntheinput andoutput capacitors. Asingle point connection toAGND isrecommended.\nPH 6-14 OPhase output. Junction oftheinternal high-side andlow-side power MOSFETs, andoutput\ninductor.\nPWRGD 4 OPower good open drain output. High when VSENSE ≥90% Vref,otherwise PWRGD islow.\nNote thatoutput islowwhen SS/ENA islowortheinternal shutdown signal isactive.\nRT 28 IFrequency setting resistor input. Connect aresistor from RTtoAGND tosettheswitching\nfrequency. When using theSYNC pin,settheRTvalue forafrequency atorslightly lower\nthan theexternal oscillator frequency.\nSS/ENA 26 I/OSlow-start/enable input/output. Dual function pinwhich provides logic input toenable/disable\ndevice operation andcapacitor input toexternally setthestart-up time.\nSYNC 27 I/OSynchronization input. Dual function pinwhich provides logic input tosynchronize toan\nexternal oscillator orpinselect between twointernally setswitching frequencies. When used\ntosynchronize toanexternal signal, aresistor must beconnected totheRTpin.\nVBIAS 25 SInternal bias regulator output. Supplies regulated voltage tointernal circuitry. Bypass VBIAS\npintoAGND pinwith ahigh quality, low-ESR 0.1-μFto1.0-μFceramic capacitor.\n4TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNAME NO.\nVIN 20-24 IInput supply forthepower MOSFET switches andinternal bias regulator. Bypass VINpins to\nPGND pins close todevice package with ahigh quality, low-ESR 10-μFceramic capacitor.\nVSENSE 2 IError amplifier inverting input. Connect tooutput voltage through compensation\nnetwork/output divider.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range unless otherwise noted(1)\nMIN MAX UNIT\nVI Input voltageVIN, SS/ENA, SYNC –0.3 7 V\nRT –0.3 6 V\nVSENSE –0.3 4 V\nBOOT –0.3 17 V\nVO Output voltageVBIAS, COMP, PWRGD –0.3 7 V\nPH –0.6 10 V\nPH(transient <10ns) –2 V\nIO Source currentPH Internally Limited\nCOMP, VBIAS 6 mA\nIS Sink currentPH 12 A\nCOMP 6 mA\nSS/ENA, PWRGD 10 mA\nVoltage differential AGND toPGND –0.3 0.3 V\nTJ Operating virtual junction temperature –40 125 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM) perANSI/ESDA/JEDEC JS-\n001, allpins(1) –2000 V\nCharged device model (CDM), perJEDEC specification\nJESD22-C101, allpins(2) –1500 V\n7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nInput voltage, VI 3 6 V\nOperating junction temperature, TJ –40 125 °C\n5TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .7.4 Thermal Information\nTHERMAL METRIC(1)TPS54610\nUNIT PWP (HTSSOP)\n28PINS\nRθJA Junction-to-ambient thermal resistance 31.0 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 28.3 °C/W\nRθJB Junction-to-board thermal resistance 15.1 °C/W\nψJT Junction-to-top characterization parameter 0.7 °C/W\nψJB Junction-to-board characterization parameter 7.0 °C/W\n(1) Specified bydesign\n(2) Static resistive loads only\n(3) Specified bythecircuit used inFigure 107.5 Electrical Characteristics\nover operating free-air temperature range unless otherwise noted\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE, VIN\nInput voltage range, VIN 3 6 V\nI(Q) Quiescent currentfs=350kHz, SYNC≤0.8V,RTopen,\nPHpinopen11 15.8\nmA fs=550kHz, SYNC≥2.5V,RTopen,\nPHpinopen16 23.5\nShutdown, SS/ENA =0V 1 1.4\nUNDERVOLTAGE LOCK OUT\nStart threshold voltage, UVLO 2.95 3.0 V\nStop threshold voltage, UVLO 2.70 2.80 V\nHysteresis voltage, UVLO 0.14 0.16 V\nRising andfalling edge deglitch, UVLO(1)2.5 μs\nBIAS VOLTAGE\nOutput voltage, VBIAS I(VBIAS) =0 2.70 2.80 2.90 V\nOutput current, VBIAS(2)100μA\nCUMULATIVE REFERENCE\nVref Accuracy 0.882 0.891 0.900 V\nREGULATION\nLine regulation(2)(3)IL=3A,fs=350kHz, TJ=85°C 0.04\n%/V\nIL=3A,fs=550kHz, TJ=85°C 0.04\nLoad regulation(1)(3)IL=0Ato6A,fs=350kHz, TJ=85°C 0.03\n%/A\nIL=0Ato6A,fs=550kHz, TJ=85°C 0.03\nOSCILLATOR\nInternally set—freerunning frequencySYNC≤0.8V,RTopen 280 350 420\nkHz\nSYNC≥2.5V,RTopen 440 550 660\nExternally set—freerunning frequency rangeRT=180kΩ(1% resistor toAGND)(1)252 280 308\nkHz RT=100kΩ(1% resistor toAGND) 460 500 540\nRT=68kΩ(1% resistor toAGND)(1)663 700 762\nHigh level threshold, SYNC 2.5 V\nLow level threshold, SYNC 0.8 V\nPulse duration, external synchronization,\nSYNC(1) 50 ns\nFrequency range, SYNC(1)330 700 kHz\n6TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating free-air temperature range unless otherwise noted\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(4) Matched MOSFETs low-side rDS(on) production tested, high-side rDS(on) specified bydesignRamp valley(1) 0.75 V\nRamp amplitude (peak-to-peak)(1)1 V\nMinimum controllable ontime(1)200 ns\nMaximum duty cycle 90%\nERROR AMPLIFIER\nError amplifier open loop voltage gain 1kΩCOMP toAGND(1)90 110 dB\nError amplifier unity gain bandwidth Parallel 10kΩ,160pFCOMP toAGND(1)3 5 MHz\nError amplifier common mode input voltage\nrangePowered byinternal LDO(1)0 VBIAS V\nInput bias current, VSENSE VSENSE =Vref 60 250 nA\nOutput voltage slew rate(symmetric), COMP 1 1.4 V/μs\nPWM COMPARATOR\nPWM comparator propagation delay\ntime,PWM comparator input toPHpin\n(excluding deadtime)10-mV overdrive(1)70 85 ns\nSLOW-START/ENABLE\nEnable threshold voltage, SS/ENA 0.82 1.20 1.40 V\nEnable hysteresis voltage, SS/ENA 0.03 V\nFalling edge deglitch, SS/ENA(1)2.5 μs\nInternal slow-start time 2.6 3.35 4.1 ms\nCharge current, SS/ENA SS/ENA =0V 3 5 8μA\nDischarge current, SS/ENA SS/ENA =1.2V,VI=2.7V 2 2.3 4 mA\nPOWER GOOD\nPower good threshold voltage VSENSE falling 90 %V ref\nPower good hysteresis voltage(1)3 %V ref\nPower good falling edge deglitch(1)35 μs\nOutput saturation voltage, PWRGD I(sink) =2.5mA 0.18 0.3 V\nLeakage current, PWRGD VI=5.5V 1μA\nCURRENT LIMIT\nCurrent limit trippointVI=3VOutput shorted(1)7.2 10\nA\nVI=6VOutput shorted(1)10 12\nCurrent limit leading edge blanking time(1)100 ns\nCurrent limit total response time(1)200 ns\nTHERMAL SHUTDOWN\nThermal shutdown trippoint(1)135 150 165 °C\nThermal shutdown hysteresis(1)10 °C\nOUTPUT POWER MOSFETS\nrDS(on) Power MOSFET switchesVI=6V(4)26 47\nmΩ\nVI=3V(4)36 65\n7TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated(1) Test board conditions:\n(a)3inch ×3inch, 4layers, thickness: 0.062 in\n(b)1.5oz.copper traces located onthetopofthePCB\n(c)1.5oz.copper plane located onthebottom ofthePCB\n(d)0.5oz.copper planes onthe2inner layers\n(e)12thermal vias. See Figure 23\n(2) Thermal metrics shown inThermal Information refer toJEDEC High Kboard. Metrics inthistable refer tothetestboard conditions listed\nbelow.\n(3) Maximum power dissipation may belimited byovercurrent protection7.6 Dissipation Ratings(1)(2)\nPACKAGETHERMAL IMPEDANCE\nJUNCTION-TO-AMBIENTTA=25°C\nPOWER RATINGTA=70°C\nPOWER RATINGTA=85°C\nPOWER RATING\n28PinPWP with solder 18.2 °C/W 5.49(3)W 3.02 W 2.20 W\n28PinPWP without\nsolder40.5 °C/W 2.48 W 1.36 W 0.99 W\n−40 0 25 85 125\nTJ− Junction Temperature − °C0.8850.8870.8890.8910.8930.895\n− Voltage Reference − V\nVref\n00.511.522.533.544.55\n0 1 2 3 4 5 6 7 8\nIL− Load Current − ADevice Power Losses − WVI= 3.3 V\nVI= 5 V\n−40 0 25 85 125\nTJ− Junction Temperature − °C200300400500600700800\nf − Externally Set Oscillator Frequency − kHzRT = 68 k\nRT = 100 k\nRT = 180 k\n−40 0 25 85 125\nTJ− Junction Temperature − °C250350450550650750\nf − Internally Set Oscillator Frequency − kHzSYNC ≥2.5 V\nSYNC ≤0.8 V\n0102030405060\n−40 0 25 85 125IO= 6 A\nDrain Source On-State Reststance − mW\nTJ− Junction Temperature − °C\n0102030405060\n−40 0 25 85 125Drain Source On-State Reststance − mW\nTJ− Junction Temperature − °CIO= 6 A\n8TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated7.7 Typical Characteristics\nVIN=3.3V\nFigure 1.Drain-Source On-State Resistance vs\nJunction TemperatureVIN=5V\nFigure 2.Drain-Source On-State Resistance vs\nJunction Temperature\nFigure 3.Internally SetOscillator Frequency vs\nJunction TemperatureFigure 4.Externally SetOscillator Frequency vs\nJunction Temperature\nFigure 5.Voltage Reference vsJunction TemperatureTJ=125°C fs=700kHz\nFigure 6.Device Power Losses atTJ=125°Cvs\nLoad Current\n−40 0 25 85 125\nTJ− Junction Temperature − °C2.752.903.053.203.353.503.65\nInternal Slow-Start Time − ms3.80\n−20020406080100120140\n1 100 1 k 1 M−200−180−160−140−120−100−80−60−40−200\n10 10 k 100 k 10 M\nf − Frequency − HzGain − dB\nPhase − DegreesGainPhase\n0.8850.8870.8890.8910.8930.895\n3 3.5 4 4.5 5 5.5 6\nVI− Input Voltage − V− Output Voltage Regulation − V\nVOfs= 550 kHz\n9TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=85°C IO=3A\nFigure 7.Output Voltage Regulation vsInput VoltageRL=10kΩ CL=160pF TA=25°C\nFigure 8.Error Amplifier Open Loop Response\nFigure 9.Internal Slow-Start Time vsJunction Temperature\nFalling\nEdge\nDeglitchEnable\nComparator\n1.2 VVIN\n2.95 VHysteresis: 0.03 V2.5 µs\nFalling\nand\nRising\nEdge\nDeglitch\n2.5 s µVIN UVLO\nComparator\nHysteresis: 0.16 V\nInternal/External\nSlow-start\n(Internal Slow-start Time = 3.35 ms\nReference\nVREF = 0.891 V−+\nError\nAmplifierThermal\nShutdown\n150°CSHUTDOWN\nSS_DIS\nPWM\nComparator\nOSCLeading\nEdge\nBlanking\n100 ns\nR Q\nSAdaptive Dead-Time\nand\nControl LogicSHUTDOWN30 m /c87VINREG VBIAS\nVIN\nBOOT\nVINPH\nCO\nPGND\nPWRGD\nFalling\nEdge\nDeglitch\n35 s µVSENSE\nSHUTDOWN0.90 V ref\nHysteresis: 0.03 VrefPowergood\nComparatorAGND VBIAS\nILIM\nComparator3 − 6 V\nVO\nSYNC RT COMP VSENSESS/ENA\nTPS5461030 m /c87LOUT\n10TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TPS54610 low-input voltage high-output current synchronous buck PWM converter integrates allrequired\nactive components. Included onthesubstrate with thelisted features areatrue, high performance, voltage error\namplifier thatenables maximum performance andflexibility inchoosing theoutput filter LandCcomponents; an\nunder-voltage-lockout circuit toprevent start-up until theinput voltage reaches 3V;aninternally orexternally set\nslow-start circuit tolimit inrush currents; andapower good output useful forprocessor/logic reset, fault signaling,\nandsupply sequencing.\n8.2 Functional Block Diagram\n(SS) (SS)0.7 Vt C5 A/c61 /c180/c109\nd (SS)1.2 Vt C5 A/c61 /c180/c109\n11TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Undervoltage Lockout (UVLO)\nThe TPS54610 incorporates anUVLO tokeep thedevice disabled when theinput voltage (VIN) isinsufficient.\nDuring power up,internal circuits areheld inactive until VINexceeds thenominal UVLO threshold voltage of2.95\nV.Once theUVLO start threshold isreached, device start-up begins. The device operates until VINfalls below\nthenominal UVLO stop threshold of2.8V.Hysteresis intheUVLO comparator, and a2.5-μsrising and falling\nedge deglitch circuit reduce thelikelihood ofshutting thedevice down duetonoise onVIN.\n8.3.2 Slow Start/Enable (SS/ENA)\nThe slow-start/enable pinprovides twofunctions. First, thepinacts asanenable (shutdown) control bykeeping\nthedevice turned offuntil thevoltage exceeds thestart threshold voltage ofapproximately 1.2V.When SS/ENA\nexceeds theenable threshold, device start-up begins. The reference voltage fedtotheerror amplifier islinearly\nramped upfrom 0Vto0.891 Vin3.35 ms. Similarly, theconverter output voltage reaches regulation in\napproximately 3.35 ms. Voltage hysteresis and a2.5-μsfalling edge deglitch circuit reduce thelikelihood of\ntriggering theenable duetonoise.\nThe second function oftheSS/ENA pinprovides anexternal means ofextending theslow-start time with alow-\nvalue capacitor connected between SS/ENA andAGND.\nAdding acapacitor totheSS/ENA pinhastwoeffects onstart-up. First, adelay occurs between release ofthe\nSS/ENA pinandstart-up oftheoutput. The delay isproportional totheslow-start capacitor value andlasts until\ntheSS/ENA pinreaches theenable threshold. Thestart-up delay isapproximately:\n(1)\nSecond, astheoutput becomes active, abrief ramp-up attheinternal slow-start ratemay beobserved before the\nexternally setslow-start rate takes control andtheoutput rises atarate proportional totheslow-start capacitor.\nTheslow-start time setbythecapacitor isapproximately:\n(2)\nThe actual slow-start time islikely tobeless than theabove approximation due tothebrief ramp-up atthe\ninternal rate.\n8.3.3 VBIAS Regulator (VBIAS)\nThe VBIAS regulator provides internal analog and digital blocks with astable supply voltage over variations in\njunction temperature and input voltage. Ahigh quality, low-ESR, ceramic bypass capacitor isrequired onthe\nVBIAS pin. X7R orX5R grade dielectrics are recommended because their values are more stable over\ntemperature. Thebypass capacitor must beplaced close totheVBIAS pinandreturned toAGND.\nExternal loading onVBIAS isallowed, with thecaution thatinternal circuits require aminimum VBIAS of2.70 V,\nandexternal loads onVBIAS with acordigital switching noise may degrade performance. TheVBIAS pinmay be\nuseful asareference voltage forexternal circuits.\n8.3.4 Voltage Reference\nThe voltage reference system produces aprecise Vrefsignal byscaling theoutput ofatemperature stable\nbandgap circuit. During manufacture, thebandgap and scaling circuits aretrimmed toproduce 0.891 Vatthe\noutput oftheerror amplifier, with theamplifier connected asavoltage follower. The trimprocedure adds tothe\nhigh precision regulation oftheTPS54610, since itcancels offset errors inthescale anderror amplifier circuits.\n8.3.5 Oscillator andPWM Ramp\nThe oscillator frequency canbesettointernally fixed values of350 kHz or550 kHz using theSYNC pinasa\nstatic digital input. Ifadifferent frequency ofoperation isrequired fortheapplication, theoscillator frequency can\nbeexternally adjusted from 280to700kHz byconnecting aresistor between theRTpinandAGND andfloating\ntheSYNC pin. The switching frequency isapproximated bythefollowing equation, where Ristheresistance\nfrom RTtoAGND:\n100 kSwitching Frequency 500 [kHz]R/c87/c61 /c180\n12TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedFeature Description (continued)\n(3)\nExternal synchronization ofthePWM ramp ispossible over thefrequency range of330kHzto700kHzbydriving\nasynchronization signal intoSYNC andconnecting aresistor from RTtoAGND. Choose aresistor between the\nRTandAGND which sets thefree running frequency to80% ofthesynchronization signal. Table 1summarizes\nthefrequency selection configurations:\nTable 1.Switching Frequency/Synchronization Configuration\nSWITCHING FREQUENCY SYNC PIN RTPIN\n350kHz, internally set Float orAGND Float\n550kHz, internally set ≥2.5V Float\nExternally set280kHzto700kHz Float R=180kΩto68kΩ\nExternally synchronized frequency Synchronization signalR=RTvalue for80% ofexternal\nsynchronization frequency\n8.3.6 Error Amplifier\nThe high performance, wide bandwidth, voltage error amplifier sets theTPS54610 apart from most dc/dc\nconverters. The user isgiven theflexibility touseawide range ofoutput Land Cfilter components tosuitthe\nparticular application needs. Type 2ortype 3compensation can beemployed using external compensation\ncomponents.\n8.3.7 PWM Control\nSignals from theerror amplifier output, oscillator, andcurrent limit circuit areprocessed bythePWM control logic.\nReferring totheinternal block diagram, thecontrol logic includes thePWM comparator, ORgate, PWM latch,\nandportions oftheadaptive dead-time andcontrol logic block. During steady-state operation below thecurrent\nlimit threshold, thePWM comparator output and oscillator pulse train alternately reset and setthePWM latch.\nOnce thePWM latch isreset, thelow-side FET remains onforaminimum duration setbytheoscillator pulse\nwidth. During thisperiod, thePWM ramp discharges rapidly toitsvalley voltage. When theramp begins to\ncharge back up,thelow-side FET turns offandhigh-side FET turns on.AsthePWM ramp voltage exceeds the\nerror amplifier output voltage, thePWM comparator resets thelatch, thus turning offthehigh-side FET and\nturning onthelow-side FET. The low-side FET remains onuntil thenext oscillator pulse discharges thePWM\nramp.\nDuring transient conditions, theerror amplifier output could bebelow thePWM ramp valley voltage orabove the\nPWM peak voltage. Iftheerror amplifier ishigh, thePWM latch isnever reset, andthehigh-side FET remains on\nuntil theoscillator pulse signals thecontrol logic toturn thehigh-side FET offand thelow-side FET on.The\ndevice operates atitsmaximum duty cycle until theoutput voltage rises totheregulation set-point, setting\nVSENSE toapproximately thesame voltage asVREF. Iftheerror amplifier output islow, thePWM latch is\ncontinually reset and thehigh-side FET does notturn on.The low-side FET remains onuntil theVSENSE\nvoltage decreases toarange that allows thePWM comparator tochange states. The TPS54610 iscapable of\nsinking current continuously until theoutput reaches theregulation set-point.\nIfthecurrent limit comparator trips forlonger than 100ns,thePWM latch resets before thePWM ramp exceeds\ntheerror amplifier output. The high-side FET turns offandlow-side FET turns ontodecrease theenergy inthe\noutput inductor and consequently theoutput current. This process isrepeated each cycle inwhich thecurrent\nlimit comparator istripped.\n8.3.8 Dead-Time Control andMOSFET Drivers\nAdaptive dead-time control prevents shoot-through current from flowing inboth N-channel power MOSFETs\nduring theswitching transitions byactively controlling theturnon times oftheMOSFET drivers. The high-side\ndriver does notturn onuntil thevoltage atthegate ofthelow-side FET isbelow 2V.While thelow-side driver\ndoes notturnonuntil thevoltage atthegate ofthehigh-side MOSFET isbelow 2V.\n13TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedThe high-side and low-side drivers aredesigned with 300-mA source and sink capability toquickly drive the\npower MOSFETs gates. The low-side driver issupplied from VIN, while thehigh-side drive issupplied from the\nBOOT pin. Abootstrap circuit uses anexternal BOOT capacitor and aninternal 2.5-Ωbootstrap switch\nconnected between theVIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and\nreduces external component count.\n8.3.9 Overcurrent Protection\nThecycle-by-cycle current limiting isachieved bysensing thecurrent flowing through thehigh-side MOSFET and\ncomparing thissignal toapreset overcurrent threshold. The high side MOSFET isturned offwithin 200 nsof\nreaching thecurrent limit threshold. A100-ns leading edge blanking circuit prevents current limit false tripping.\nCurrent limit detection occurs only when current flows from VINtoPHwhen sourcing current totheoutput filter.\nLoad protection during current sink operation isprovided bythermal shutdown.\n8.3.10 Thermal Shutdown\nThe device uses thethermal shutdown toturn offthepower MOSFETs anddisable thecontroller ifthejunction\ntemperature exceeds 150°C.The device isreleased from shutdown automatically when thejunction temperature\ndecreases to10°Cbelow thethermal shutdown trippoint, andstarts upunder control oftheslow-start circuit.\nThermal shutdown provides protection when anoverload condition issustained forseveral milliseconds. With a\npersistent fault condition, thedevice cycles continuously; starting upbycontrol ofthesoft-start circuit, heating up\nduetothefault condition, andthen shutting down upon reaching thethermal shutdown trippoint. This sequence\nrepeats until thefault condition isremoved.\n8.3.11 Power-Good (PWRGD)\nThe power good circuit monitors forunder voltage conditions onVSENSE. Ifthevoltage onVSENSE is10%\nbelow thereference voltage, theopen-drain PWRGD output ispulled low. PWRGD isalso pulled lowifVIN is\nless than theUVLO threshold orSS/ENA islow, orathermal shutdown occurs. When VIN≥UVLO threshold,\nSS/ENA ≥enable threshold, and VSENSE >90% ofVref,theopen drain output ofthePWRGD pinishigh. A\nhysteresis voltage equal to3%ofVrefanda35-μsfalling edge deglitch circuit prevent tripping ofthepower good\ncomparator duetohigh frequency noise.\n8.4 Device Functional Modes\n8.4.1 Continuous Conduction Mode\nThe TPS54610 devices operate incontinuous conduction mode, that is,thelow-side MOSFET runs fully\ncomplimentary tothehigh-side MOSFET regardless ofoutput current.\n8.4.2 Switching Frequency Selection/Synchronization\nDepending ontheconfiguration oftheRTand SYNC pins, theTPS54610 canbeconfigured toswitch at350\nkHz, or550kHzwithout external components, oranyfrequency between 280kHzand700kHzasconfigured by\naresistor from theRTpintoground. The TPS54610 canalso besynchronized toanexternal clock using the\nSYNC pin.See Table 1formore information.\nVIN24\n23\n22\n21\n20VIN\nVIN\nVIN\nVIN\n14\n13\n12\n11\n10\n9\n8\n7\n6PH\nPH\nPH\nPH\nPH\nPH\nPH\nPH\nPH\n5BOOT\n19\n18\n17\n16\n15PGND\nPGND\nPGND\nPGND\nPGND\nPOWERPADAGNDVSENSECOMPPWRGDSS/ENASYNCRT28\n27\n26\nVBIAS25\n4\n3\n2\n1U1\nTPS54610PWP C8\n10µF\nC7\n0.047 µFL1\n4.7µH\nC9\n470µF\n4 V+C10\n470mF\n4 V+C11\n100 pFVO\nR5\n1.74 k /c87C6\n8200 pF\nR4\n10 k /c87R3\n3.74 k /c87R1\n9.09 k /c87C5\n5600 pF C3\n120 pFR2\n10 k /c87\nPWRGD\nC4\n0.1µFC1\n0.047 µFC2\n220µF\n10 V+VI\n14TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TPS54610 isa3Vto6Vinput, 6Aoutput synchronous buck PWM switcher. Ideal applications are:\nbroadband, networking andoptical communications infrastructure, andportable computing/notebook PCs.\n9.2 Typical Applications\n9.2.1 High Frequency Switching Regulator Using Ceramic Output Capacitors\nFigure 10shows theschematic diagram foratypical TPS54610 application. The TPS54610 (U1) can provide\ngreater than 6Aofoutput current atanominal output voltage of3.3V.\nFigure 10.Application Circuit\n500 kHzR 100[k ]Switching Frequency/c61 /c180 /c87\n15TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedTypical Applications (continued)\n9.2.1.1 Design Requirements\nThis guide illustrates thedesign ofahigh frequency switching regulator using ceramic output capacitors. Afew\nparameters must beknown inorder tostart thedesign process. These requirements aretypically determined at\nthesystem level. Forthisexample, start with thefollowing known parameters:\nTable 2.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nOutput Voltage 3.3V\nMaximum Output Current 6A\nInput Voltage 6V\n9.2.1.2 Detailed Design Procedure\n9.2.1.2.1 Component Selection\nThe values forthecomponents used inthisdesign example were selected using theSWIFT designer software\ntool. SWIFT designer provides acomplete design environment fordeveloping dc-dc converters using the\nTPS54610.\n9.2.1.2.2 Input Filter\nThe input tothecircuit isanominal 5VDC. The input filter C2isa220-μFPOSCAP capacitor, with amaximum\nallowable ripple current of3A.C8provides high frequency decoupling oftheTPS54610 from theinput supply\nand must belocated asclose aspossible tothedevice. Ripple current iscarried inboth C2and C8,and the\nreturn path toPGND must avoid thecurrent circulating intheoutput capacitors C9andC10.\n9.2.1.2.3 Feedback Circuit\nThe resistor divider network ofR3andR4sets theoutput voltage forthecircuit at3.3V.R4,along with R1,R5,\nC3,C5,andC6form theloop compensation network forthecircuit. Forthisdesign, aType 3topology isused.\n9.2.1.2.4 Operating Frequency\nIntheapplication circuit, the350kHzoperation isselected byleaving RTandSYNC open. Connecting a180kΩ\nto68kΩresistor between RT(pin28)andanalog ground canbeused tosettheswitching frequency to280kHz\nto700kHz. Tocalculate theRTresistor, usetheequation below:\n(4)\n9.2.1.2.5 Output Filter\nTheoutput filter iscomposed ofa4.7-μHinductor andtwo470-μFcapacitors. Theinductor isalowdcresistance\n(12mΩ)type, Coiltronics UP3B-4R7. The capacitors used are4-VPOSCAP types with amaximum ESR of\n0.040Ω.Thefeedback loop iscompensated sothattheunity gain frequency isapproximately 25kHz.\n−200204060\n100 1 k 10 k 100 k 1 M04590135180\nf − Frequency − HzGain − dB\nPhase −DegreesPhase\nGain\n0 1 2 3 4 5 6 8\nIO− Output Current − A2535455565758595105115125\nAmbient Temperature −C°\nSafe Operating\nArea\n7VI= 5 V\nVI= 3.3 V\n4 4.5 5 5.5 6Load Regulation\n0.9980.99850.9990.999511.00051.0011.00151.002\nIO= 3 A\nNo LoadIO= 6 A\nVI− Input Voltage − V\n0 1 2 3 4 5 6\nIO− Output Current − A0.9960.9970.9980.99911.0011.0021.0031.004\nLoad Regulation\n50556065707580859095100\n0 1 2 3 4 5 6 7Efficiency − %\nIO− Output Current − AVO= 1.2 VVO= 2.5 V\nVO= 1.8 V\n50556065707580859095100\n0 1 2 3 4 5 6 7Efficiency − %\nIO− Output Current − AVO= 1.8 VVO= 3.3 V\nVO= 1.2 V\n16TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated9.2.1.3 Application Curves\nVI=3.3V f=550kHz L=4.7µH\nTA=25°C\nFigure 11.Efficiency vsOutput CurrentVI=5V f=550kHz L=4.7µH\nTA=25°C\nFigure 12.Efficiency vsOutput Current\nVI=5V f=550kHz VO=3.3V\nTA=25°C\nFigure 13.Load Regulation vsOutput CurrentVI=5V f=550kHz VO=3.3V\nTA=25°C\nFigure 14.Line Regulation vsInput Voltage\nVI=5V f=550kHz VO=3.3V\nTA=25°C IO=6A\nFigure 15.Loop ResponseTJ=125°C fs=700kHz\nFigure 16.Ambient Temperature vsLoad Current\nt - Time = 2 ms/divInput Voltage - 2 V/div\nOutput Voltage - 2 V/div\nt - Time = 1 s/div /c109Output Ripple Voltage - 10 mV/div\nt - Time = 100 s/div /c109Output Voltage - 50 mV/div\nOutput Current - 2 A/div\n17TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedVI=5V VO=3.3V 6A,350kHz\nFigure 17.Output Ripple VoltageVI=5V 1Ato5A\nFigure 18.Load Transient Response\nVI=5V NoSlow-Start Cap\nFigure 19.Slow-Start Timing\n6VIN24\n23\n22\n21\n20VIN\nVIN\nVIN\nVIN\n14\n13\n12\n11\n10\n9\n8\n7PH\nPH\nPH\nPH\nPH\nPH\nPH\nPH\nPH\n5BOOT\n19\n18\n17\n16\n15PGND\nPGND\nPGND\nPGND\nPGND\nPOWERPADAGNDVSENSECOMPPWRGDSS/ENASYNCRT28\n27\n26\nVBIAS25\n4\n3\n2\n1U1\nTPS54610PWP\nC7\n0.047 µFL1\n0.56 µH\nC8\n150µF+C9\n150µF+ C10\n1 pFVOR2\n10 k /c87C5\n470 pF\nR3\n39/c87R5\n1.47 k /c87VI\nC1\n10µFC2\n10µF\nR4\n2.4/c87\nC11\n3300 pFC3\n0.047 µF\nC4\n1µF\nC6\n470 pF\nR6\n1.5 k /c87C12\n0.012 µFR1\n71.5 k /c87\n18TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated9.2.2 High Frequency Application\nFigure 20shows theschematic diagram forareduced size, high frequency application using theTPS54610. The\nTPS54610 (U1) canprovide upto6Aofoutput current atanominal outputvoltage of1.8V.Asmall size 0.56 uH\ninductor isused andtheswitching frequency issetto680kHzbyR1.Thecompensation network isoptimized for\nfasttransient response asshown inFigure 20.\nFigure 20.Small Size, High Frequency Design\n9.2.2.1 Design Requirements\nRefer toDesign Requirements fortheHigh Frequency Application Design Requirements.\n9.2.2.2 Detailed Design Procedure\nRefer toDetailed Design Procedure fortheHigh Frequency Application Detailed Design Procedure.\n10 s/divµ50 mV/div2 A/div\n19TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated9.2.2.3 Application Curve\nFigure 21.Transient Response, 1.5-A to4.5-A Step\n10Power Supply Recommendations\nThe device isdesigned tooperate from aninput voltage supply range between 3Vand 6V.This input supply\nshould bewell regulated. Iftheinput supply islocated more than afewinches from theTPS54610 converter\nadditional bulk capacitance may berequired.\n11Layout\n11.1 Layout Guidelines\n•Forproper thermal performance, theexposed thermal PowerPAD underneath theintegrated circuit package\nmust besoldered totheprinted-circuit board.\n•Forgood thermal performance, thePowerPAD underneath theintegrated circuit TPS54610 needs tobe\nsoldered welltotheprinted-circuit board.\n•The VIN pins areconnected together ontheprinted-circuit board (PCB) and bypassed with alow-ESR\nceramic-bypass capacitor.\n•Care should betaken tominimize theloop area formed bythebypass capacitor connections, theVIN pins,\nandtheTPS54610 ground pins.\n•The minimum recommended bypass capacitance is10-mF ceramic capacitor with aX5R orX7R dielectric\nandtheoptimum placement isclosest totheVINpins andthePGND pins.\n•TheTPS54610 hastwointernal grounds (analog andpower). Inside theTPS54610, theanalog ground tiesto\nallofthenoise sensitive signals, while thepower ground tiestothenoisier power signals. Noise injected\nbetween thetwo grounds can degrade theperformance oftheTPS54610, particularly athigher output\ncurrents.\n•However, ground noise onananalog ground plane canalso cause problems with some ofthecontrol and\nbias signals. Therefore, separate analog andpower ground traces arerecommended.\n•There isanarea ofground onthetoplayer directly under theIC,with anexposed area forconnection tothe\nPowerPAD. Use vias toconnect thisground area toanyinternal ground planes.\n•Additional vias arealso used attheground side oftheinput and output filter capacitors. The AGND and\nPGND pins aretiedtothePCB ground byconnecting them totheground area under thedevice asshown.\n•The only components that tiedirectly tothepower ground plane aretheinput capacitors, theoutput\ncapacitors, theinput voltage decoupling capacitor, andthePGND pins oftheTPS54610.\n•Use aseparate wide trace fortheanalog ground signal path. The analog ground isused forthevoltage set\npoint divider, timing resistor RT,slow-start capacitor andbias capacitor grounds. Connect thistrace directly to\nAGND (Pin 1).\n•Since thePHconnection istheswitching node, theinductor islocated close tothePHpins. The area of\ntheThe PHpins aretiedtogether and routed totheoutput inductor. PCB conductor isminimized toprevent\nexcessive capacitive coupling.\n•Connect theboot capacitor between thephase node andtheBOOT pinasshown. Keep theboot capacitor\nAGND\nBOOTVSENSE\nCOMP\nPWRGD\nPH\nPH\nPH\nPH\nPH\nPH\nPH\nPH\nPHRT\nSYNC\nSS/ENA\nVBIAS\nVIN\nVIN\nVIN\nVIN\nVIN\nPGND\nPGND\nPGND\nPGND\nPGNDVOUT\nPHVIN\nTOPSIDE GROUND AREA\nVIA to Ground PlaneANALOG GROUND TRACE\nEXPOSED\nPOWERPAD\nAREACOMPENSA TION\nNETWORK\nOUTPUT INDUCTOR\nOUTPUT\nFILTER\nCAPACITORBOOT\nCAPACITOR\nINPUT\nBYPASS\nCAPACITORINPUT\nBULK\nFILTERFREQUENCY SET RESISTOR\nSLOW START\nCAPACITOR\nBIAS CAPACITOR\n20TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments IncorporatedLayout Guidelines (continued)\nclose totheICandminimize theconductor trace lengths.\n•Connect theoutput filter capacitor(s) asshown between theVOUT trace andPGND. Itisimportant tokeep\ntheloop formed bythePHpins, LOUT, COUT andPGND assmall aspractical.\n•Place thecompensation components from theVOUT trace totheVSENSE and COMP pins. Donotplace\nthese components tooclose tothePHtrace. Due tothesize oftheICpackage andthedevice pin-out, they\nmust berouted close, butmaintain asmuch separation aspossible while stillkeeping thelayout compact.\n•Connect thebias capacitor from theVBIAS pintoanalog ground using theisolated analog ground trace.\n•Ifaslow-start capacitor orRTresistor isused, oriftheSYNC pinisused toselect 350-kHz operating\nfrequency, connect them tothistrace.\n11.2 Layout Example\nFigure 22.Recommended Land Pattern for28-Pin PWP PowerPAD\nConnect□Pin□1□to Analog□Ground□Plane\nin□This Area□for□Optimum□Performance\nMinimum□Recommended□Top\nSide Analog□Ground Area0.34780.01500.06\n0.0256\n0.1700\n0.1340\n0.0630\n0.0400/c1130.0180 4□PL\n0.2090/c1130.0130 8□PL\nMinimum□Recommended□Exposed\nCopper Area□for□Powerpad.□5mm\nStencils□May□Require□10□Percent\nLarger Area0.06500.05000.05000.0650\n0.03390.0339\n0.0500Minimum□Recommended□Thermal□Vias:□8□x□0.013□Diameter□Inside\nPowerpad Area□4□x□0.018□Diameter□Under□Device□as□Shown.\nAdditional□0.018□Diameter□Vias□May□Be□Used□if□Top□Side Analog□Ground\nArea□Is□Extended.\n0.3820\n21TPS54610\nwww.ti.com SLVS398H –JUNE 2001 –REVISED OCTOBER 2015\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated11.3 Thermal Considerations\nForoperation atfullrated load current, theanalog ground plane must provide anadequate heat dissipating area.\nA3-inch by3-inch plane of1ounce copper isrecommended, though notmandatory, depending onambient\ntemperature and airflow. Most applications have larger areas ofinternal ground plane available, and the\nPowerPAD ™must beconnected tothelargest area available. Additional areas onthetoporbottom layers also\nhelp dissipate heat, andanyarea available must beused when 6Aorgreater operation isdesired. Connection\nfrom theexposed area ofthePowerPAD ™totheanalog ground plane layer must bemade using 0.013 inch\ndiameter vias toavoid solder wicking through thevias. Eight vias must beinthePowerPAD area with four\nadditional vias located under thedevice package. Thesize ofthevias under thepackage, butnotintheexposed\nthermal pad area, can beincreased to0.018. Additional vias beyond thetwelve recommended that enhance\nthermal performance must beincluded inareas notunder thedevice package.\nFigure 23.Recommended Land Pattern for28-Pin PWP PowerPAD\n22TPS54610\nSLVS398H –JUNE 2001 –REVISED OCTOBER 2015 www.ti.com\nProduct Folder Links: TPS54610Submit Documentation Feedback Copyright ©2001 –2015, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Related DC/DC Products\n•TPS40000 —dc/dc controller\n•TPS759xx —7.5Alowdropout regulator\n•PT6440 series —6Aplugin modules\nApplication information isavailable inDesigning forSmall-Size, High-Frequency Applications With Swift ™Family\nofSynchronous Buck Regulators .\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54610PWP ACTIVE HTSSOP PWP 2850RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS54610\nTPS54610PWPG4 ACTIVE HTSSOP PWP 2850RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS54610\nTPS54610PWPR ACTIVE HTSSOP PWP 282000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS54610\nTPS54610PWPRG4 ACTIVE HTSSOP PWP 282000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS54610\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS54610 :\n•Automotive: TPS54610-Q1\n•Enhanced Product: TPS54610-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54610PWPR HTSSOP PWP 282000 330.0 16.4 6.910.21.812.016.0 Q1\nTPS54610PWPR HTSSOP PWP 282000 330.0 16.4 6.910.21.812.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54610PWPR HTSSOP PWP 282000 350.0 350.0 43.0\nTPS54610PWPR HTSSOP PWP 282000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS54610PWP PWP HTSSOP 28 50 530 10.2 3600 3.5\nTPS54610PWP PWP HTSSOP 28 50 530 10.2 3600 3.5\nTPS54610PWPG4 PWP HTSSOP 28 50 530 10.2 3600 3.5\nTPS54610PWPG4 PWP HTSSOP 28 50 530 10.2 3600 3.5\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details. TSSOP - 1.2 mm max heightTMPowerPAD PWP 28\nSMALL OUTLINE PACKAGE 4.4 x 9.7, 0.65 mm pitch\n4224765/B\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54610PWP

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VIN): 3V to 6V
  - Output Voltage (VO): Adjustable down to 0.9V with 1.0% accuracy

- **Current Ratings:**
  - Continuous Output Current: 6A
  - Peak Current: 12A

- **Power Consumption:**
  - Quiescent Current: 15.8 mA (at 350 kHz), 23.5 mA (at 550 kHz)
  - Shutdown Current: 1.4 mA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C
  - Storage Temperature: -65°C to 150°C

- **Package Type:**
  - 28-pin HTSSOP (PWP) with PowerPAD™ for enhanced thermal performance

- **Special Features:**
  - Integrated high-efficiency MOSFETs with 30 mΩ on-resistance
  - Adjustable PWM frequency (fixed at 350 kHz or 550 kHz, adjustable from 280 kHz to 700 kHz)
  - Features include undervoltage lockout, thermal shutdown, and power good output
  - Integrated solution reduces board area and component count

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS54610 is a low-input voltage, high-output current synchronous buck PWM converter designed for efficient power management. It integrates all necessary active components, including a high-performance voltage error amplifier, to provide a compact and efficient solution for DC-DC conversion. The device is capable of delivering up to 6A of output current with adjustable output voltage down to 0.9V, making it suitable for a variety of applications.

**Typical Applications:**
- **Low-Voltage, High-Density Distributed Power Systems:** Ideal for powering multiple components in compact spaces.
- **Point of Load Regulation:** Commonly used for high-performance DSPs, FPGAs, ASICs, and microprocessors.
- **Broadband, Networking, and Optical Communications Infrastructure:** Provides reliable power for communication devices.
- **Portable Computing/Notebook PCs:** Efficiently manages power in portable devices, ensuring longer battery life and performance.

This summary encapsulates the essential specifications and applications of the TPS54610PWP, making it a versatile choice for modern electronic designs requiring efficient power management solutions.