git clone --depth 1 --no-tags https://github.com/Rakesh5173/APB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/768279020
git clone --depth 1 --no-tags https://github.com/andrei-ioan-epure/AM2940.git f:/verilog_sva_gh_scraper/data/full_repos/776154427
git clone --depth 1 --no-tags https://github.com/mohit-verma-mv/default-sequence.git f:/verilog_sva_gh_scraper/data/full_repos/774350207
git clone --depth 1 --no-tags https://github.com/gk2000/CSCE-714-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/773121158
git clone --depth 1 --no-tags https://github.com/wfhcv/UVM-sequential-adder.git f:/verilog_sva_gh_scraper/data/full_repos/774767318
git clone --depth 1 --no-tags https://github.com/cam-br0wn/fpga-projects.git f:/verilog_sva_gh_scraper/data/full_repos/774723919
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab6.git f:/verilog_sva_gh_scraper/data/full_repos/774026493
git clone --depth 1 --no-tags https://github.com/mkovac/Emulator.git f:/verilog_sva_gh_scraper/data/full_repos/774252806
git clone --depth 1 --no-tags https://github.com/tyxiumud/Xidian_lusang_calssn_otes.git f:/verilog_sva_gh_scraper/data/full_repos/774917148
git clone --depth 1 --no-tags https://github.com/KINGFIOX/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/776707293
git clone --depth 1 --no-tags https://github.com/lmadem/DPRAM.git f:/verilog_sva_gh_scraper/data/full_repos/776292924
git clone --depth 1 --no-tags https://github.com/Dashauto/Computer-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/779388288
git clone --depth 1 --no-tags https://github.com/YayueHou/ECSE6680-VLSI-Spring2024.git f:/verilog_sva_gh_scraper/data/full_repos/780489984
git clone --depth 1 --no-tags https://github.com/hnagiset/verilog3-mode.git f:/verilog_sva_gh_scraper/data/full_repos/781825191
git clone --depth 1 --no-tags https://github.com/Dileon44/Actuator-Control-Electronics.git f:/verilog_sva_gh_scraper/data/full_repos/773107799
git clone --depth 1 --no-tags https://github.com/cherij2/COMPENG-3DQ5-JPEG-Image-Decompressor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/783089667
git clone --depth 1 --no-tags https://github.com/poojaudupa25/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/783840138
git clone --depth 1 --no-tags https://github.com/JSLucena/Dally-Router.git f:/verilog_sva_gh_scraper/data/full_repos/770405686
git clone --depth 1 --no-tags https://github.com/Monthlyaway/Mips-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/778073831
git clone --depth 1 --no-tags https://github.com/amlynczak/Jezyk-Opisu-Sprzetu.git f:/verilog_sva_gh_scraper/data/full_repos/775161409
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab2_ex4_anhThinh.git f:/verilog_sva_gh_scraper/data/full_repos/784855015
git clone --depth 1 --no-tags https://github.com/parvathy10/interprocess-communication.git f:/verilog_sva_gh_scraper/data/full_repos/781777030
git clone --depth 1 --no-tags https://github.com/MehmetAliOner22/SimpleALUDesign.git f:/verilog_sva_gh_scraper/data/full_repos/767973539
git clone --depth 1 --no-tags https://github.com/SouKangC-school/ECE111_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/768895837
git clone --depth 1 --no-tags https://github.com/mahmoudhalim/axi4-lite.git f:/verilog_sva_gh_scraper/data/full_repos/768742711
git clone --depth 1 --no-tags https://github.com/geet2392/gp_proj_1.git f:/verilog_sva_gh_scraper/data/full_repos/769675269
git clone --depth 1 --no-tags https://github.com/dpks2003/UART_IP.git f:/verilog_sva_gh_scraper/data/full_repos/770027808
git clone --depth 1 --no-tags https://github.com/soohyuncha/rtl_modules.git f:/verilog_sva_gh_scraper/data/full_repos/770164538
git clone --depth 1 --no-tags https://github.com/MicroTransactionsMatterToo/FPGA_CCD.git f:/verilog_sva_gh_scraper/data/full_repos/770741040
git clone --depth 1 --no-tags https://github.com/cuongdp2k2/AXI_BUS_VIP.git f:/verilog_sva_gh_scraper/data/full_repos/770864450
git clone --depth 1 --no-tags https://github.com/Gorruy/converter.git f:/verilog_sva_gh_scraper/data/full_repos/768209636
git clone --depth 1 --no-tags https://github.com/kelbor-khal/MIPS_Harris.git f:/verilog_sva_gh_scraper/data/full_repos/774464232
git clone --depth 1 --no-tags https://github.com/Mahjabeen632/lab_6.git f:/verilog_sva_gh_scraper/data/full_repos/774001452
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/fork-join.git f:/verilog_sva_gh_scraper/data/full_repos/774252539
git clone --depth 1 --no-tags https://github.com/DanielMontoyaR/Tareas.git f:/verilog_sva_gh_scraper/data/full_repos/772340833
git clone --depth 1 --no-tags https://github.com/Bugian/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/776178544
git clone --depth 1 --no-tags https://github.com/kelvinshi04/RISC-V-OTTER_wHazardProtect.git f:/verilog_sva_gh_scraper/data/full_repos/768387428
git clone --depth 1 --no-tags https://github.com/kelvinshi04/otterMCUpipInstrCache.git f:/verilog_sva_gh_scraper/data/full_repos/778004835
git clone --depth 1 --no-tags https://github.com/AlaaTaha32/Memory-RTL-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/780010559
git clone --depth 1 --no-tags https://github.com/Stork1323/Risc-V-CA.git f:/verilog_sva_gh_scraper/data/full_repos/768486570
git clone --depth 1 --no-tags https://github.com/weiber2002/DClab_2024.git f:/verilog_sva_gh_scraper/data/full_repos/781000981
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/prelab3_FloatingPoint.git f:/verilog_sva_gh_scraper/data/full_repos/781558627
git clone --depth 1 --no-tags https://github.com/samed12pqr/bitirme24.git f:/verilog_sva_gh_scraper/data/full_repos/781975369
git clone --depth 1 --no-tags https://github.com/nekrasov-d/digital-filters.git f:/verilog_sva_gh_scraper/data/full_repos/780039638
git clone --depth 1 --no-tags https://github.com/victorhug97/nes_xcellium_quartus.git f:/verilog_sva_gh_scraper/data/full_repos/785662933
git clone --depth 1 --no-tags https://github.com/Abinash200200/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/785981474
git clone --depth 1 --no-tags https://github.com/AlexCrownshaw/madgwick_rvfpga.git f:/verilog_sva_gh_scraper/data/full_repos/786113872
git clone --depth 1 --no-tags https://github.com/Blinerator/SystemVerilog-ECE324.git f:/verilog_sva_gh_scraper/data/full_repos/767824299
git clone --depth 1 --no-tags https://github.com/sumanthbs17/AXI_FIFO_BFM_S.git f:/verilog_sva_gh_scraper/data/full_repos/768529674
git clone --depth 1 --no-tags https://github.com/chenpeijun256/riscv-5s.git f:/verilog_sva_gh_scraper/data/full_repos/768948030
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/UART_SV.git f:/verilog_sva_gh_scraper/data/full_repos/768984540
git clone --depth 1 --no-tags https://github.com/vanngo411/MultiCycle_CPU_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/771268038
git clone --depth 1 --no-tags https://github.com/Mohsannaeem/ahb_uvc.git f:/verilog_sva_gh_scraper/data/full_repos/772768228
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/Blocking-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/772881984
git clone --depth 1 --no-tags https://github.com/InternalCakeEngine/fpga_textmode.git f:/verilog_sva_gh_scraper/data/full_repos/773081668
git clone --depth 1 --no-tags https://github.com/MrinalKDN1/ALU_Final.git f:/verilog_sva_gh_scraper/data/full_repos/772150401
git clone --depth 1 --no-tags https://github.com/wfhcv/uvm-uart-clock-generator.git f:/verilog_sva_gh_scraper/data/full_repos/774725426
git clone --depth 1 --no-tags https://github.com/Euchupi/Mossbauer.git f:/verilog_sva_gh_scraper/data/full_repos/768355749
git clone --depth 1 --no-tags https://github.com/JPflat/de10lite.git f:/verilog_sva_gh_scraper/data/full_repos/777290282
git clone --depth 1 --no-tags https://github.com/gunnchOS3k/ece6443-asap-simv-cmds.git f:/verilog_sva_gh_scraper/data/full_repos/777857103
git clone --depth 1 --no-tags https://github.com/Deepak-1159/DFF_VERIFICATION.git f:/verilog_sva_gh_scraper/data/full_repos/778056167
git clone --depth 1 --no-tags https://github.com/solderneer/ELEC0028.git f:/verilog_sva_gh_scraper/data/full_repos/780278522
git clone --depth 1 --no-tags https://github.com/robmarano/computer_design_template.git f:/verilog_sva_gh_scraper/data/full_repos/781117548
git clone --depth 1 --no-tags https://github.com/ConnerCrowl/DLD_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/780524681
git clone --depth 1 --no-tags https://github.com/Shankeydev/SPI_MEMORY_DV.git f:/verilog_sva_gh_scraper/data/full_repos/781916861
git clone --depth 1 --no-tags https://github.com/AjinkyaMore07/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/781910000
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/zypo-ethernet-core.git f:/verilog_sva_gh_scraper/data/full_repos/775621709
git clone --depth 1 --no-tags https://github.com/All0Mi/ALU-in-U2---SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/783429109
git clone --depth 1 --no-tags https://github.com/lmadem/4X4-Router.git f:/verilog_sva_gh_scraper/data/full_repos/782830244
git clone --depth 1 --no-tags https://github.com/Astarojth/ECE385_UIUC.git f:/verilog_sva_gh_scraper/data/full_repos/781363168
git clone --depth 1 --no-tags https://github.com/kxtieb/Final-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/780517947
git clone --depth 1 --no-tags https://github.com/yash-patne/ALU_verification_with_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/784860781
git clone --depth 1 --no-tags https://github.com/jchen147/140Group.git f:/verilog_sva_gh_scraper/data/full_repos/778869153
git clone --depth 1 --no-tags https://github.com/vladislavaSS/new_one.git f:/verilog_sva_gh_scraper/data/full_repos/783525769
git clone --depth 1 --no-tags https://github.com/Shapirogilad/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/784616704
git clone --depth 1 --no-tags https://github.com/Tbthanh/Digital_Equalization.git f:/verilog_sva_gh_scraper/data/full_repos/781358531
git clone --depth 1 --no-tags https://github.com/Mohan-KGM/ALU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/785999647
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/max_value_in_dynamic_array.git f:/verilog_sva_gh_scraper/data/full_repos/767914346
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/reversing-unpacked-array.git f:/verilog_sva_gh_scraper/data/full_repos/768995149
git clone --depth 1 --no-tags https://github.com/sorukohi/simple-riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/772024665
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/sv-event.git f:/verilog_sva_gh_scraper/data/full_repos/772703439
git clone --depth 1 --no-tags https://github.com/max-kudinov/sv_practice.git f:/verilog_sva_gh_scraper/data/full_repos/772763115
git clone --depth 1 --no-tags https://github.com/CanvCan/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/773929607
git clone --depth 1 --no-tags https://github.com/felloryz/add_sub_ialu_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/776826365
git clone --depth 1 --no-tags https://github.com/Henrywwg/video.git f:/verilog_sva_gh_scraper/data/full_repos/776039439
git clone --depth 1 --no-tags https://github.com/alex39998/FPGA-2-Player-Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/776088300
git clone --depth 1 --no-tags https://github.com/SaiAnurag18/Finalproject1asic.git f:/verilog_sva_gh_scraper/data/full_repos/776198993
git clone --depth 1 --no-tags https://github.com/ShahidShann/RAL_APB.git f:/verilog_sva_gh_scraper/data/full_repos/776313283
git clone --depth 1 --no-tags https://github.com/ayumiohno/cpuex_core_public.git f:/verilog_sva_gh_scraper/data/full_repos/777568022
git clone --depth 1 --no-tags https://github.com/RohithRajesh/memory.git f:/verilog_sva_gh_scraper/data/full_repos/777396215
git clone --depth 1 --no-tags https://github.com/asinghani/ulx3s-vga-example.git f:/verilog_sva_gh_scraper/data/full_repos/776643097
git clone --depth 1 --no-tags https://github.com/ErmolaevDmitrii/prob_tasks.git f:/verilog_sva_gh_scraper/data/full_repos/774376925
git clone --depth 1 --no-tags https://github.com/sohilaakram/ALU_SV_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/769720498
git clone --depth 1 --no-tags https://github.com/YanbingXiao/YanbingXiao.git f:/verilog_sva_gh_scraper/data/full_repos/772384698
git clone --depth 1 --no-tags https://github.com/ZayaV/DE1-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/779309403
git clone --depth 1 --no-tags https://github.com/a-zinoch/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/781056873
git clone --depth 1 --no-tags https://github.com/Yacann/verilog-logisim-stack.git f:/verilog_sva_gh_scraper/data/full_repos/781629798
git clone --depth 1 --no-tags https://github.com/manojlopekovic/generic_flash_bus_VIP.git f:/verilog_sva_gh_scraper/data/full_repos/773860485
git clone --depth 1 --no-tags https://github.com/memory-of-star/avmm_memory_sim_module.git f:/verilog_sva_gh_scraper/data/full_repos/780406276
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/SFR_UVM_RAL.git f:/verilog_sva_gh_scraper/data/full_repos/782821247
