<?xml version="1.0"?>
<!DOCTYPE image SYSTEM "weaver-1.0.dtd">
 <!-- This file is manually maintained, it is used as an input file to xmlcreate.pl. -->
 <!-- xmlrecate.pl will compare the memory definition in q6_memory_defns.h with qdsp6_8960.xml -->
 <!--If there is any inconsistency. q6_memory_defns.h has higher priority. -->  
 <!-- Then, qurt config xml will be generated by xmlcreate.pl and it will be used by qurt kernel only -->
<image>
    <machine>

      <interrupt>

        <irq num ="0"  trigger="edge"  polarity="rising"/>
        <irq num ="1"  trigger="edge"  polarity="rising"/>
        <irq num ="2"  trigger="edge"  polarity="rising"/>
        <irq num ="3"  trigger="edge"  polarity="rising"/>
        <irq num ="4"  trigger="edge"  polarity="rising"/>
        <irq num ="5"  trigger="edge"  polarity="rising"/>
        <irq num ="6"  trigger="edge"  polarity="rising"/>
        <irq num ="7"  trigger="edge"  polarity="rising"/>
        <irq num ="8"  trigger="edge"  polarity="rising"/>
        <irq num ="9"  trigger="edge"  polarity="rising"/>
        <irq num ="10" trigger="edge"  polarity="rising"/>
        <irq num ="11" trigger="edge"  polarity="rising"/>
        <irq num ="12" trigger="edge"  polarity="rising"/>
        <irq num ="13" trigger="edge"  polarity="rising"/>
        <irq num ="14" trigger="edge"  polarity="rising"/>
        <irq num ="15" trigger="edge"  polarity="rising"/>
        <irq num ="16" trigger="edge"  polarity="rising"/>
        <irq num ="17" trigger="edge"  polarity="rising"/>
        <irq num ="18" trigger="edge"  polarity="rising"/>
        <irq num ="19" trigger="level" polarity="high"/>
        <irq num ="20" trigger="edge"  polarity="rising"/>
        <irq num ="21" trigger="edge"  polarity="rising"/>
        <irq num ="22" trigger="edge"  polarity="rising"/>
        <irq num ="23" trigger="level"  polarity="high"/>
        <irq num ="25" trigger="edge"  polarity="rising"/>
        <irq num ="26" trigger="edge"  polarity="rising"/>
        <irq num ="27" trigger="edge"  polarity="rising"/>
        <irq num ="28" trigger="edge"  polarity="rising"/> 
        <irq num ="29" trigger="edge"  polarity="rising"/>
        <irq num ="30" trigger="edge"  polarity="rising"/>
        <irq num ="31" trigger="edge"  polarity="rising"/>
        <irq num ="32" trigger="edge"  polarity="rising"/>
        <irq num ="33" trigger="edge"  polarity="rising"/>
        <irq num ="34" trigger="edge"  polarity="rising"/>
        <irq num ="35" trigger="edge"  polarity="rising"/>
        <irq num ="36" trigger="edge"  polarity="rising"/>
        <irq num ="37" trigger="edge"  polarity="rising"/>
        <irq num ="38" trigger="edge"  polarity="rising"/>
        <irq num ="39" trigger="edge"  polarity="rising"/>
        <irq num ="40" trigger="edge"  polarity="rising"/>
        <irq num ="41" trigger="edge"  polarity="rising"/>
        <irq num ="42" trigger="edge"  polarity="rising"/>
        <irq num ="43" trigger="edge"  polarity="rising"/>
        <irq num ="44" trigger="edge"  polarity="rising"/>
        <irq num ="45" trigger="edge"  polarity="rising"/>
        <irq num ="46" trigger="edge"  polarity="rising"/>
        <irq num ="47" trigger="edge"  polarity="rising"/>
        <irq num ="48" trigger="edge"  polarity="rising"/>
        <irq num ="49" trigger="edge"  polarity="rising"/>
        <irq num ="50" trigger="level"  polarity="high"/>
        <irq num ="51" trigger="edge"  polarity="rising"/>
        <irq num ="52" trigger="edge"  polarity="rising"/>
        <irq num ="53" trigger="level"  polarity="high"/>
        <irq num ="54" trigger="edge"  polarity="rising"/>
        <irq num ="55" trigger="edge"  polarity="rising"/>
        <irq num ="56" trigger="edge"  polarity="rising"/>
        <irq num ="57" trigger="edge"  polarity="rising"/>
        <irq num ="58" trigger="edge"  polarity="rising"/>
        <irq num ="59" trigger="edge"  polarity="rising"/>
        <irq num ="60" trigger="edge"  polarity="rising"/>
        <irq num ="61" trigger="edge"  polarity="rising"/>
        <irq num ="62" trigger="edge"  polarity="rising"/>
        <irq num ="63" trigger="edge"  polarity="rising"/>
        <irq num ="64" trigger="edge"  polarity="rising"/>
        <irq num ="65" trigger="edge"  polarity="rising"/>
        <irq num ="66" trigger="edge"  polarity="rising"/>
        <irq num ="67" trigger="edge"  polarity="rising"/>
        <irq num ="68" trigger="edge"  polarity="rising"/>
        <irq num ="69" trigger="edge"  polarity="rising"/>
        <irq num ="70" trigger="edge"  polarity="rising"/>
        <irq num ="71" trigger="edge"  polarity="rising"/>
        <irq num ="72" trigger="edge"  polarity="rising"/>
        <irq num ="73" trigger="edge"  polarity="rising"/>
        <irq num ="74" trigger="edge"  polarity="rising"/>
        <irq num ="75" trigger="edge"  polarity="rising"/>
        <irq num ="76" trigger="edge"  polarity="rising"/>
        <irq num ="77" trigger="edge"  polarity="rising"/>
        <irq num ="78" trigger="edge"  polarity="rising"/>
        <irq num ="79" trigger="edge"  polarity="rising"/>
        <irq num ="80" trigger="edge"  polarity="rising"/>
        <irq num ="81" trigger="edge"  polarity="rising"/>
        <irq num ="82" trigger="edge"  polarity="rising"/>
        <irq num ="83" trigger="edge"  polarity="rising"/>
        <irq num ="84" trigger="edge"  polarity="rising"/>
        <irq num ="85" trigger="edge"  polarity="rising"/>
        <irq num ="86" trigger="edge"  polarity="rising"/>
        <irq num ="87" trigger="edge"  polarity="rising"/>
        <irq num ="88" trigger="edge"  polarity="rising"/>
        <irq num ="89" trigger="edge"  polarity="rising"/>
        <irq num ="90" trigger="edge"  polarity="rising"/>
        <irq num ="91" trigger="edge"  polarity="rising"/>
        <irq num ="92" trigger="edge"  polarity="rising"/>
        <irq num ="93" trigger="edge"  polarity="rising"/>
        <irq num ="94" trigger="edge"  polarity="rising"/>
        <irq num ="95" trigger="edge"  polarity="rising"/>
        <irq num ="96" trigger="edge"  polarity="rising"/>
        <irq num ="97" trigger="edge"  polarity="rising"/>
        <irq num ="98" trigger="edge"  polarity="rising"/>
        <irq num ="99" trigger="edge"  polarity="rising"/>
        <irq num ="100" trigger="edge" polarity="rising"/>
        <irq num ="101" trigger="edge"  polarity="rising"/>
        <irq num ="102" trigger="edge"  polarity="rising"/>
        <irq num ="103" trigger="edge"  polarity="rising"/>
        <irq num ="104" trigger="edge"  polarity="rising"/>
        <irq num ="105" trigger="edge"  polarity="rising"/>
        <irq num ="106" trigger="edge"  polarity="rising"/>
        <irq num ="107" trigger="edge"  polarity="rising"/>
        <irq num ="108" trigger="edge"  polarity="rising"/>
        <irq num ="109" trigger="edge"  polarity="rising"/>
        <irq num ="110" trigger="edge"  polarity="rising"/>
        <irq num ="111" trigger="edge"  polarity="rising"/>
        <irq num ="112" trigger="edge"  polarity="rising"/>
        <irq num ="113" trigger="edge"  polarity="rising"/>
        <irq num ="114" trigger="edge"  polarity="rising"/>
        <irq num ="115" trigger="edge"  polarity="rising"/>
        <irq num ="116" trigger="edge"  polarity="rising"/>
        <irq num ="117" trigger="edge"  polarity="rising"/>
        <irq num ="118" trigger="edge"  polarity="rising"/>
        <irq num ="119" trigger="edge"  polarity="rising"/>
        <irq num ="120" trigger="edge"  polarity="rising"/>
        <irq num ="121" trigger="edge"  polarity="rising"/>
        <irq num ="122" trigger="edge"  polarity="rising"/>
        <irq num ="123" trigger="edge"  polarity="rising"/>
        <irq num ="124" trigger="edge"  polarity="rising"/>
        <irq num ="125" trigger="edge"  polarity="rising"/>
        <irq num ="126" trigger="edge"  polarity="rising"/>
        <irq num ="127" trigger="edge"  polarity="rising"/>
        <irq num ="128" trigger="edge"  polarity="rising"/>
        <irq num ="129" trigger="edge"  polarity="rising"/>
        <irq num ="130" trigger="edge"  polarity="rising"/>
        <irq num ="131" trigger="edge"  polarity="rising"/>
        <irq num ="132" trigger="edge"  polarity="rising"/>
        <irq num ="133" trigger="edge"  polarity="rising"/>
        <irq num ="134" trigger="edge"  polarity="rising"/>
        <irq num ="135" trigger="edge"  polarity="rising"/>
        <irq num ="136" trigger="edge"  polarity="rising"/>
        <irq num ="137" trigger="edge"  polarity="rising"/>
        <irq num ="138" trigger="edge"  polarity="rising"/>
        <irq num ="139" trigger="edge"  polarity="rising"/>
        <irq num ="140" trigger="edge"  polarity="rising"/>
        <irq num ="141" trigger="edge"  polarity="rising"/>
        <irq num ="142" trigger="edge"  polarity="rising"/>
        <irq num ="143" trigger="edge"  polarity="rising"/>
        <irq num ="144" trigger="edge"  polarity="rising"/>
        <irq num ="145" trigger="edge"  polarity="rising"/>
        <irq num ="146" trigger="edge"  polarity="rising"/>
        <irq num ="147" trigger="edge"  polarity="rising"/>
        <irq num ="148" trigger="edge"  polarity="rising"/>
        <irq num ="149" trigger="edge"  polarity="rising"/>
        <irq num ="150" trigger="edge"  polarity="rising"/>
        <irq num ="151" trigger="edge"  polarity="rising"/>
        <irq num ="152" trigger="edge"  polarity="rising"/>
        <irq num ="153" trigger="edge"  polarity="rising"/>
        <irq num ="154" trigger="edge"  polarity="rising"/>
        <irq num ="155" trigger="edge"  polarity="rising"/>
        <irq num ="156" trigger="edge"  polarity="rising"/>
        <irq num ="157" trigger="edge"  polarity="rising"/>
        <irq num ="158" trigger="edge"  polarity="rising"/>
        <irq num ="159" trigger="edge"  polarity="rising"/>
        <irq num ="160" trigger="edge"  polarity="rising"/>
        <irq num ="161" trigger="edge"  polarity="rising"/>
        <irq num ="162" trigger="edge"  polarity="rising"/>
        <irq num ="163" trigger="edge"  polarity="rising"/>
        <irq num ="164" trigger="edge"  polarity="rising"/>
        <irq num ="165" trigger="edge"  polarity="rising"/>
        <irq num ="166" trigger="edge"  polarity="rising"/>
        <irq num ="167" trigger="edge"  polarity="rising"/>
        <irq num ="168" trigger="edge"  polarity="rising"/>
        <irq num ="169" trigger="edge"  polarity="rising"/>
        <irq num ="170" trigger="edge"  polarity="rising"/>
        <irq num ="171" trigger="edge"  polarity="rising"/>
        <irq num ="172" trigger="edge"  polarity="rising"/>
        <irq num ="173" trigger="edge"  polarity="rising"/>
        <irq num ="174" trigger="edge"  polarity="rising"/>
        <irq num ="175" trigger="edge"  polarity="rising"/>
        <irq num ="176" trigger="edge"  polarity="rising"/>
        <irq num ="177" trigger="edge"  polarity="rising"/>
        <irq num ="178" trigger="edge"  polarity="rising"/>
        <irq num ="179" trigger="edge"  polarity="rising"/>
        <irq num ="180" trigger="edge"  polarity="rising"/>
        <irq num ="181" trigger="edge"  polarity="rising"/>
        <irq num ="182" trigger="edge"  polarity="rising"/>
        <irq num ="183" trigger="edge"  polarity="rising"/>
        <irq num ="184" trigger="edge"  polarity="rising"/>
        <irq num ="185" trigger="edge"  polarity="rising"/>
        <irq num ="186" trigger="edge"  polarity="rising"/>
        <irq num ="187" trigger="edge"  polarity="rising"/>
        <irq num ="188" trigger="edge"  polarity="rising"/>
        <irq num ="189" trigger="edge"  polarity="rising"/>
        <irq num ="190" trigger="edge"  polarity="rising"/>
        <irq num ="191" trigger="edge"  polarity="rising"/>
        <irq num ="192" trigger="edge"  polarity="rising"/>
        <irq num ="193" trigger="edge"  polarity="rising"/>
        <irq num ="194" trigger="edge"  polarity="rising"/>
        <irq num ="195" trigger="edge"  polarity="rising"/>
        <irq num ="196" trigger="edge"  polarity="rising"/>
        <irq num ="197" trigger="level"  polarity="high"/>
        <irq num ="198" trigger="edge"  polarity="rising"/>
        <irq num ="199" trigger="edge"  polarity="rising"/>
        <irq num ="200" trigger="edge"  polarity="rising"/>
        <irq num ="201" trigger="edge"  polarity="rising"/>
        <irq num ="202" trigger="edge"  polarity="rising"/>
        <irq num ="203" trigger="edge"  polarity="rising"/>
        <irq num ="204" trigger="edge"  polarity="rising"/>
        <irq num ="205" trigger="edge"  polarity="rising"/>
        <irq num ="206" trigger="edge"  polarity="rising"/>
        <irq num ="207" trigger="edge"  polarity="rising"/>
        <irq num ="208" trigger="edge"  polarity="rising"/>
        <irq num ="209" trigger="edge"  polarity="rising"/>
        <irq num ="210" trigger="edge"  polarity="rising"/>
        <irq num ="211" trigger="edge"  polarity="rising"/>
        <irq num ="212" trigger="edge"  polarity="rising"/>
        <irq num ="213" trigger="edge"  polarity="rising"/>
        <irq num ="214" trigger="edge"  polarity="rising"/>
        <irq num ="215" trigger="edge"  polarity="rising"/>
        <irq num ="216" trigger="edge"  polarity="rising"/>
        <irq num ="217" trigger="edge"  polarity="rising"/>
        <irq num ="218" trigger="edge"  polarity="rising"/>
        <irq num ="219" trigger="edge"  polarity="rising"/>
        <irq num ="220" trigger="edge"  polarity="rising"/>
        <irq num ="221" trigger="edge"  polarity="rising"/>
        <irq num ="222" trigger="edge"  polarity="rising"/>
        <irq num ="223" trigger="edge"  polarity="rising"/>
        <irq num ="224" trigger="edge"  polarity="rising"/>
        <irq num ="225" trigger="edge"  polarity="rising"/>
        <irq num ="226" trigger="edge"  polarity="rising"/>
        <irq num ="227" trigger="edge"  polarity="rising"/>
        <irq num ="228" trigger="edge"  polarity="rising"/>
        <irq num ="229" trigger="edge"  polarity="rising"/>
        <irq num ="230" trigger="edge"  polarity="rising"/>
        <irq num ="231" trigger="edge"  polarity="rising"/>
        <irq num ="232" trigger="edge"  polarity="rising"/>
        <irq num ="233" trigger="edge"  polarity="rising"/>
        <irq num ="234" trigger="edge"  polarity="rising"/>
        <irq num ="235" trigger="edge"  polarity="rising"/>
        <irq num ="236" trigger="edge"  polarity="rising"/>
        <irq num ="237" trigger="edge"  polarity="rising"/>
        <irq num ="238" trigger="edge"  polarity="rising"/>
        <irq num ="239" trigger="edge"  polarity="rising"/>
        <irq num ="240" trigger="edge"  polarity="rising"/>
        <irq num ="241" trigger="edge"  polarity="rising"/>
        <irq num ="242" trigger="edge"  polarity="rising"/>
        <irq num ="243" trigger="edge"  polarity="rising"/>
        <irq num ="244" trigger="edge"  polarity="rising"/>
        <irq num ="245" trigger="edge"  polarity="rising"/>
        <irq num ="246" trigger="edge"  polarity="rising"/>
        <irq num ="247" trigger="edge"  polarity="rising"/>
        <irq num ="248" trigger="edge"  polarity="rising"/>
        <irq num ="249" trigger="edge"  polarity="rising"/>
        <irq num ="250" trigger="edge"  polarity="rising"/>
        <irq num ="251" trigger="edge"  polarity="rising"/>
        <irq num ="252" trigger="edge"  polarity="rising"/>
        <irq num ="253" trigger="edge"  polarity="rising"/>
        <irq num ="254" trigger="edge"  polarity="rising"/>
        <irq num ="255" trigger="edge"  polarity="rising"/>
        <irq num ="256" trigger="edge"  polarity="rising"/>
        <irq num ="257" trigger="edge"  polarity="rising"/>
        <irq num ="258" trigger="edge"  polarity="rising"/>
        <irq num ="259" trigger="edge"  polarity="rising"/>
        <irq num ="260" trigger="edge"  polarity="rising"/>
        <irq num ="261" trigger="level"  polarity="high"/>
        <irq num ="262" trigger="level"  polarity="high"/>
        <irq num ="263" trigger="edge"  polarity="rising"/>
        <irq num ="264" trigger="level"  polarity="high"/>
        <irq num ="265" trigger="edge"  polarity="rising"/>
        <irq num ="266" trigger="edge"  polarity="rising"/>
        <irq num ="267" trigger="level"  polarity="high"/>
        <irq num ="268" trigger="level"  polarity="high"/>
        <irq num ="269" trigger="level"  polarity="high"/>
        <irq num ="270" trigger="level"  polarity="high"/>
        <irq num ="271" trigger="level"  polarity="high"/>
        <irq num ="272" trigger="level"  polarity="high"/>
        <irq num ="273" trigger="level"  polarity="high"/>
        <irq num ="274" trigger="level"  polarity="high"/>
        <irq num ="275" trigger="level"  polarity="high"/>
        <irq num ="276" trigger="level"  polarity="high"/>
        <irq num ="277" trigger="level"  polarity="high"/>
        <irq num ="278" trigger="level"  polarity="high"/>
        <irq num ="279" trigger="level"  polarity="high"/>
        <irq num ="280" trigger="level"  polarity="high"/>
        <irq num ="281" trigger="level"  polarity="high"/>
        <irq num ="282" trigger="level"  polarity="high"/>
        <irq num ="283" trigger="level"  polarity="high"/>
        <irq num ="284" trigger="level"  polarity="high"/>
        <irq num ="285" trigger="level"  polarity="high"/>
        <irq num ="286" trigger="level"  polarity="high"/>
        <irq num ="287" trigger="edge"  polarity="rising"/>
        <irq num ="288" trigger="edge"  polarity="rising"/>
        <irq num ="289" trigger="level"  polarity="high"/>
        <irq num ="290" trigger="edge"  polarity="rising"/>
        <irq num ="291" trigger="edge"  polarity="rising"/>
        <irq num ="292" trigger="edge"  polarity="rising"/>
        <irq num ="293" trigger="edge"  polarity="rising"/>
        <irq num ="294" trigger="edge"  polarity="rising"/>
        <irq num ="295" trigger="edge"  polarity="rising"/>
        <irq num ="296" trigger="edge"  polarity="rising"/>
        <irq num ="297" trigger="edge"  polarity="rising"/>
        <irq num ="298" trigger="edge"  polarity="rising"/>
        <irq num ="299" trigger="edge"  polarity="rising"/>

 

      </interrupt>

      <Hexagon_ss_base value = "0xFE280000" />
      <!-- <tcxo intmask="0x10000000"/>     commented for merging -->
      <tcxo intmask="0xffffffff"/>
      <timer>
        <base value = "0xFE2A0000" />
        <intno value = "2" />
        <priority value="2" />
        <bitmask value = "0xff" />
        <IST_priority value="1" />
        <IST_bitmask value="0xff" />
      </timer>

      <chicken_bits>
        <rgdr value = "0x00400000" />
        <acc0 value = "0x00000000" />
        <acc1 value = "0x00000000" />
        <chicken value = "0x08201004"/>
		<!--Q6-V4 IC corruption issue workaround-->
		  <!-- <chicken value = "0x2000"/>    commented for merging-->
      </chicken_bits>
        <isdb_imem addr="0xFE80593C" />

      <!-- For v4, disable all _*dprefetch -->
      <cache>
        <l1_iprefetch     enabled="true" lines="2"/>
        <l1_dprefetch     enabled="false"/>
        <l1_ipartition    main="full"/>
        <l1_dpartition    main="full"/>
        <l2_iprefetch 	  enabled="true" lines="2"/>
        <l2_dprefetch     enabled="false"/>
        <l2_partition     main="full"/>
        <l2_writeback     enabled="true"/>
        <l2_size          value="256"/>
      </cache>

      <cache_policy name="l1_wb_l2_uncacheable" value="0x0"/>
      <cache_policy name="writethrough" value="0x1"/>
      <cache_policy name="l1_wt_l2_cacheable" value="0x5"/>
      <cache_policy name="l1_wb_l2_cacheable" value="0x7"/> 
      <cache_policy name="uncached" value="0x4"/>
      <cache_policy name="uncache_shared" value="0x6"/>

      <timetest_port value="0x0" />
      
      <!-- If the enabled value is set to "true" DMT is enabled -->
      <dynamic_multi_threading enabled="true" />
      
    </machine>

    <kernel>
      <hthread_mask value = "0x7" />
      <heap_size value = "0X40000"/>
      <max_threads value = "160"/>
      <max_threads_in_tcm value = "10"/>
      <max_futexes value = "16384"/>      
      <trace_mask value = "0X020007ff"/>  
      <trace_size value = "4096" />
      <page_table_size value = "81920" />
    </kernel>

    <physical_pool name="ADSP_DRIVER_POOL">
        <region base="0xf0000000" size="0x10000000" />
    </physical_pool>      

    <physical_pool name="DEFAULT_PHYSPOOL">
		<!-- For 8960, we are keeping ADSP max image size at 17 MB,  leaving room for future expansion.-->
        <region base="0x0bf00000" size="0x1100000" />
    </physical_pool>

    <physical_pool name="DRIVER_POOL">
        <region base="0x04A00000" size="0x00001000" />
        <region base="0xfe000000" size="0x00280000" />   
    </physical_pool>    

    <physical_pool name="TCM_PHYSPOOL">
        <region base="0xfe400000" size="0x400000" />
    </physical_pool>    
    
	 <physical_pool name="riva_fm_reg_pool">
        <region base="0xFB1A0000" size="0x4000" />
    </physical_pool>
    <physical_pool name="lpass_reg_pool">
        <region base="0xfe000000" size="0x1000" />
    </physical_pool>

     <physical_pool name="LPM_PHYSPOOL">
        <region base="0xfe090000" size="0x2000" />
    </physical_pool>

    <physical_pool name="qdsp6ss_reg_pool">
        <region base="0xfe200000" size="0x1000" />
    </physical_pool>

	<!--
    <physical_pool name="adsp_reg_pool">
        <region base="0xfe280000" size="0x4000" />
    </physical_pool>
	-->
	
    <physical_pool name="smd_reg_pool">
        <region base="0xfe285000" size="0x1000" />
    </physical_pool>

    <physical_pool name="adsp_clk_reg_pool">
        <region base="0xfe288000" size="0x8000" />
    </physical_pool>

    <physical_pool name="sirc_reg_pool">
        <region base="0xfe290000" size="0x10000" />
    </physical_pool>

    <physical_pool name="saw_reg_pool">
        <region base="0xfe2b0000" size="0x1000" />
    </physical_pool>

  
      <physical_pool name="smem_pool">                    
        <region base="0x0d900000" size="0x00200000" />    
        </physical_pool>                                      
        
    <physical_pool name="EBI1_pool">
        <region base="0x03c00000" size="0xf03fffff" />
    </physical_pool>     

	<physical_pool name="SHARED_EFS">
        <region base="0x0dc60000" size="0x20000" />
    </physical_pool>

	
	<!-- The commented map is according to 8960 April 14 2011 memory map  -->
	<!-- EBI pool start should not include Shared memory, which is used only by SMD driver -->
    <!--physical_pool name="EBI1_pool"> <region base="0x80200000" size="0x3fe00000" /> </physical_pool -->
	
	<!-- This pool is added only for 8960v1 in order to prevent accidental usage of v4 enhanced circ buffer -->
	<!-- Due to 8960v1 issue, virtual addresses 0x7ffe_0000 through 0x7fff_ffff cannot be used for a v4 enhanced circ buffer -->
	<!-- This physical address can be anywhere, it need not be virtual = physical -->
    <!--physical_pool name="DO_NOT_USE_POOL"-->
        <!--region base="0x3ffe0000" size="0x20000" /-->
    <!--/physical_pool-->
	
	<physical_pool name="HWIO_POOL">  
        <region base="0xFA000000" size="0x1000000" />
        <region base="0xFC300000" size="0x80000" />
    </physical_pool>

	
	<physical_pool name="RFSA_pool">
		<region base="0x0fd60000" size="0x20000" /> 
	</physical_pool>
	
	
    <program name="LPASS">

      <stack_size value = "0x2000" />
	  <!-- This HAS TO BE kept the same as in q6_memory_defns.h-->
      <heap_size name="heap_size" value = "0x700000" />
      <main_priority value = "1" />
		<!-- Some of the following sections don't have the physical pool mentioned, so physical = virtual.-->
		<!-- Some sections later in the file have a physical pool mentioned, so, virtual address will be mapped to the mentioned physical pool.-->
		
	  <!-- RPM Message RAM 1 -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0x00108000"
                    size="16K"
                    cache_policy="uncache_shared" />
	  <!-- RPM Message RAM 2-->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0x0010c000"
                    size="4K"
                    cache_policy="uncache_shared" />
	<!-- RPM Message RAM 3-->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0x0010d000"
                    size="4K"
                    cache_policy="uncache_shared" />
	  <!-- MPM Register-->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0x00200000"
                    size="4K"
                    cache_policy="uncache_shared" />
	  <!-- icb bus arb -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0x00802000"
                    size="4K"
                    cache_policy="uncache_shared" />
      <!-- LPASS PLL4 voting reg -->   
      <memsection   direct="true"
                    attach="RW"
                    virt_addr="0x00903000"
                    size="4K"
                    cache_policy="uncached" />
     <!-- hardware spinlock - used by SMD -->	 
	 <memsection   direct="true"
                    attach="RW"
                    virt_addr="0x01200000"
                    size="4K"
                    cache_policy="uncached" />
	 <!--RIVA: FM  -->
       <memsection   direct="true" 
                     attach="RW" 
                     virt_addr="0xFB1A0000"
                     size="4K"
                     cache_policy="uncache_shared" />
     <!--RIVA: CCU_CCU_MB0_CONTROL  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xFB206000"
                    size="4K"
                    cache_policy="uncache_shared" />
      <!--RIVA: CMEM SRAM 1 -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xFB280000"
                    size="64K"
                    cache_policy="uncache_shared" />
      <!--RIVA: CMEM SRAM 2  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xFB290000"
                    size="64K"
                    cache_policy="uncache_shared" />	  
	  <!-- HDMI CONTROL (hdmi_reg_pool) -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xFD922000"
                    size="4K"
                    cache_policy="uncached" />
      <!--ADSP_REG_LPASS (sps_reg_pool)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0x12800000"
                    size="4K"
                    cache_policy="uncached" />

      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0x0d900000"
                    size="1024K"
                    cache_policy="uncached" />
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0x0da00000"
                    size="1024K"
                    cache_policy="uncached" />  
             

  <!--Define for 8974, memory map based on 80-VC860-17 Rev.B  --> 
     <!--(Combined_PHYSPOOL from 0xfe000000 - 0xfe010000)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe000000"
                    size="64K"
                    cache_policy="uncached" />  
     <!--(Combined_PHYSPOOL from 0xfe010000 - 0xfe020000)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe010000"
                    size="64K"
                    cache_policy="uncached" />  
     <!--(Combined_PHYSPOOL from 0xfe020000 - 0xfe030000)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe020000"
                    size="64K"
                    cache_policy="uncached" />  
     <!--(Combined_PHYSPOOL from 0xfe030000 - 0xfe040000)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe030000"
                    size="64K"
                    cache_policy="uncached" />  
     <!--(Combined_PHYSPOOL from 0xfe040000 - 0xfe050000)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe040000"
                    size="64K"
                    cache_policy="uncached" />  
     <!--(Combined_PHYSPOOL from 0xfe050000 - 0xfe060000)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe050000"
                    size="64K"
                    cache_policy="uncached" />  
     <!--(Combined_PHYSPOOL from 0xfe060000 - 0xfe070000)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe060000"
                    size="64K"
                    cache_policy="uncached" />  

     <!-- LPAIF REG 1-->
      <memsection   direct="true"
                    attach="RW"
        	        virt_addr="0xfe0c0000"
                    size="64K"
                    cache_policy="uncached" />
     <!-- LPAIF REG 2-->
      <memsection   direct="true"
                    attach="RW"
                    virt_addr="0xfe0d0000"
                    size="64K"
                    cache_policy="uncached" />


	  <!-- SLIMBUS_PHYSPOOL -->      
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe100000"
                    size="256K"
                    cache_policy="uncached" />   

	  <!-- SLIMBUS_PHYSPOOL -->      
      <memsection   direct="true" 
                    attach="RW" 
                    virt_addr="0xfe140000"
                    size="256K"
                    cache_policy="uncached" />  


	  <!-- QDSP6SS PUB/CSR/SIRC/IM/SAW_PHYSPOOL -->      
      <memsection   direct="true"
                    tlb_lock = "1"  
                    attach="RW" 
                    virt_addr="0xfe200000"
                    size="1024K"
                    cache_policy="uncached" />    

	 <!--QDSP6SS TCM (TCM_PHYSPOOL) -->
      <memsection   direct="true" 
                    attach="RW" 
                    physpool="ADSP_DRIVER_POOL"
                    virt_addr="0xfe400000"
                    size="64K"
                    cache_policy="l1_wb_l2_uncacheable" /> 
     <!--QDSP6SS (TCM_PHYSPOOL)  -->
      <memsection   direct="true" 
                    attach="RW" 
                    physpool="ADSP_DRIVER_POOL"                    
                    virt_addr="0xfe410000"
                    size="64K"
                    cache_policy="l1_wb_l2_uncacheable" />
	
      <!-- Bug-fix for 8960v1 enahanced CIRC hardware issue -->
      <!--memsection   attach="R"
					physpool="DO_NOT_USE_POOL"
					phys_addr="0x3ffe0000"
                    virt_addr="0x7ffe0000"
                    size="64K" /-->
					
	   <!--memsection   attach="R"
					physpool="DO_NOT_USE_POOL"
					phys_addr="0x3fff0000"
                    virt_addr="0x7fff0000"
                    size="64K" /-->	
   
      <include file="../../core/api/systemdrivers/hwio/msm8x10/msmhwioplat.xml" />

      <memsection direct="false" 
                  attach="rw" 
                  virt_addr="0xee000000" 
                  phys_addr="0xfe000000" 
                  size="0x00040000" 
                  cache_policy="uncached" />  <!-- LPASS_LPASS_BASE -->    

      <memsection direct="false" 
                  attach="rw" 
                  virt_addr="0xee040000" 
                  phys_addr="0xfe040000" 
                  size="0x00040000" 
                  cache_policy="uncached" />  <!-- LPASS_LPASS_BASE -->  

                  <!--LPM fe090000-fe0a0000 cach policy is NOT "uncached"-->
                  <!--phy: fe080000 - fe100000 currently not here-->
                  <!--vir: e0480000 - e0500000 currently not here -->

      <memsection direct="false" 
                  attach="rw" 
                  virt_addr="0xee100000" 
                  phys_addr="0xfe100000" 
                  size="0x00100000" 
                  cache_policy="uncached" />  <!-- LPASS_LPASS_BASE -->                  

      <memsection direct="false" 
                  attach="rw" 
                  virt_addr="0xee200000" 
                  phys_addr="0xfe200000" 
                  size="0x00100000" 
                  cache_policy="uncached" />  <!-- LPASS_LPASS_BASE -->                  

      <memsection direct="false" 
                  attach="rw" 
                  virt_addr="0xee300000" 
                  phys_addr="0xfe300000" 
                  size="0x00100000" 
                  cache_policy="uncached" />  <!-- LPASS_LPASS_BASE --> 


    </program>

</image>
