// Seed: 3129571540
module module_0 (
    output wor id_0,
    output wire id_1,
    input wand id_2,
    output tri id_3,
    input wire module_0,
    input supply0 id_5,
    output wand id_6,
    input tri id_7,
    output wire id_8,
    input tri id_9,
    input tri0 id_10
);
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1
    , id_43,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    inout uwire id_7,
    input wire id_8
    , id_44, id_45,
    inout uwire id_9,
    output wand id_10,
    output wire id_11,
    input tri id_12,
    input wand id_13,
    output tri id_14,
    input uwire id_15,
    input supply0 id_16,
    output wire id_17,
    output logic id_18,
    input tri1 id_19,
    input uwire id_20,
    input uwire id_21,
    input tri0 id_22,
    input tri1 id_23,
    input wor id_24
    , id_46,
    output tri1 id_25,
    output wand id_26,
    input wor id_27,
    input wand id_28,
    input uwire id_29,
    input tri id_30,
    input wire id_31,
    output wand id_32,
    input wor id_33,
    input wire id_34,
    output supply1 id_35,
    input wor id_36,
    output tri1 id_37
    , id_47,
    input wor id_38,
    input tri1 id_39,
    input wor id_40
    , id_48,
    output wire id_41
);
  parameter id_49 = {1'b0 == 1};
  wire id_50;
  module_0 modCall_1 (
      id_14,
      id_25,
      id_36,
      id_0,
      id_36,
      id_40,
      id_7,
      id_27,
      id_1,
      id_7,
      id_30
  );
  always @(*) begin : LABEL_0
    id_18 = 1;
  end
endmodule
