from litex.soc.cores.cpu.vexriscv_bridge.core  import VexRiscvBridge
