
LedIdleTick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ea4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08007054  08007054  00017054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071c8  080071c8  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  080071c8  080071c8  000171c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071d0  080071d0  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071d0  080071d0  000171d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071d4  080071d4  000171d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080071d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          00014488  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001449c  2001449c  00020014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014baf  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f00  00000000  00000000  00034bf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001390  00000000  00000000  00037af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001208  00000000  00000000  00038e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025909  00000000  00000000  0003a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014eab  00000000  00000000  0005f999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e64de  00000000  00000000  00074844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015ad22  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000051a0  00000000  00000000  0015ad74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000014 	.word	0x20000014
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800703c 	.word	0x0800703c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000018 	.word	0x20000018
 80001ec:	0800703c 	.word	0x0800703c

080001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001f6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000280 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001fa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001fe:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000202:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000204:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000206:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000208:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800020a:	d332      	bcc.n	8000272 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800020c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800020e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000210:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000212:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000214:	d314      	bcc.n	8000240 <_CheckCase2>

08000216 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000216:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000218:	19d0      	adds	r0, r2, r7
 800021a:	bf00      	nop

0800021c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000220:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000224:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000226:	d005      	beq.n	8000234 <_CSDone>
        LDRB     R3,[R1], #+1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800022c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000230:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000232:	d1f3      	bne.n	800021c <_LoopCopyStraight>

08000234 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000234:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000238:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800023a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800023c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800023e:	4770      	bx	lr

08000240 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000240:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000242:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000244:	d319      	bcc.n	800027a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000246:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000248:	1b12      	subs	r2, r2, r4

0800024a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800024e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000252:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000256:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000258:	d005      	beq.n	8000266 <_No2ChunkNeeded>

0800025a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000262:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyAfterWrapAround>

08000266 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000266:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800026a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800026c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000270:	4770      	bx	lr

08000272 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000272:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000274:	3801      	subs	r0, #1
        CMP      R0,R2
 8000276:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000278:	d2cd      	bcs.n	8000216 <_Case4>

0800027a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800027a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800027c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800027e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000280:	20012e24 	.word	0x20012e24

08000284 <__aeabi_uldivmod>:
 8000284:	b953      	cbnz	r3, 800029c <__aeabi_uldivmod+0x18>
 8000286:	b94a      	cbnz	r2, 800029c <__aeabi_uldivmod+0x18>
 8000288:	2900      	cmp	r1, #0
 800028a:	bf08      	it	eq
 800028c:	2800      	cmpeq	r0, #0
 800028e:	bf1c      	itt	ne
 8000290:	f04f 31ff 	movne.w	r1, #4294967295
 8000294:	f04f 30ff 	movne.w	r0, #4294967295
 8000298:	f000 b974 	b.w	8000584 <__aeabi_idiv0>
 800029c:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a4:	f000 f806 	bl	80002b4 <__udivmoddi4>
 80002a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b0:	b004      	add	sp, #16
 80002b2:	4770      	bx	lr

080002b4 <__udivmoddi4>:
 80002b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b8:	9d08      	ldr	r5, [sp, #32]
 80002ba:	4604      	mov	r4, r0
 80002bc:	468e      	mov	lr, r1
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d14d      	bne.n	800035e <__udivmoddi4+0xaa>
 80002c2:	428a      	cmp	r2, r1
 80002c4:	4694      	mov	ip, r2
 80002c6:	d969      	bls.n	800039c <__udivmoddi4+0xe8>
 80002c8:	fab2 f282 	clz	r2, r2
 80002cc:	b152      	cbz	r2, 80002e4 <__udivmoddi4+0x30>
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	f1c2 0120 	rsb	r1, r2, #32
 80002d6:	fa20 f101 	lsr.w	r1, r0, r1
 80002da:	fa0c fc02 	lsl.w	ip, ip, r2
 80002de:	ea41 0e03 	orr.w	lr, r1, r3
 80002e2:	4094      	lsls	r4, r2
 80002e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e8:	0c21      	lsrs	r1, r4, #16
 80002ea:	fbbe f6f8 	udiv	r6, lr, r8
 80002ee:	fa1f f78c 	uxth.w	r7, ip
 80002f2:	fb08 e316 	mls	r3, r8, r6, lr
 80002f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002fa:	fb06 f107 	mul.w	r1, r6, r7
 80002fe:	4299      	cmp	r1, r3
 8000300:	d90a      	bls.n	8000318 <__udivmoddi4+0x64>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 30ff 	add.w	r0, r6, #4294967295
 800030a:	f080 811f 	bcs.w	800054c <__udivmoddi4+0x298>
 800030e:	4299      	cmp	r1, r3
 8000310:	f240 811c 	bls.w	800054c <__udivmoddi4+0x298>
 8000314:	3e02      	subs	r6, #2
 8000316:	4463      	add	r3, ip
 8000318:	1a5b      	subs	r3, r3, r1
 800031a:	b2a4      	uxth	r4, r4
 800031c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000320:	fb08 3310 	mls	r3, r8, r0, r3
 8000324:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000328:	fb00 f707 	mul.w	r7, r0, r7
 800032c:	42a7      	cmp	r7, r4
 800032e:	d90a      	bls.n	8000346 <__udivmoddi4+0x92>
 8000330:	eb1c 0404 	adds.w	r4, ip, r4
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	f080 810a 	bcs.w	8000550 <__udivmoddi4+0x29c>
 800033c:	42a7      	cmp	r7, r4
 800033e:	f240 8107 	bls.w	8000550 <__udivmoddi4+0x29c>
 8000342:	4464      	add	r4, ip
 8000344:	3802      	subs	r0, #2
 8000346:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034a:	1be4      	subs	r4, r4, r7
 800034c:	2600      	movs	r6, #0
 800034e:	b11d      	cbz	r5, 8000358 <__udivmoddi4+0xa4>
 8000350:	40d4      	lsrs	r4, r2
 8000352:	2300      	movs	r3, #0
 8000354:	e9c5 4300 	strd	r4, r3, [r5]
 8000358:	4631      	mov	r1, r6
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	428b      	cmp	r3, r1
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0xc2>
 8000362:	2d00      	cmp	r5, #0
 8000364:	f000 80ef 	beq.w	8000546 <__udivmoddi4+0x292>
 8000368:	2600      	movs	r6, #0
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	4630      	mov	r0, r6
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	fab3 f683 	clz	r6, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d14a      	bne.n	8000414 <__udivmoddi4+0x160>
 800037e:	428b      	cmp	r3, r1
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xd4>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 80f9 	bhi.w	800057a <__udivmoddi4+0x2c6>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb61 0303 	sbc.w	r3, r1, r3
 800038e:	2001      	movs	r0, #1
 8000390:	469e      	mov	lr, r3
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e0      	beq.n	8000358 <__udivmoddi4+0xa4>
 8000396:	e9c5 4e00 	strd	r4, lr, [r5]
 800039a:	e7dd      	b.n	8000358 <__udivmoddi4+0xa4>
 800039c:	b902      	cbnz	r2, 80003a0 <__udivmoddi4+0xec>
 800039e:	deff      	udf	#255	; 0xff
 80003a0:	fab2 f282 	clz	r2, r2
 80003a4:	2a00      	cmp	r2, #0
 80003a6:	f040 8092 	bne.w	80004ce <__udivmoddi4+0x21a>
 80003aa:	eba1 010c 	sub.w	r1, r1, ip
 80003ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b2:	fa1f fe8c 	uxth.w	lr, ip
 80003b6:	2601      	movs	r6, #1
 80003b8:	0c20      	lsrs	r0, r4, #16
 80003ba:	fbb1 f3f7 	udiv	r3, r1, r7
 80003be:	fb07 1113 	mls	r1, r7, r3, r1
 80003c2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c6:	fb0e f003 	mul.w	r0, lr, r3
 80003ca:	4288      	cmp	r0, r1
 80003cc:	d908      	bls.n	80003e0 <__udivmoddi4+0x12c>
 80003ce:	eb1c 0101 	adds.w	r1, ip, r1
 80003d2:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d6:	d202      	bcs.n	80003de <__udivmoddi4+0x12a>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f200 80cb 	bhi.w	8000574 <__udivmoddi4+0x2c0>
 80003de:	4643      	mov	r3, r8
 80003e0:	1a09      	subs	r1, r1, r0
 80003e2:	b2a4      	uxth	r4, r4
 80003e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e8:	fb07 1110 	mls	r1, r7, r0, r1
 80003ec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003f0:	fb0e fe00 	mul.w	lr, lr, r0
 80003f4:	45a6      	cmp	lr, r4
 80003f6:	d908      	bls.n	800040a <__udivmoddi4+0x156>
 80003f8:	eb1c 0404 	adds.w	r4, ip, r4
 80003fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000400:	d202      	bcs.n	8000408 <__udivmoddi4+0x154>
 8000402:	45a6      	cmp	lr, r4
 8000404:	f200 80bb 	bhi.w	800057e <__udivmoddi4+0x2ca>
 8000408:	4608      	mov	r0, r1
 800040a:	eba4 040e 	sub.w	r4, r4, lr
 800040e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000412:	e79c      	b.n	800034e <__udivmoddi4+0x9a>
 8000414:	f1c6 0720 	rsb	r7, r6, #32
 8000418:	40b3      	lsls	r3, r6
 800041a:	fa22 fc07 	lsr.w	ip, r2, r7
 800041e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000422:	fa20 f407 	lsr.w	r4, r0, r7
 8000426:	fa01 f306 	lsl.w	r3, r1, r6
 800042a:	431c      	orrs	r4, r3
 800042c:	40f9      	lsrs	r1, r7
 800042e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000432:	fa00 f306 	lsl.w	r3, r0, r6
 8000436:	fbb1 f8f9 	udiv	r8, r1, r9
 800043a:	0c20      	lsrs	r0, r4, #16
 800043c:	fa1f fe8c 	uxth.w	lr, ip
 8000440:	fb09 1118 	mls	r1, r9, r8, r1
 8000444:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000448:	fb08 f00e 	mul.w	r0, r8, lr
 800044c:	4288      	cmp	r0, r1
 800044e:	fa02 f206 	lsl.w	r2, r2, r6
 8000452:	d90b      	bls.n	800046c <__udivmoddi4+0x1b8>
 8000454:	eb1c 0101 	adds.w	r1, ip, r1
 8000458:	f108 3aff 	add.w	sl, r8, #4294967295
 800045c:	f080 8088 	bcs.w	8000570 <__udivmoddi4+0x2bc>
 8000460:	4288      	cmp	r0, r1
 8000462:	f240 8085 	bls.w	8000570 <__udivmoddi4+0x2bc>
 8000466:	f1a8 0802 	sub.w	r8, r8, #2
 800046a:	4461      	add	r1, ip
 800046c:	1a09      	subs	r1, r1, r0
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb1 f0f9 	udiv	r0, r1, r9
 8000474:	fb09 1110 	mls	r1, r9, r0, r1
 8000478:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800047c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000480:	458e      	cmp	lr, r1
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x1e2>
 8000484:	eb1c 0101 	adds.w	r1, ip, r1
 8000488:	f100 34ff 	add.w	r4, r0, #4294967295
 800048c:	d26c      	bcs.n	8000568 <__udivmoddi4+0x2b4>
 800048e:	458e      	cmp	lr, r1
 8000490:	d96a      	bls.n	8000568 <__udivmoddi4+0x2b4>
 8000492:	3802      	subs	r0, #2
 8000494:	4461      	add	r1, ip
 8000496:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800049a:	fba0 9402 	umull	r9, r4, r0, r2
 800049e:	eba1 010e 	sub.w	r1, r1, lr
 80004a2:	42a1      	cmp	r1, r4
 80004a4:	46c8      	mov	r8, r9
 80004a6:	46a6      	mov	lr, r4
 80004a8:	d356      	bcc.n	8000558 <__udivmoddi4+0x2a4>
 80004aa:	d053      	beq.n	8000554 <__udivmoddi4+0x2a0>
 80004ac:	b15d      	cbz	r5, 80004c6 <__udivmoddi4+0x212>
 80004ae:	ebb3 0208 	subs.w	r2, r3, r8
 80004b2:	eb61 010e 	sbc.w	r1, r1, lr
 80004b6:	fa01 f707 	lsl.w	r7, r1, r7
 80004ba:	fa22 f306 	lsr.w	r3, r2, r6
 80004be:	40f1      	lsrs	r1, r6
 80004c0:	431f      	orrs	r7, r3
 80004c2:	e9c5 7100 	strd	r7, r1, [r5]
 80004c6:	2600      	movs	r6, #0
 80004c8:	4631      	mov	r1, r6
 80004ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	40d8      	lsrs	r0, r3
 80004d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d8:	fa21 f303 	lsr.w	r3, r1, r3
 80004dc:	4091      	lsls	r1, r2
 80004de:	4301      	orrs	r1, r0
 80004e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e4:	fa1f fe8c 	uxth.w	lr, ip
 80004e8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004ec:	fb07 3610 	mls	r6, r7, r0, r3
 80004f0:	0c0b      	lsrs	r3, r1, #16
 80004f2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f6:	fb00 f60e 	mul.w	r6, r0, lr
 80004fa:	429e      	cmp	r6, r3
 80004fc:	fa04 f402 	lsl.w	r4, r4, r2
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x260>
 8000502:	eb1c 0303 	adds.w	r3, ip, r3
 8000506:	f100 38ff 	add.w	r8, r0, #4294967295
 800050a:	d22f      	bcs.n	800056c <__udivmoddi4+0x2b8>
 800050c:	429e      	cmp	r6, r3
 800050e:	d92d      	bls.n	800056c <__udivmoddi4+0x2b8>
 8000510:	3802      	subs	r0, #2
 8000512:	4463      	add	r3, ip
 8000514:	1b9b      	subs	r3, r3, r6
 8000516:	b289      	uxth	r1, r1
 8000518:	fbb3 f6f7 	udiv	r6, r3, r7
 800051c:	fb07 3316 	mls	r3, r7, r6, r3
 8000520:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000524:	fb06 f30e 	mul.w	r3, r6, lr
 8000528:	428b      	cmp	r3, r1
 800052a:	d908      	bls.n	800053e <__udivmoddi4+0x28a>
 800052c:	eb1c 0101 	adds.w	r1, ip, r1
 8000530:	f106 38ff 	add.w	r8, r6, #4294967295
 8000534:	d216      	bcs.n	8000564 <__udivmoddi4+0x2b0>
 8000536:	428b      	cmp	r3, r1
 8000538:	d914      	bls.n	8000564 <__udivmoddi4+0x2b0>
 800053a:	3e02      	subs	r6, #2
 800053c:	4461      	add	r1, ip
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000544:	e738      	b.n	80003b8 <__udivmoddi4+0x104>
 8000546:	462e      	mov	r6, r5
 8000548:	4628      	mov	r0, r5
 800054a:	e705      	b.n	8000358 <__udivmoddi4+0xa4>
 800054c:	4606      	mov	r6, r0
 800054e:	e6e3      	b.n	8000318 <__udivmoddi4+0x64>
 8000550:	4618      	mov	r0, r3
 8000552:	e6f8      	b.n	8000346 <__udivmoddi4+0x92>
 8000554:	454b      	cmp	r3, r9
 8000556:	d2a9      	bcs.n	80004ac <__udivmoddi4+0x1f8>
 8000558:	ebb9 0802 	subs.w	r8, r9, r2
 800055c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000560:	3801      	subs	r0, #1
 8000562:	e7a3      	b.n	80004ac <__udivmoddi4+0x1f8>
 8000564:	4646      	mov	r6, r8
 8000566:	e7ea      	b.n	800053e <__udivmoddi4+0x28a>
 8000568:	4620      	mov	r0, r4
 800056a:	e794      	b.n	8000496 <__udivmoddi4+0x1e2>
 800056c:	4640      	mov	r0, r8
 800056e:	e7d1      	b.n	8000514 <__udivmoddi4+0x260>
 8000570:	46d0      	mov	r8, sl
 8000572:	e77b      	b.n	800046c <__udivmoddi4+0x1b8>
 8000574:	3b02      	subs	r3, #2
 8000576:	4461      	add	r1, ip
 8000578:	e732      	b.n	80003e0 <__udivmoddi4+0x12c>
 800057a:	4630      	mov	r0, r6
 800057c:	e709      	b.n	8000392 <__udivmoddi4+0xde>
 800057e:	4464      	add	r4, ip
 8000580:	3802      	subs	r0, #2
 8000582:	e742      	b.n	800040a <__udivmoddi4+0x156>

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b088      	sub	sp, #32
 800058c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058e:	f000 fc71 	bl	8000e74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000592:	f000 f84b 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000596:	f000 f8b5 	bl	8000704 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  DWT_CTRL |= (1 << 0);
 800059a:	4b1f      	ldr	r3, [pc, #124]	; (8000618 <main+0x90>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a1e      	ldr	r2, [pc, #120]	; (8000618 <main+0x90>)
 80005a0:	f043 0301 	orr.w	r3, r3, #1
 80005a4:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 80005a6:	f006 fbd3 	bl	8006d50 <SEGGER_SYSVIEW_Conf>
 // SEGGER_SYSVIEW_Start();

  status = xTaskCreate(ledRedHandler, "Led_Red_Task", 200, NULL, 2, &task1_Handle);
 80005aa:	f107 0308 	add.w	r3, r7, #8
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	2302      	movs	r3, #2
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	2300      	movs	r3, #0
 80005b6:	22c8      	movs	r2, #200	; 0xc8
 80005b8:	4918      	ldr	r1, [pc, #96]	; (800061c <main+0x94>)
 80005ba:	4819      	ldr	r0, [pc, #100]	; (8000620 <main+0x98>)
 80005bc:	f002 fcec 	bl	8002f98 <xTaskCreate>
 80005c0:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 80005c2:	697b      	ldr	r3, [r7, #20]
 80005c4:	2b01      	cmp	r3, #1
 80005c6:	d00a      	beq.n	80005de <main+0x56>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005cc:	f383 8811 	msr	BASEPRI, r3
 80005d0:	f3bf 8f6f 	isb	sy
 80005d4:	f3bf 8f4f 	dsb	sy
 80005d8:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005da:	bf00      	nop
 80005dc:	e7fe      	b.n	80005dc <main+0x54>


  status = xTaskCreate(ledGreenHandler,"Led_Green_Task", 200, NULL, 2, &task2_Handle);
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	9301      	str	r3, [sp, #4]
 80005e2:	2302      	movs	r3, #2
 80005e4:	9300      	str	r3, [sp, #0]
 80005e6:	2300      	movs	r3, #0
 80005e8:	22c8      	movs	r2, #200	; 0xc8
 80005ea:	490e      	ldr	r1, [pc, #56]	; (8000624 <main+0x9c>)
 80005ec:	480e      	ldr	r0, [pc, #56]	; (8000628 <main+0xa0>)
 80005ee:	f002 fcd3 	bl	8002f98 <xTaskCreate>
 80005f2:	6178      	str	r0, [r7, #20]
  configASSERT(status == pdPASS);
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	d00a      	beq.n	8000610 <main+0x88>
        __asm volatile
 80005fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005fe:	f383 8811 	msr	BASEPRI, r3
 8000602:	f3bf 8f6f 	isb	sy
 8000606:	f3bf 8f4f 	dsb	sy
 800060a:	60fb      	str	r3, [r7, #12]
    }
 800060c:	bf00      	nop
 800060e:	e7fe      	b.n	800060e <main+0x86>

  vTaskStartScheduler();
 8000610:	f002 fe5e 	bl	80032d0 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000614:	e7fe      	b.n	8000614 <main+0x8c>
 8000616:	bf00      	nop
 8000618:	e0001000 	.word	0xe0001000
 800061c:	08007054 	.word	0x08007054
 8000620:	08000bdd 	.word	0x08000bdd
 8000624:	08007064 	.word	0x08007064
 8000628:	08000c09 	.word	0x08000c09

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	; 0x50
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 0320 	add.w	r3, r7, #32
 8000636:	2230      	movs	r2, #48	; 0x30
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f006 fcf6 	bl	800702c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	f107 030c 	add.w	r3, r7, #12
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000650:	2300      	movs	r3, #0
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	4b29      	ldr	r3, [pc, #164]	; (80006fc <SystemClock_Config+0xd0>)
 8000656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000658:	4a28      	ldr	r2, [pc, #160]	; (80006fc <SystemClock_Config+0xd0>)
 800065a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800065e:	6413      	str	r3, [r2, #64]	; 0x40
 8000660:	4b26      	ldr	r3, [pc, #152]	; (80006fc <SystemClock_Config+0xd0>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800066c:	2300      	movs	r3, #0
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	4b23      	ldr	r3, [pc, #140]	; (8000700 <SystemClock_Config+0xd4>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000678:	4a21      	ldr	r2, [pc, #132]	; (8000700 <SystemClock_Config+0xd4>)
 800067a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	4b1f      	ldr	r3, [pc, #124]	; (8000700 <SystemClock_Config+0xd4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800068c:	2302      	movs	r3, #2
 800068e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000690:	2301      	movs	r3, #1
 8000692:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000694:	2310      	movs	r3, #16
 8000696:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000698:	2302      	movs	r3, #2
 800069a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800069c:	2300      	movs	r3, #0
 800069e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006a0:	2308      	movs	r3, #8
 80006a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80006a4:	2332      	movs	r3, #50	; 0x32
 80006a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006a8:	2304      	movs	r3, #4
 80006aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006ac:	2307      	movs	r3, #7
 80006ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b0:	f107 0320 	add.w	r3, r7, #32
 80006b4:	4618      	mov	r0, r3
 80006b6:	f000 fefd 	bl	80014b4 <HAL_RCC_OscConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006c0:	f000 fad2 	bl	8000c68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c4:	230f      	movs	r3, #15
 80006c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c8:	2302      	movs	r3, #2
 80006ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 80006d0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80006d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80006d6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f001 f95e 	bl	80019a4 <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006ee:	f000 fabb 	bl	8000c68 <Error_Handler>
  }
}
 80006f2:	bf00      	nop
 80006f4:	3750      	adds	r7, #80	; 0x50
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40023800 	.word	0x40023800
 8000700:	40007000 	.word	0x40007000

08000704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08e      	sub	sp, #56	; 0x38
 8000708:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	623b      	str	r3, [r7, #32]
 800071e:	4bb2      	ldr	r3, [pc, #712]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	4ab1      	ldr	r2, [pc, #708]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000724:	f043 0304 	orr.w	r3, r3, #4
 8000728:	6313      	str	r3, [r2, #48]	; 0x30
 800072a:	4baf      	ldr	r3, [pc, #700]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	f003 0304 	and.w	r3, r3, #4
 8000732:	623b      	str	r3, [r7, #32]
 8000734:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	61fb      	str	r3, [r7, #28]
 800073a:	4bab      	ldr	r3, [pc, #684]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	4aaa      	ldr	r2, [pc, #680]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000740:	f043 0320 	orr.w	r3, r3, #32
 8000744:	6313      	str	r3, [r2, #48]	; 0x30
 8000746:	4ba8      	ldr	r3, [pc, #672]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	f003 0320 	and.w	r3, r3, #32
 800074e:	61fb      	str	r3, [r7, #28]
 8000750:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	61bb      	str	r3, [r7, #24]
 8000756:	4ba4      	ldr	r3, [pc, #656]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	4aa3      	ldr	r2, [pc, #652]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 800075c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000760:	6313      	str	r3, [r2, #48]	; 0x30
 8000762:	4ba1      	ldr	r3, [pc, #644]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800076a:	61bb      	str	r3, [r7, #24]
 800076c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
 8000772:	4b9d      	ldr	r3, [pc, #628]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	4a9c      	ldr	r2, [pc, #624]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000778:	f043 0301 	orr.w	r3, r3, #1
 800077c:	6313      	str	r3, [r2, #48]	; 0x30
 800077e:	4b9a      	ldr	r3, [pc, #616]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	617b      	str	r3, [r7, #20]
 8000788:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	4b96      	ldr	r3, [pc, #600]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a95      	ldr	r2, [pc, #596]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b93      	ldr	r3, [pc, #588]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	613b      	str	r3, [r7, #16]
 80007a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	4b8f      	ldr	r3, [pc, #572]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a8e      	ldr	r2, [pc, #568]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b8c      	ldr	r3, [pc, #560]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	4b88      	ldr	r3, [pc, #544]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a87      	ldr	r2, [pc, #540]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007cc:	f043 0310 	orr.w	r3, r3, #16
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b85      	ldr	r3, [pc, #532]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0310 	and.w	r3, r3, #16
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	4b81      	ldr	r3, [pc, #516]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a80      	ldr	r2, [pc, #512]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007e8:	f043 0308 	orr.w	r3, r3, #8
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b7e      	ldr	r3, [pc, #504]	; (80009e8 <MX_GPIO_Init+0x2e4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0308 	and.w	r3, r3, #8
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2116      	movs	r1, #22
 80007fe:	487b      	ldr	r0, [pc, #492]	; (80009ec <MX_GPIO_Init+0x2e8>)
 8000800:	f000 fe08 	bl	8001414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	2180      	movs	r1, #128	; 0x80
 8000808:	4879      	ldr	r0, [pc, #484]	; (80009f0 <MX_GPIO_Init+0x2ec>)
 800080a:	f000 fe03 	bl	8001414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000814:	4877      	ldr	r0, [pc, #476]	; (80009f4 <MX_GPIO_Init+0x2f0>)
 8000816:	f000 fdfd 	bl	8001414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000820:	4875      	ldr	r0, [pc, #468]	; (80009f8 <MX_GPIO_Init+0x2f4>)
 8000822:	f000 fdf7 	bl	8001414 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000826:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082c:	2302      	movs	r3, #2
 800082e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000834:	2303      	movs	r3, #3
 8000836:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000838:	230c      	movs	r3, #12
 800083a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800083c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000840:	4619      	mov	r1, r3
 8000842:	486e      	ldr	r0, [pc, #440]	; (80009fc <MX_GPIO_Init+0x2f8>)
 8000844:	f000 fc3a 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8000848:	f44f 7360 	mov.w	r3, #896	; 0x380
 800084c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084e:	2302      	movs	r3, #2
 8000850:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	2300      	movs	r3, #0
 8000854:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000856:	2300      	movs	r3, #0
 8000858:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800085a:	2305      	movs	r3, #5
 800085c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800085e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000862:	4619      	mov	r1, r3
 8000864:	4865      	ldr	r0, [pc, #404]	; (80009fc <MX_GPIO_Init+0x2f8>)
 8000866:	f000 fc29 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 800086a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800086e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000870:	2302      	movs	r3, #2
 8000872:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800087c:	230e      	movs	r3, #14
 800087e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000884:	4619      	mov	r1, r3
 8000886:	485d      	ldr	r0, [pc, #372]	; (80009fc <MX_GPIO_Init+0x2f8>)
 8000888:	f000 fc18 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 800088c:	2301      	movs	r3, #1
 800088e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000890:	2302      	movs	r3, #2
 8000892:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000898:	2303      	movs	r3, #3
 800089a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800089c:	230c      	movs	r3, #12
 800089e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80008a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008a4:	4619      	mov	r1, r3
 80008a6:	4851      	ldr	r0, [pc, #324]	; (80009ec <MX_GPIO_Init+0x2e8>)
 80008a8:	f000 fc08 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80008ac:	2316      	movs	r3, #22
 80008ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b0:	2301      	movs	r3, #1
 80008b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b8:	2300      	movs	r3, #0
 80008ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008c0:	4619      	mov	r1, r3
 80008c2:	484a      	ldr	r0, [pc, #296]	; (80009ec <MX_GPIO_Init+0x2e8>)
 80008c4:	f000 fbfa 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80008c8:	f248 0307 	movw	r3, #32775	; 0x8007
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008ce:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008dc:	4619      	mov	r1, r3
 80008de:	4844      	ldr	r0, [pc, #272]	; (80009f0 <MX_GPIO_Init+0x2ec>)
 80008e0:	f000 fbec 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80008e4:	f641 0358 	movw	r3, #6232	; 0x1858
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ea:	2302      	movs	r3, #2
 80008ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f2:	2300      	movs	r3, #0
 80008f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80008f6:	230e      	movs	r3, #14
 80008f8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008fe:	4619      	mov	r1, r3
 8000900:	483b      	ldr	r0, [pc, #236]	; (80009f0 <MX_GPIO_Init+0x2ec>)
 8000902:	f000 fbdb 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000906:	2380      	movs	r3, #128	; 0x80
 8000908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090a:	2301      	movs	r3, #1
 800090c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800091a:	4619      	mov	r1, r3
 800091c:	4834      	ldr	r0, [pc, #208]	; (80009f0 <MX_GPIO_Init+0x2ec>)
 800091e:	f000 fbcd 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000922:	2320      	movs	r3, #32
 8000924:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000926:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000934:	4619      	mov	r1, r3
 8000936:	482d      	ldr	r0, [pc, #180]	; (80009ec <MX_GPIO_Init+0x2e8>)
 8000938:	f000 fbc0 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800093c:	2303      	movs	r3, #3
 800093e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000948:	2300      	movs	r3, #0
 800094a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800094c:	2309      	movs	r3, #9
 800094e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000950:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000954:	4619      	mov	r1, r3
 8000956:	482a      	ldr	r0, [pc, #168]	; (8000a00 <MX_GPIO_Init+0x2fc>)
 8000958:	f000 fbb0 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800095c:	2304      	movs	r3, #4
 800095e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000960:	2300      	movs	r3, #0
 8000962:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000968:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800096c:	4619      	mov	r1, r3
 800096e:	4824      	ldr	r0, [pc, #144]	; (8000a00 <MX_GPIO_Init+0x2fc>)
 8000970:	f000 fba4 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8000974:	f248 1333 	movw	r3, #33075	; 0x8133
 8000978:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	2302      	movs	r3, #2
 800097c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000982:	2303      	movs	r3, #3
 8000984:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000986:	230c      	movs	r3, #12
 8000988:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800098a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800098e:	4619      	mov	r1, r3
 8000990:	4819      	ldr	r0, [pc, #100]	; (80009f8 <MX_GPIO_Init+0x2f4>)
 8000992:	f000 fb93 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000996:	f64f 7383 	movw	r3, #65411	; 0xff83
 800099a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099c:	2302      	movs	r3, #2
 800099e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a4:	2303      	movs	r3, #3
 80009a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80009a8:	230c      	movs	r3, #12
 80009aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b0:	4619      	mov	r1, r3
 80009b2:	4814      	ldr	r0, [pc, #80]	; (8000a04 <MX_GPIO_Init+0x300>)
 80009b4:	f000 fb82 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80009b8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80009bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80009ca:	230e      	movs	r3, #14
 80009cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d2:	4619      	mov	r1, r3
 80009d4:	480a      	ldr	r0, [pc, #40]	; (8000a00 <MX_GPIO_Init+0x2fc>)
 80009d6:	f000 fb71 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 80009da:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e0:	2302      	movs	r3, #2
 80009e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80009e4:	e010      	b.n	8000a08 <MX_GPIO_Init+0x304>
 80009e6:	bf00      	nop
 80009e8:	40023800 	.word	0x40023800
 80009ec:	40020800 	.word	0x40020800
 80009f0:	40020000 	.word	0x40020000
 80009f4:	40020c00 	.word	0x40020c00
 80009f8:	40021800 	.word	0x40021800
 80009fc:	40021400 	.word	0x40021400
 8000a00:	40020400 	.word	0x40020400
 8000a04:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000a10:	230c      	movs	r3, #12
 8000a12:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a18:	4619      	mov	r1, r3
 8000a1a:	486b      	ldr	r0, [pc, #428]	; (8000bc8 <MX_GPIO_Init+0x4c4>)
 8000a1c:	f000 fb4e 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000a20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a26:	2300      	movs	r3, #0
 8000a28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000a2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a32:	4619      	mov	r1, r3
 8000a34:	4864      	ldr	r0, [pc, #400]	; (8000bc8 <MX_GPIO_Init+0x4c4>)
 8000a36:	f000 fb41 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000a3a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000a3e:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a4c:	230c      	movs	r3, #12
 8000a4e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a54:	4619      	mov	r1, r3
 8000a56:	485d      	ldr	r0, [pc, #372]	; (8000bcc <MX_GPIO_Init+0x4c8>)
 8000a58:	f000 fb30 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000a5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a62:	2300      	movs	r3, #0
 8000a64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000a6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4856      	ldr	r0, [pc, #344]	; (8000bcc <MX_GPIO_Init+0x4c8>)
 8000a72:	f000 fb23 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000a76:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a80:	2300      	movs	r3, #0
 8000a82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a84:	2300      	movs	r3, #0
 8000a86:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	484f      	ldr	r0, [pc, #316]	; (8000bcc <MX_GPIO_Init+0x4c8>)
 8000a90:	f000 fb14 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000a94:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000aa6:	230e      	movs	r3, #14
 8000aa8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4847      	ldr	r0, [pc, #284]	; (8000bd0 <MX_GPIO_Init+0x4cc>)
 8000ab2:	f000 fb03 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000ab6:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000aba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abc:	2302      	movs	r3, #2
 8000abe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000ac8:	230e      	movs	r3, #14
 8000aca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4840      	ldr	r0, [pc, #256]	; (8000bd4 <MX_GPIO_Init+0x4d0>)
 8000ad4:	f000 faf2 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000ad8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000adc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ade:	2312      	movs	r3, #18
 8000ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000aea:	2304      	movs	r3, #4
 8000aec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000aee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000af2:	4619      	mov	r1, r3
 8000af4:	4837      	ldr	r0, [pc, #220]	; (8000bd4 <MX_GPIO_Init+0x4d0>)
 8000af6:	f000 fae1 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000afa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000afe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b00:	2312      	movs	r3, #18
 8000b02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b0c:	2304      	movs	r3, #4
 8000b0e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000b10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b14:	4619      	mov	r1, r3
 8000b16:	4830      	ldr	r0, [pc, #192]	; (8000bd8 <MX_GPIO_Init+0x4d4>)
 8000b18:	f000 fad0 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000b1c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b22:	2302      	movs	r3, #2
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b2e:	2307      	movs	r3, #7
 8000b30:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b36:	4619      	mov	r1, r3
 8000b38:	4827      	ldr	r0, [pc, #156]	; (8000bd8 <MX_GPIO_Init+0x4d4>)
 8000b3a:	f000 fabf 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000b3e:	2348      	movs	r3, #72	; 0x48
 8000b40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	2302      	movs	r3, #2
 8000b44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b4e:	230e      	movs	r3, #14
 8000b50:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b56:	4619      	mov	r1, r3
 8000b58:	481c      	ldr	r0, [pc, #112]	; (8000bcc <MX_GPIO_Init+0x4c8>)
 8000b5a:	f000 faaf 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8000b5e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b64:	2302      	movs	r3, #2
 8000b66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000b70:	2309      	movs	r3, #9
 8000b72:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4815      	ldr	r0, [pc, #84]	; (8000bd0 <MX_GPIO_Init+0x4cc>)
 8000b7c:	f000 fa9e 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000b80:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000b84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b86:	2301      	movs	r3, #1
 8000b88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b96:	4619      	mov	r1, r3
 8000b98:	480d      	ldr	r0, [pc, #52]	; (8000bd0 <MX_GPIO_Init+0x4cc>)
 8000b9a:	f000 fa8f 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000b9e:	2360      	movs	r3, #96	; 0x60
 8000ba0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000baa:	2303      	movs	r3, #3
 8000bac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000bae:	230c      	movs	r3, #12
 8000bb0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4803      	ldr	r0, [pc, #12]	; (8000bc8 <MX_GPIO_Init+0x4c4>)
 8000bba:	f000 fa7f 	bl	80010bc <HAL_GPIO_Init>

}
 8000bbe:	bf00      	nop
 8000bc0:	3738      	adds	r7, #56	; 0x38
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40020400 	.word	0x40020400
 8000bcc:	40020c00 	.word	0x40020c00
 8000bd0:	40021800 	.word	0x40021800
 8000bd4:	40020800 	.word	0x40020800
 8000bd8:	40020000 	.word	0x40020000

08000bdc <ledRedHandler>:

/* USER CODE BEGIN 4 */
static void ledRedHandler(void* parameters){
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]


	while(1)
		{

		SEGGER_SYSVIEW_PrintfTarget("Toggling Red Led");
 8000be4:	4806      	ldr	r0, [pc, #24]	; (8000c00 <ledRedHandler+0x24>)
 8000be6:	f006 f835 	bl	8006c54 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOG, ledRed);
 8000bea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bee:	4805      	ldr	r0, [pc, #20]	; (8000c04 <ledRedHandler+0x28>)
 8000bf0:	f000 fc29 	bl	8001446 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 8000bf4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bf8:	f002 fb32 	bl	8003260 <vTaskDelay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling Red Led");
 8000bfc:	e7f2      	b.n	8000be4 <ledRedHandler+0x8>
 8000bfe:	bf00      	nop
 8000c00:	08007074 	.word	0x08007074
 8000c04:	40021800 	.word	0x40021800

08000c08 <ledGreenHandler>:
		}

}


static void ledGreenHandler(void* parameters){
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]



	while(1)
		{
		SEGGER_SYSVIEW_PrintfTarget("Toggling for Green Led");
 8000c10:	4806      	ldr	r0, [pc, #24]	; (8000c2c <ledGreenHandler+0x24>)
 8000c12:	f006 f81f 	bl	8006c54 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOG, ledGreen);
 8000c16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c1a:	4805      	ldr	r0, [pc, #20]	; (8000c30 <ledGreenHandler+0x28>)
 8000c1c:	f000 fc13 	bl	8001446 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(800));
 8000c20:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000c24:	f002 fb1c 	bl	8003260 <vTaskDelay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling for Green Led");
 8000c28:	e7f2      	b.n	8000c10 <ledGreenHandler+0x8>
 8000c2a:	bf00      	nop
 8000c2c:	08007088 	.word	0x08007088
 8000c30:	40021800 	.word	0x40021800

08000c34 <vApplicationIdleHook>:
		}

}

void vApplicationIdleHook( void ) // This function shows that we can use idle task to put the processor in a low power mode
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000c38:	2101      	movs	r1, #1
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f000 fc1e 	bl	800147c <HAL_PWR_EnterSLEEPMode>
}
 8000c40:	bf00      	nop
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d101      	bne.n	8000c5a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c56:	f000 f92f 	bl	8000eb8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40001000 	.word	0x40001000

08000c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c6c:	b672      	cpsid	i
}
 8000c6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <Error_Handler+0x8>
	...

08000c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	607b      	str	r3, [r7, #4]
 8000c7e:	4b10      	ldr	r3, [pc, #64]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c82:	4a0f      	ldr	r2, [pc, #60]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c88:	6453      	str	r3, [r2, #68]	; 0x44
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c92:	607b      	str	r3, [r7, #4]
 8000c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	603b      	str	r3, [r7, #0]
 8000c9a:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9e:	4a08      	ldr	r2, [pc, #32]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cae:	603b      	str	r3, [r7, #0]
 8000cb0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000cb2:	f003 fcb1 	bl	8004618 <vInitPrioGroupValue>


  /* USER CODE END MspInit 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40023800 	.word	0x40023800

08000cc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08e      	sub	sp, #56	; 0x38
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	4b33      	ldr	r3, [pc, #204]	; (8000da8 <HAL_InitTick+0xe4>)
 8000cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cdc:	4a32      	ldr	r2, [pc, #200]	; (8000da8 <HAL_InitTick+0xe4>)
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ce4:	4b30      	ldr	r3, [pc, #192]	; (8000da8 <HAL_InitTick+0xe4>)
 8000ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce8:	f003 0310 	and.w	r3, r3, #16
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cf0:	f107 0210 	add.w	r2, r7, #16
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	4611      	mov	r1, r2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f001 f85e 	bl	8001dbc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d00:	6a3b      	ldr	r3, [r7, #32]
 8000d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d103      	bne.n	8000d12 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d0a:	f001 f843 	bl	8001d94 <HAL_RCC_GetPCLK1Freq>
 8000d0e:	6378      	str	r0, [r7, #52]	; 0x34
 8000d10:	e004      	b.n	8000d1c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d12:	f001 f83f 	bl	8001d94 <HAL_RCC_GetPCLK1Freq>
 8000d16:	4603      	mov	r3, r0
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d1e:	4a23      	ldr	r2, [pc, #140]	; (8000dac <HAL_InitTick+0xe8>)
 8000d20:	fba2 2303 	umull	r2, r3, r2, r3
 8000d24:	0c9b      	lsrs	r3, r3, #18
 8000d26:	3b01      	subs	r3, #1
 8000d28:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d2a:	4b21      	ldr	r3, [pc, #132]	; (8000db0 <HAL_InitTick+0xec>)
 8000d2c:	4a21      	ldr	r2, [pc, #132]	; (8000db4 <HAL_InitTick+0xf0>)
 8000d2e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d30:	4b1f      	ldr	r3, [pc, #124]	; (8000db0 <HAL_InitTick+0xec>)
 8000d32:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d36:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d38:	4a1d      	ldr	r2, [pc, #116]	; (8000db0 <HAL_InitTick+0xec>)
 8000d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d3c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d3e:	4b1c      	ldr	r3, [pc, #112]	; (8000db0 <HAL_InitTick+0xec>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d44:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <HAL_InitTick+0xec>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d4a:	4b19      	ldr	r3, [pc, #100]	; (8000db0 <HAL_InitTick+0xec>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d50:	4817      	ldr	r0, [pc, #92]	; (8000db0 <HAL_InitTick+0xec>)
 8000d52:	f001 f865 	bl	8001e20 <HAL_TIM_Base_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000d5c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d11b      	bne.n	8000d9c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d64:	4812      	ldr	r0, [pc, #72]	; (8000db0 <HAL_InitTick+0xec>)
 8000d66:	f001 f8b5 	bl	8001ed4 <HAL_TIM_Base_Start_IT>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000d70:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d111      	bne.n	8000d9c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d78:	2036      	movs	r0, #54	; 0x36
 8000d7a:	f000 f991 	bl	80010a0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2b0f      	cmp	r3, #15
 8000d82:	d808      	bhi.n	8000d96 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d84:	2200      	movs	r2, #0
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	2036      	movs	r0, #54	; 0x36
 8000d8a:	f000 f96d 	bl	8001068 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	; (8000db8 <HAL_InitTick+0xf4>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6013      	str	r3, [r2, #0]
 8000d94:	e002      	b.n	8000d9c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d9c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3738      	adds	r7, #56	; 0x38
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40023800 	.word	0x40023800
 8000dac:	431bde83 	.word	0x431bde83
 8000db0:	20000030 	.word	0x20000030
 8000db4:	40001000 	.word	0x40001000
 8000db8:	20000004 	.word	0x20000004

08000dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dc0:	e7fe      	b.n	8000dc0 <NMI_Handler+0x4>

08000dc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dc6:	e7fe      	b.n	8000dc6 <HardFault_Handler+0x4>

08000dc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dcc:	e7fe      	b.n	8000dcc <MemManage_Handler+0x4>

08000dce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dd2:	e7fe      	b.n	8000dd2 <BusFault_Handler+0x4>

08000dd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <UsageFault_Handler+0x4>

08000dda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000dec:	4802      	ldr	r0, [pc, #8]	; (8000df8 <TIM6_DAC_IRQHandler+0x10>)
 8000dee:	f001 f8e1 	bl	8001fb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000030 	.word	0x20000030

08000dfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e00:	4b06      	ldr	r3, [pc, #24]	; (8000e1c <SystemInit+0x20>)
 8000e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e06:	4a05      	ldr	r2, [pc, #20]	; (8000e1c <SystemInit+0x20>)
 8000e08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000e20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e58 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e24:	480d      	ldr	r0, [pc, #52]	; (8000e5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e26:	490e      	ldr	r1, [pc, #56]	; (8000e60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e28:	4a0e      	ldr	r2, [pc, #56]	; (8000e64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e2c:	e002      	b.n	8000e34 <LoopCopyDataInit>

08000e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e32:	3304      	adds	r3, #4

08000e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e38:	d3f9      	bcc.n	8000e2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3a:	4a0b      	ldr	r2, [pc, #44]	; (8000e68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e3c:	4c0b      	ldr	r4, [pc, #44]	; (8000e6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e40:	e001      	b.n	8000e46 <LoopFillZerobss>

08000e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e44:	3204      	adds	r2, #4

08000e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e48:	d3fb      	bcc.n	8000e42 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e4a:	f7ff ffd7 	bl	8000dfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e4e:	f006 f8ab 	bl	8006fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e52:	f7ff fb99 	bl	8000588 <main>
  bx  lr    
 8000e56:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000e58:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e60:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000e64:	080071d8 	.word	0x080071d8
  ldr r2, =_sbss
 8000e68:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000e6c:	2001449c 	.word	0x2001449c

08000e70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e70:	e7fe      	b.n	8000e70 <ADC_IRQHandler>
	...

08000e74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e78:	4b0e      	ldr	r3, [pc, #56]	; (8000eb4 <HAL_Init+0x40>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0d      	ldr	r2, [pc, #52]	; (8000eb4 <HAL_Init+0x40>)
 8000e7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e84:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <HAL_Init+0x40>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a0a      	ldr	r2, [pc, #40]	; (8000eb4 <HAL_Init+0x40>)
 8000e8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e90:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <HAL_Init+0x40>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a07      	ldr	r2, [pc, #28]	; (8000eb4 <HAL_Init+0x40>)
 8000e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e9c:	2003      	movs	r0, #3
 8000e9e:	f000 f8d8 	bl	8001052 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ea2:	2000      	movs	r0, #0
 8000ea4:	f7ff ff0e 	bl	8000cc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ea8:	f7ff fee4 	bl	8000c74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40023c00 	.word	0x40023c00

08000eb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <HAL_IncTick+0x20>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_IncTick+0x24>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	4a04      	ldr	r2, [pc, #16]	; (8000edc <HAL_IncTick+0x24>)
 8000eca:	6013      	str	r3, [r2, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000008 	.word	0x20000008
 8000edc:	20000078 	.word	0x20000078

08000ee0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee4:	4b03      	ldr	r3, [pc, #12]	; (8000ef4 <HAL_GetTick+0x14>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20000078 	.word	0x20000078

08000ef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f0e:	68ba      	ldr	r2, [r7, #8]
 8000f10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f14:	4013      	ands	r3, r2
 8000f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2a:	4a04      	ldr	r2, [pc, #16]	; (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	60d3      	str	r3, [r2, #12]
}
 8000f30:	bf00      	nop
 8000f32:	3714      	adds	r7, #20
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f44:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <__NVIC_GetPriorityGrouping+0x18>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	0a1b      	lsrs	r3, r3, #8
 8000f4a:	f003 0307 	and.w	r3, r3, #7
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	db0b      	blt.n	8000f86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f003 021f 	and.w	r2, r3, #31
 8000f74:	4907      	ldr	r1, [pc, #28]	; (8000f94 <__NVIC_EnableIRQ+0x38>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	095b      	lsrs	r3, r3, #5
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	e000e100 	.word	0xe000e100

08000f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	6039      	str	r1, [r7, #0]
 8000fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	db0a      	blt.n	8000fc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	490c      	ldr	r1, [pc, #48]	; (8000fe4 <__NVIC_SetPriority+0x4c>)
 8000fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb6:	0112      	lsls	r2, r2, #4
 8000fb8:	b2d2      	uxtb	r2, r2
 8000fba:	440b      	add	r3, r1
 8000fbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc0:	e00a      	b.n	8000fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	4908      	ldr	r1, [pc, #32]	; (8000fe8 <__NVIC_SetPriority+0x50>)
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	f003 030f 	and.w	r3, r3, #15
 8000fce:	3b04      	subs	r3, #4
 8000fd0:	0112      	lsls	r2, r2, #4
 8000fd2:	b2d2      	uxtb	r2, r2
 8000fd4:	440b      	add	r3, r1
 8000fd6:	761a      	strb	r2, [r3, #24]
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000e100 	.word	0xe000e100
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b089      	sub	sp, #36	; 0x24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	f1c3 0307 	rsb	r3, r3, #7
 8001006:	2b04      	cmp	r3, #4
 8001008:	bf28      	it	cs
 800100a:	2304      	movcs	r3, #4
 800100c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3304      	adds	r3, #4
 8001012:	2b06      	cmp	r3, #6
 8001014:	d902      	bls.n	800101c <NVIC_EncodePriority+0x30>
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	3b03      	subs	r3, #3
 800101a:	e000      	b.n	800101e <NVIC_EncodePriority+0x32>
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	f04f 32ff 	mov.w	r2, #4294967295
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43da      	mvns	r2, r3
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	401a      	ands	r2, r3
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001034:	f04f 31ff 	mov.w	r1, #4294967295
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	fa01 f303 	lsl.w	r3, r1, r3
 800103e:	43d9      	mvns	r1, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001044:	4313      	orrs	r3, r2
         );
}
 8001046:	4618      	mov	r0, r3
 8001048:	3724      	adds	r7, #36	; 0x24
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff ff4c 	bl	8000ef8 <__NVIC_SetPriorityGrouping>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
 8001074:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001076:	2300      	movs	r3, #0
 8001078:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800107a:	f7ff ff61 	bl	8000f40 <__NVIC_GetPriorityGrouping>
 800107e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	68b9      	ldr	r1, [r7, #8]
 8001084:	6978      	ldr	r0, [r7, #20]
 8001086:	f7ff ffb1 	bl	8000fec <NVIC_EncodePriority>
 800108a:	4602      	mov	r2, r0
 800108c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001090:	4611      	mov	r1, r2
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff ff80 	bl	8000f98 <__NVIC_SetPriority>
}
 8001098:	bf00      	nop
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff ff54 	bl	8000f5c <__NVIC_EnableIRQ>
}
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010bc:	b480      	push	{r7}
 80010be:	b089      	sub	sp, #36	; 0x24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
 80010d6:	e177      	b.n	80013c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010d8:	2201      	movs	r2, #1
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	697a      	ldr	r2, [r7, #20]
 80010e8:	4013      	ands	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	f040 8166 	bne.w	80013c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d005      	beq.n	800110e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800110a:	2b02      	cmp	r3, #2
 800110c:	d130      	bne.n	8001170 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	2203      	movs	r2, #3
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	68da      	ldr	r2, [r3, #12]
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	fa02 f303 	lsl.w	r3, r2, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001144:	2201      	movs	r2, #1
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4013      	ands	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	091b      	lsrs	r3, r3, #4
 800115a:	f003 0201 	and.w	r2, r3, #1
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4313      	orrs	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 0303 	and.w	r3, r3, #3
 8001178:	2b03      	cmp	r3, #3
 800117a:	d017      	beq.n	80011ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	2203      	movs	r2, #3
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	689a      	ldr	r2, [r3, #8]
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f003 0303 	and.w	r3, r3, #3
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d123      	bne.n	8001200 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	08da      	lsrs	r2, r3, #3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3208      	adds	r2, #8
 80011c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	f003 0307 	and.w	r3, r3, #7
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	220f      	movs	r2, #15
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	691a      	ldr	r2, [r3, #16]
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	08da      	lsrs	r2, r3, #3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3208      	adds	r2, #8
 80011fa:	69b9      	ldr	r1, [r7, #24]
 80011fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	2203      	movs	r2, #3
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f003 0203 	and.w	r2, r3, #3
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 80c0 	beq.w	80013c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	4b66      	ldr	r3, [pc, #408]	; (80013e0 <HAL_GPIO_Init+0x324>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	4a65      	ldr	r2, [pc, #404]	; (80013e0 <HAL_GPIO_Init+0x324>)
 800124c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001250:	6453      	str	r3, [r2, #68]	; 0x44
 8001252:	4b63      	ldr	r3, [pc, #396]	; (80013e0 <HAL_GPIO_Init+0x324>)
 8001254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001256:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800125e:	4a61      	ldr	r2, [pc, #388]	; (80013e4 <HAL_GPIO_Init+0x328>)
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	089b      	lsrs	r3, r3, #2
 8001264:	3302      	adds	r3, #2
 8001266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	f003 0303 	and.w	r3, r3, #3
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	220f      	movs	r2, #15
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	43db      	mvns	r3, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4013      	ands	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a58      	ldr	r2, [pc, #352]	; (80013e8 <HAL_GPIO_Init+0x32c>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d037      	beq.n	80012fa <HAL_GPIO_Init+0x23e>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a57      	ldr	r2, [pc, #348]	; (80013ec <HAL_GPIO_Init+0x330>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d031      	beq.n	80012f6 <HAL_GPIO_Init+0x23a>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a56      	ldr	r2, [pc, #344]	; (80013f0 <HAL_GPIO_Init+0x334>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d02b      	beq.n	80012f2 <HAL_GPIO_Init+0x236>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a55      	ldr	r2, [pc, #340]	; (80013f4 <HAL_GPIO_Init+0x338>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d025      	beq.n	80012ee <HAL_GPIO_Init+0x232>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a54      	ldr	r2, [pc, #336]	; (80013f8 <HAL_GPIO_Init+0x33c>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d01f      	beq.n	80012ea <HAL_GPIO_Init+0x22e>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a53      	ldr	r2, [pc, #332]	; (80013fc <HAL_GPIO_Init+0x340>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d019      	beq.n	80012e6 <HAL_GPIO_Init+0x22a>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a52      	ldr	r2, [pc, #328]	; (8001400 <HAL_GPIO_Init+0x344>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d013      	beq.n	80012e2 <HAL_GPIO_Init+0x226>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a51      	ldr	r2, [pc, #324]	; (8001404 <HAL_GPIO_Init+0x348>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d00d      	beq.n	80012de <HAL_GPIO_Init+0x222>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a50      	ldr	r2, [pc, #320]	; (8001408 <HAL_GPIO_Init+0x34c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d007      	beq.n	80012da <HAL_GPIO_Init+0x21e>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a4f      	ldr	r2, [pc, #316]	; (800140c <HAL_GPIO_Init+0x350>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d101      	bne.n	80012d6 <HAL_GPIO_Init+0x21a>
 80012d2:	2309      	movs	r3, #9
 80012d4:	e012      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012d6:	230a      	movs	r3, #10
 80012d8:	e010      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012da:	2308      	movs	r3, #8
 80012dc:	e00e      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012de:	2307      	movs	r3, #7
 80012e0:	e00c      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012e2:	2306      	movs	r3, #6
 80012e4:	e00a      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012e6:	2305      	movs	r3, #5
 80012e8:	e008      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012ea:	2304      	movs	r3, #4
 80012ec:	e006      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012ee:	2303      	movs	r3, #3
 80012f0:	e004      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012f2:	2302      	movs	r3, #2
 80012f4:	e002      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012f6:	2301      	movs	r3, #1
 80012f8:	e000      	b.n	80012fc <HAL_GPIO_Init+0x240>
 80012fa:	2300      	movs	r3, #0
 80012fc:	69fa      	ldr	r2, [r7, #28]
 80012fe:	f002 0203 	and.w	r2, r2, #3
 8001302:	0092      	lsls	r2, r2, #2
 8001304:	4093      	lsls	r3, r2
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4313      	orrs	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800130c:	4935      	ldr	r1, [pc, #212]	; (80013e4 <HAL_GPIO_Init+0x328>)
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	089b      	lsrs	r3, r3, #2
 8001312:	3302      	adds	r3, #2
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800131a:	4b3d      	ldr	r3, [pc, #244]	; (8001410 <HAL_GPIO_Init+0x354>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	43db      	mvns	r3, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4013      	ands	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	4313      	orrs	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800133e:	4a34      	ldr	r2, [pc, #208]	; (8001410 <HAL_GPIO_Init+0x354>)
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001344:	4b32      	ldr	r3, [pc, #200]	; (8001410 <HAL_GPIO_Init+0x354>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	43db      	mvns	r3, r3
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4013      	ands	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001368:	4a29      	ldr	r2, [pc, #164]	; (8001410 <HAL_GPIO_Init+0x354>)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800136e:	4b28      	ldr	r3, [pc, #160]	; (8001410 <HAL_GPIO_Init+0x354>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	43db      	mvns	r3, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4013      	ands	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001392:	4a1f      	ldr	r2, [pc, #124]	; (8001410 <HAL_GPIO_Init+0x354>)
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001398:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <HAL_GPIO_Init+0x354>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013bc:	4a14      	ldr	r2, [pc, #80]	; (8001410 <HAL_GPIO_Init+0x354>)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3301      	adds	r3, #1
 80013c6:	61fb      	str	r3, [r7, #28]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	2b0f      	cmp	r3, #15
 80013cc:	f67f ae84 	bls.w	80010d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d0:	bf00      	nop
 80013d2:	bf00      	nop
 80013d4:	3724      	adds	r7, #36	; 0x24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40013800 	.word	0x40013800
 80013e8:	40020000 	.word	0x40020000
 80013ec:	40020400 	.word	0x40020400
 80013f0:	40020800 	.word	0x40020800
 80013f4:	40020c00 	.word	0x40020c00
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40021400 	.word	0x40021400
 8001400:	40021800 	.word	0x40021800
 8001404:	40021c00 	.word	0x40021c00
 8001408:	40022000 	.word	0x40022000
 800140c:	40022400 	.word	0x40022400
 8001410:	40013c00 	.word	0x40013c00

08001414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]
 8001420:	4613      	mov	r3, r2
 8001422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001424:	787b      	ldrb	r3, [r7, #1]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800142a:	887a      	ldrh	r2, [r7, #2]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001430:	e003      	b.n	800143a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001432:	887b      	ldrh	r3, [r7, #2]
 8001434:	041a      	lsls	r2, r3, #16
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	619a      	str	r2, [r3, #24]
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001446:	b480      	push	{r7}
 8001448:	b085      	sub	sp, #20
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
 800144e:	460b      	mov	r3, r1
 8001450:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	695b      	ldr	r3, [r3, #20]
 8001456:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001458:	887a      	ldrh	r2, [r7, #2]
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4013      	ands	r3, r2
 800145e:	041a      	lsls	r2, r3, #16
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	43d9      	mvns	r1, r3
 8001464:	887b      	ldrh	r3, [r7, #2]
 8001466:	400b      	ands	r3, r1
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	619a      	str	r2, [r3, #24]
}
 800146e:	bf00      	nop
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
	...

0800147c <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	460b      	mov	r3, r1
 8001486:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001488:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <HAL_PWR_EnterSLEEPMode+0x34>)
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	4a08      	ldr	r2, [pc, #32]	; (80014b0 <HAL_PWR_EnterSLEEPMode+0x34>)
 800148e:	f023 0304 	bic.w	r3, r3, #4
 8001492:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001494:	78fb      	ldrb	r3, [r7, #3]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d101      	bne.n	800149e <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800149a:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 800149c:	e002      	b.n	80014a4 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 800149e:	bf40      	sev
    __WFE();
 80014a0:	bf20      	wfe
    __WFE();
 80014a2:	bf20      	wfe
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d101      	bne.n	80014c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e267      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d075      	beq.n	80015be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014d2:	4b88      	ldr	r3, [pc, #544]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 030c 	and.w	r3, r3, #12
 80014da:	2b04      	cmp	r3, #4
 80014dc:	d00c      	beq.n	80014f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014de:	4b85      	ldr	r3, [pc, #532]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014e6:	2b08      	cmp	r3, #8
 80014e8:	d112      	bne.n	8001510 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014ea:	4b82      	ldr	r3, [pc, #520]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014f6:	d10b      	bne.n	8001510 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f8:	4b7e      	ldr	r3, [pc, #504]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d05b      	beq.n	80015bc <HAL_RCC_OscConfig+0x108>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d157      	bne.n	80015bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e242      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001518:	d106      	bne.n	8001528 <HAL_RCC_OscConfig+0x74>
 800151a:	4b76      	ldr	r3, [pc, #472]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a75      	ldr	r2, [pc, #468]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	e01d      	b.n	8001564 <HAL_RCC_OscConfig+0xb0>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001530:	d10c      	bne.n	800154c <HAL_RCC_OscConfig+0x98>
 8001532:	4b70      	ldr	r3, [pc, #448]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a6f      	ldr	r2, [pc, #444]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001538:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	4b6d      	ldr	r3, [pc, #436]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a6c      	ldr	r2, [pc, #432]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	e00b      	b.n	8001564 <HAL_RCC_OscConfig+0xb0>
 800154c:	4b69      	ldr	r3, [pc, #420]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a68      	ldr	r2, [pc, #416]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001552:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001556:	6013      	str	r3, [r2, #0]
 8001558:	4b66      	ldr	r3, [pc, #408]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a65      	ldr	r2, [pc, #404]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 800155e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001562:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d013      	beq.n	8001594 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156c:	f7ff fcb8 	bl	8000ee0 <HAL_GetTick>
 8001570:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001572:	e008      	b.n	8001586 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001574:	f7ff fcb4 	bl	8000ee0 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b64      	cmp	r3, #100	; 0x64
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e207      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001586:	4b5b      	ldr	r3, [pc, #364]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0f0      	beq.n	8001574 <HAL_RCC_OscConfig+0xc0>
 8001592:	e014      	b.n	80015be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001594:	f7ff fca4 	bl	8000ee0 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800159c:	f7ff fca0 	bl	8000ee0 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b64      	cmp	r3, #100	; 0x64
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e1f3      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015ae:	4b51      	ldr	r3, [pc, #324]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1f0      	bne.n	800159c <HAL_RCC_OscConfig+0xe8>
 80015ba:	e000      	b.n	80015be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d063      	beq.n	8001692 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015ca:	4b4a      	ldr	r3, [pc, #296]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d00b      	beq.n	80015ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015d6:	4b47      	ldr	r3, [pc, #284]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d11c      	bne.n	800161c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015e2:	4b44      	ldr	r3, [pc, #272]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d116      	bne.n	800161c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ee:	4b41      	ldr	r3, [pc, #260]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d005      	beq.n	8001606 <HAL_RCC_OscConfig+0x152>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d001      	beq.n	8001606 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e1c7      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001606:	4b3b      	ldr	r3, [pc, #236]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	691b      	ldr	r3, [r3, #16]
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	4937      	ldr	r1, [pc, #220]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001616:	4313      	orrs	r3, r2
 8001618:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800161a:	e03a      	b.n	8001692 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d020      	beq.n	8001666 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001624:	4b34      	ldr	r3, [pc, #208]	; (80016f8 <HAL_RCC_OscConfig+0x244>)
 8001626:	2201      	movs	r2, #1
 8001628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162a:	f7ff fc59 	bl	8000ee0 <HAL_GetTick>
 800162e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001630:	e008      	b.n	8001644 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001632:	f7ff fc55 	bl	8000ee0 <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e1a8      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001644:	4b2b      	ldr	r3, [pc, #172]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0302 	and.w	r3, r3, #2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d0f0      	beq.n	8001632 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001650:	4b28      	ldr	r3, [pc, #160]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	691b      	ldr	r3, [r3, #16]
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	4925      	ldr	r1, [pc, #148]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001660:	4313      	orrs	r3, r2
 8001662:	600b      	str	r3, [r1, #0]
 8001664:	e015      	b.n	8001692 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001666:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <HAL_RCC_OscConfig+0x244>)
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166c:	f7ff fc38 	bl	8000ee0 <HAL_GetTick>
 8001670:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001672:	e008      	b.n	8001686 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001674:	f7ff fc34 	bl	8000ee0 <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b02      	cmp	r3, #2
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e187      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001686:	4b1b      	ldr	r3, [pc, #108]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1f0      	bne.n	8001674 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0308 	and.w	r3, r3, #8
 800169a:	2b00      	cmp	r3, #0
 800169c:	d036      	beq.n	800170c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	695b      	ldr	r3, [r3, #20]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d016      	beq.n	80016d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016a6:	4b15      	ldr	r3, [pc, #84]	; (80016fc <HAL_RCC_OscConfig+0x248>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ac:	f7ff fc18 	bl	8000ee0 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016b4:	f7ff fc14 	bl	8000ee0 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e167      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016c6:	4b0b      	ldr	r3, [pc, #44]	; (80016f4 <HAL_RCC_OscConfig+0x240>)
 80016c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d0f0      	beq.n	80016b4 <HAL_RCC_OscConfig+0x200>
 80016d2:	e01b      	b.n	800170c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016d4:	4b09      	ldr	r3, [pc, #36]	; (80016fc <HAL_RCC_OscConfig+0x248>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016da:	f7ff fc01 	bl	8000ee0 <HAL_GetTick>
 80016de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016e0:	e00e      	b.n	8001700 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016e2:	f7ff fbfd 	bl	8000ee0 <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d907      	bls.n	8001700 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e150      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
 80016f4:	40023800 	.word	0x40023800
 80016f8:	42470000 	.word	0x42470000
 80016fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001700:	4b88      	ldr	r3, [pc, #544]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1ea      	bne.n	80016e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0304 	and.w	r3, r3, #4
 8001714:	2b00      	cmp	r3, #0
 8001716:	f000 8097 	beq.w	8001848 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800171a:	2300      	movs	r3, #0
 800171c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800171e:	4b81      	ldr	r3, [pc, #516]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10f      	bne.n	800174a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	4b7d      	ldr	r3, [pc, #500]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	4a7c      	ldr	r2, [pc, #496]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001738:	6413      	str	r3, [r2, #64]	; 0x40
 800173a:	4b7a      	ldr	r3, [pc, #488]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001742:	60bb      	str	r3, [r7, #8]
 8001744:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001746:	2301      	movs	r3, #1
 8001748:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800174a:	4b77      	ldr	r3, [pc, #476]	; (8001928 <HAL_RCC_OscConfig+0x474>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001752:	2b00      	cmp	r3, #0
 8001754:	d118      	bne.n	8001788 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001756:	4b74      	ldr	r3, [pc, #464]	; (8001928 <HAL_RCC_OscConfig+0x474>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a73      	ldr	r2, [pc, #460]	; (8001928 <HAL_RCC_OscConfig+0x474>)
 800175c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001760:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001762:	f7ff fbbd 	bl	8000ee0 <HAL_GetTick>
 8001766:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001768:	e008      	b.n	800177c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800176a:	f7ff fbb9 	bl	8000ee0 <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	2b02      	cmp	r3, #2
 8001776:	d901      	bls.n	800177c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e10c      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800177c:	4b6a      	ldr	r3, [pc, #424]	; (8001928 <HAL_RCC_OscConfig+0x474>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0f0      	beq.n	800176a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d106      	bne.n	800179e <HAL_RCC_OscConfig+0x2ea>
 8001790:	4b64      	ldr	r3, [pc, #400]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001794:	4a63      	ldr	r2, [pc, #396]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001796:	f043 0301 	orr.w	r3, r3, #1
 800179a:	6713      	str	r3, [r2, #112]	; 0x70
 800179c:	e01c      	b.n	80017d8 <HAL_RCC_OscConfig+0x324>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	2b05      	cmp	r3, #5
 80017a4:	d10c      	bne.n	80017c0 <HAL_RCC_OscConfig+0x30c>
 80017a6:	4b5f      	ldr	r3, [pc, #380]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80017a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017aa:	4a5e      	ldr	r2, [pc, #376]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80017ac:	f043 0304 	orr.w	r3, r3, #4
 80017b0:	6713      	str	r3, [r2, #112]	; 0x70
 80017b2:	4b5c      	ldr	r3, [pc, #368]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80017b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017b6:	4a5b      	ldr	r2, [pc, #364]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6713      	str	r3, [r2, #112]	; 0x70
 80017be:	e00b      	b.n	80017d8 <HAL_RCC_OscConfig+0x324>
 80017c0:	4b58      	ldr	r3, [pc, #352]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80017c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c4:	4a57      	ldr	r2, [pc, #348]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80017c6:	f023 0301 	bic.w	r3, r3, #1
 80017ca:	6713      	str	r3, [r2, #112]	; 0x70
 80017cc:	4b55      	ldr	r3, [pc, #340]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80017ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d0:	4a54      	ldr	r2, [pc, #336]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80017d2:	f023 0304 	bic.w	r3, r3, #4
 80017d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d015      	beq.n	800180c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017e0:	f7ff fb7e 	bl	8000ee0 <HAL_GetTick>
 80017e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e6:	e00a      	b.n	80017fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017e8:	f7ff fb7a 	bl	8000ee0 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e0cb      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017fe:	4b49      	ldr	r3, [pc, #292]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0ee      	beq.n	80017e8 <HAL_RCC_OscConfig+0x334>
 800180a:	e014      	b.n	8001836 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800180c:	f7ff fb68 	bl	8000ee0 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001812:	e00a      	b.n	800182a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001814:	f7ff fb64 	bl	8000ee0 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001822:	4293      	cmp	r3, r2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e0b5      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800182a:	4b3e      	ldr	r3, [pc, #248]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 800182c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1ee      	bne.n	8001814 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001836:	7dfb      	ldrb	r3, [r7, #23]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d105      	bne.n	8001848 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800183c:	4b39      	ldr	r3, [pc, #228]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 800183e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001840:	4a38      	ldr	r2, [pc, #224]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001842:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001846:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 80a1 	beq.w	8001994 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001852:	4b34      	ldr	r3, [pc, #208]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f003 030c 	and.w	r3, r3, #12
 800185a:	2b08      	cmp	r3, #8
 800185c:	d05c      	beq.n	8001918 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	2b02      	cmp	r3, #2
 8001864:	d141      	bne.n	80018ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001866:	4b31      	ldr	r3, [pc, #196]	; (800192c <HAL_RCC_OscConfig+0x478>)
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800186c:	f7ff fb38 	bl	8000ee0 <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001874:	f7ff fb34 	bl	8000ee0 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e087      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001886:	4b27      	ldr	r3, [pc, #156]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f0      	bne.n	8001874 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	69da      	ldr	r2, [r3, #28]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a1b      	ldr	r3, [r3, #32]
 800189a:	431a      	orrs	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a0:	019b      	lsls	r3, r3, #6
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a8:	085b      	lsrs	r3, r3, #1
 80018aa:	3b01      	subs	r3, #1
 80018ac:	041b      	lsls	r3, r3, #16
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b4:	061b      	lsls	r3, r3, #24
 80018b6:	491b      	ldr	r1, [pc, #108]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80018b8:	4313      	orrs	r3, r2
 80018ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018bc:	4b1b      	ldr	r3, [pc, #108]	; (800192c <HAL_RCC_OscConfig+0x478>)
 80018be:	2201      	movs	r2, #1
 80018c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c2:	f7ff fb0d 	bl	8000ee0 <HAL_GetTick>
 80018c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ca:	f7ff fb09 	bl	8000ee0 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e05c      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018dc:	4b11      	ldr	r3, [pc, #68]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCC_OscConfig+0x416>
 80018e8:	e054      	b.n	8001994 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <HAL_RCC_OscConfig+0x478>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f0:	f7ff faf6 	bl	8000ee0 <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018f8:	f7ff faf2 	bl	8000ee0 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e045      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800190a:	4b06      	ldr	r3, [pc, #24]	; (8001924 <HAL_RCC_OscConfig+0x470>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1f0      	bne.n	80018f8 <HAL_RCC_OscConfig+0x444>
 8001916:	e03d      	b.n	8001994 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	2b01      	cmp	r3, #1
 800191e:	d107      	bne.n	8001930 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e038      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
 8001924:	40023800 	.word	0x40023800
 8001928:	40007000 	.word	0x40007000
 800192c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001930:	4b1b      	ldr	r3, [pc, #108]	; (80019a0 <HAL_RCC_OscConfig+0x4ec>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d028      	beq.n	8001990 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001948:	429a      	cmp	r2, r3
 800194a:	d121      	bne.n	8001990 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001956:	429a      	cmp	r2, r3
 8001958:	d11a      	bne.n	8001990 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800195a:	68fa      	ldr	r2, [r7, #12]
 800195c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001960:	4013      	ands	r3, r2
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001966:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001968:	4293      	cmp	r3, r2
 800196a:	d111      	bne.n	8001990 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001976:	085b      	lsrs	r3, r3, #1
 8001978:	3b01      	subs	r3, #1
 800197a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800197c:	429a      	cmp	r2, r3
 800197e:	d107      	bne.n	8001990 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800198a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800198c:	429a      	cmp	r2, r3
 800198e:	d001      	beq.n	8001994 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e000      	b.n	8001996 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800

080019a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0cc      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019b8:	4b68      	ldr	r3, [pc, #416]	; (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 030f 	and.w	r3, r3, #15
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d90c      	bls.n	80019e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c6:	4b65      	ldr	r3, [pc, #404]	; (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ce:	4b63      	ldr	r3, [pc, #396]	; (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 030f 	and.w	r3, r3, #15
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d001      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e0b8      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d020      	beq.n	8001a2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d005      	beq.n	8001a04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019f8:	4b59      	ldr	r3, [pc, #356]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	4a58      	ldr	r2, [pc, #352]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 80019fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0308 	and.w	r3, r3, #8
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d005      	beq.n	8001a1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a10:	4b53      	ldr	r3, [pc, #332]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	4a52      	ldr	r2, [pc, #328]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a1c:	4b50      	ldr	r3, [pc, #320]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	494d      	ldr	r1, [pc, #308]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d044      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d107      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a42:	4b47      	ldr	r3, [pc, #284]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d119      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e07f      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d003      	beq.n	8001a62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a62:	4b3f      	ldr	r3, [pc, #252]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d109      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e06f      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a72:	4b3b      	ldr	r3, [pc, #236]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e067      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a82:	4b37      	ldr	r3, [pc, #220]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f023 0203 	bic.w	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4934      	ldr	r1, [pc, #208]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a94:	f7ff fa24 	bl	8000ee0 <HAL_GetTick>
 8001a98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9a:	e00a      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9c:	f7ff fa20 	bl	8000ee0 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e04f      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab2:	4b2b      	ldr	r3, [pc, #172]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 020c 	and.w	r2, r3, #12
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d1eb      	bne.n	8001a9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac4:	4b25      	ldr	r3, [pc, #148]	; (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 030f 	and.w	r3, r3, #15
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d20c      	bcs.n	8001aec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad2:	4b22      	ldr	r3, [pc, #136]	; (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 8001ad4:	683a      	ldr	r2, [r7, #0]
 8001ad6:	b2d2      	uxtb	r2, r2
 8001ad8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ada:	4b20      	ldr	r3, [pc, #128]	; (8001b5c <HAL_RCC_ClockConfig+0x1b8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d001      	beq.n	8001aec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e032      	b.n	8001b52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0304 	and.w	r3, r3, #4
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d008      	beq.n	8001b0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001af8:	4b19      	ldr	r3, [pc, #100]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	4916      	ldr	r1, [pc, #88]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0308 	and.w	r3, r3, #8
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d009      	beq.n	8001b2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b16:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	490e      	ldr	r1, [pc, #56]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b2a:	f000 f821 	bl	8001b70 <HAL_RCC_GetSysClockFreq>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	4b0b      	ldr	r3, [pc, #44]	; (8001b60 <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	091b      	lsrs	r3, r3, #4
 8001b36:	f003 030f 	and.w	r3, r3, #15
 8001b3a:	490a      	ldr	r1, [pc, #40]	; (8001b64 <HAL_RCC_ClockConfig+0x1c0>)
 8001b3c:	5ccb      	ldrb	r3, [r1, r3]
 8001b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b42:	4a09      	ldr	r2, [pc, #36]	; (8001b68 <HAL_RCC_ClockConfig+0x1c4>)
 8001b44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <HAL_RCC_ClockConfig+0x1c8>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff f8ba 	bl	8000cc4 <HAL_InitTick>

  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40023c00 	.word	0x40023c00
 8001b60:	40023800 	.word	0x40023800
 8001b64:	08007178 	.word	0x08007178
 8001b68:	20000000 	.word	0x20000000
 8001b6c:	20000004 	.word	0x20000004

08001b70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b74:	b094      	sub	sp, #80	; 0x50
 8001b76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	647b      	str	r3, [r7, #68]	; 0x44
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b80:	2300      	movs	r3, #0
 8001b82:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001b84:	2300      	movs	r3, #0
 8001b86:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b88:	4b79      	ldr	r3, [pc, #484]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 030c 	and.w	r3, r3, #12
 8001b90:	2b08      	cmp	r3, #8
 8001b92:	d00d      	beq.n	8001bb0 <HAL_RCC_GetSysClockFreq+0x40>
 8001b94:	2b08      	cmp	r3, #8
 8001b96:	f200 80e1 	bhi.w	8001d5c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d002      	beq.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x34>
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	d003      	beq.n	8001baa <HAL_RCC_GetSysClockFreq+0x3a>
 8001ba2:	e0db      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ba4:	4b73      	ldr	r3, [pc, #460]	; (8001d74 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ba6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001ba8:	e0db      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001baa:	4b73      	ldr	r3, [pc, #460]	; (8001d78 <HAL_RCC_GetSysClockFreq+0x208>)
 8001bac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bae:	e0d8      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bb0:	4b6f      	ldr	r3, [pc, #444]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bb8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bba:	4b6d      	ldr	r3, [pc, #436]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d063      	beq.n	8001c8e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bc6:	4b6a      	ldr	r3, [pc, #424]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	099b      	lsrs	r3, r3, #6
 8001bcc:	2200      	movs	r2, #0
 8001bce:	63bb      	str	r3, [r7, #56]	; 0x38
 8001bd0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bd8:	633b      	str	r3, [r7, #48]	; 0x30
 8001bda:	2300      	movs	r3, #0
 8001bdc:	637b      	str	r3, [r7, #52]	; 0x34
 8001bde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001be2:	4622      	mov	r2, r4
 8001be4:	462b      	mov	r3, r5
 8001be6:	f04f 0000 	mov.w	r0, #0
 8001bea:	f04f 0100 	mov.w	r1, #0
 8001bee:	0159      	lsls	r1, r3, #5
 8001bf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bf4:	0150      	lsls	r0, r2, #5
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4621      	mov	r1, r4
 8001bfc:	1a51      	subs	r1, r2, r1
 8001bfe:	6139      	str	r1, [r7, #16]
 8001c00:	4629      	mov	r1, r5
 8001c02:	eb63 0301 	sbc.w	r3, r3, r1
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	f04f 0200 	mov.w	r2, #0
 8001c0c:	f04f 0300 	mov.w	r3, #0
 8001c10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c14:	4659      	mov	r1, fp
 8001c16:	018b      	lsls	r3, r1, #6
 8001c18:	4651      	mov	r1, sl
 8001c1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c1e:	4651      	mov	r1, sl
 8001c20:	018a      	lsls	r2, r1, #6
 8001c22:	4651      	mov	r1, sl
 8001c24:	ebb2 0801 	subs.w	r8, r2, r1
 8001c28:	4659      	mov	r1, fp
 8001c2a:	eb63 0901 	sbc.w	r9, r3, r1
 8001c2e:	f04f 0200 	mov.w	r2, #0
 8001c32:	f04f 0300 	mov.w	r3, #0
 8001c36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c42:	4690      	mov	r8, r2
 8001c44:	4699      	mov	r9, r3
 8001c46:	4623      	mov	r3, r4
 8001c48:	eb18 0303 	adds.w	r3, r8, r3
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	462b      	mov	r3, r5
 8001c50:	eb49 0303 	adc.w	r3, r9, r3
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c62:	4629      	mov	r1, r5
 8001c64:	024b      	lsls	r3, r1, #9
 8001c66:	4621      	mov	r1, r4
 8001c68:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c6c:	4621      	mov	r1, r4
 8001c6e:	024a      	lsls	r2, r1, #9
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c76:	2200      	movs	r2, #0
 8001c78:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c80:	f7fe fb00 	bl	8000284 <__aeabi_uldivmod>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4613      	mov	r3, r2
 8001c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c8c:	e058      	b.n	8001d40 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c8e:	4b38      	ldr	r3, [pc, #224]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	099b      	lsrs	r3, r3, #6
 8001c94:	2200      	movs	r2, #0
 8001c96:	4618      	mov	r0, r3
 8001c98:	4611      	mov	r1, r2
 8001c9a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c9e:	623b      	str	r3, [r7, #32]
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ca4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ca8:	4642      	mov	r2, r8
 8001caa:	464b      	mov	r3, r9
 8001cac:	f04f 0000 	mov.w	r0, #0
 8001cb0:	f04f 0100 	mov.w	r1, #0
 8001cb4:	0159      	lsls	r1, r3, #5
 8001cb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cba:	0150      	lsls	r0, r2, #5
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4641      	mov	r1, r8
 8001cc2:	ebb2 0a01 	subs.w	sl, r2, r1
 8001cc6:	4649      	mov	r1, r9
 8001cc8:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ccc:	f04f 0200 	mov.w	r2, #0
 8001cd0:	f04f 0300 	mov.w	r3, #0
 8001cd4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001cd8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001cdc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001ce0:	ebb2 040a 	subs.w	r4, r2, sl
 8001ce4:	eb63 050b 	sbc.w	r5, r3, fp
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	00eb      	lsls	r3, r5, #3
 8001cf2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cf6:	00e2      	lsls	r2, r4, #3
 8001cf8:	4614      	mov	r4, r2
 8001cfa:	461d      	mov	r5, r3
 8001cfc:	4643      	mov	r3, r8
 8001cfe:	18e3      	adds	r3, r4, r3
 8001d00:	603b      	str	r3, [r7, #0]
 8001d02:	464b      	mov	r3, r9
 8001d04:	eb45 0303 	adc.w	r3, r5, r3
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	f04f 0300 	mov.w	r3, #0
 8001d12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d16:	4629      	mov	r1, r5
 8001d18:	028b      	lsls	r3, r1, #10
 8001d1a:	4621      	mov	r1, r4
 8001d1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d20:	4621      	mov	r1, r4
 8001d22:	028a      	lsls	r2, r1, #10
 8001d24:	4610      	mov	r0, r2
 8001d26:	4619      	mov	r1, r3
 8001d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	61bb      	str	r3, [r7, #24]
 8001d2e:	61fa      	str	r2, [r7, #28]
 8001d30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d34:	f7fe faa6 	bl	8000284 <__aeabi_uldivmod>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d40:	4b0b      	ldr	r3, [pc, #44]	; (8001d70 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	0c1b      	lsrs	r3, r3, #16
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001d50:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d58:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d5a:	e002      	b.n	8001d62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d5e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3750      	adds	r7, #80	; 0x50
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800
 8001d74:	00f42400 	.word	0x00f42400
 8001d78:	007a1200 	.word	0x007a1200

08001d7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d80:	4b03      	ldr	r3, [pc, #12]	; (8001d90 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	20000000 	.word	0x20000000

08001d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d98:	f7ff fff0 	bl	8001d7c <HAL_RCC_GetHCLKFreq>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	0a9b      	lsrs	r3, r3, #10
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	4903      	ldr	r1, [pc, #12]	; (8001db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001daa:	5ccb      	ldrb	r3, [r1, r3]
 8001dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40023800 	.word	0x40023800
 8001db8:	08007188 	.word	0x08007188

08001dbc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	220f      	movs	r2, #15
 8001dca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001dcc:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 0203 	and.w	r2, r3, #3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001de4:	4b0c      	ldr	r3, [pc, #48]	; (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001df0:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	08db      	lsrs	r3, r3, #3
 8001df6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001dfe:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <HAL_RCC_GetClockConfig+0x60>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 020f 	and.w	r2, r3, #15
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	601a      	str	r2, [r3, #0]
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40023c00 	.word	0x40023c00

08001e20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e041      	b.n	8001eb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d106      	bne.n	8001e4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f839 	bl	8001ebe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2202      	movs	r2, #2
 8001e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4610      	mov	r0, r2
 8001e60:	f000 f9d8 	bl	8002214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
	...

08001ed4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d001      	beq.n	8001eec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e04e      	b.n	8001f8a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2202      	movs	r2, #2
 8001ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	68da      	ldr	r2, [r3, #12]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f042 0201 	orr.w	r2, r2, #1
 8001f02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a23      	ldr	r2, [pc, #140]	; (8001f98 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d022      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f16:	d01d      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a1f      	ldr	r2, [pc, #124]	; (8001f9c <HAL_TIM_Base_Start_IT+0xc8>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d018      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a1e      	ldr	r2, [pc, #120]	; (8001fa0 <HAL_TIM_Base_Start_IT+0xcc>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d013      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a1c      	ldr	r2, [pc, #112]	; (8001fa4 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d00e      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a1b      	ldr	r2, [pc, #108]	; (8001fa8 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d009      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a19      	ldr	r2, [pc, #100]	; (8001fac <HAL_TIM_Base_Start_IT+0xd8>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d004      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x80>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a18      	ldr	r2, [pc, #96]	; (8001fb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d111      	bne.n	8001f78 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2b06      	cmp	r3, #6
 8001f64:	d010      	beq.n	8001f88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f042 0201 	orr.w	r2, r2, #1
 8001f74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f76:	e007      	b.n	8001f88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f042 0201 	orr.w	r2, r2, #1
 8001f86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3714      	adds	r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40010000 	.word	0x40010000
 8001f9c:	40000400 	.word	0x40000400
 8001fa0:	40000800 	.word	0x40000800
 8001fa4:	40000c00 	.word	0x40000c00
 8001fa8:	40010400 	.word	0x40010400
 8001fac:	40014000 	.word	0x40014000
 8001fb0:	40001800 	.word	0x40001800

08001fb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d122      	bne.n	8002010 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d11b      	bne.n	8002010 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f06f 0202 	mvn.w	r2, #2
 8001fe0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 f8ee 	bl	80021d8 <HAL_TIM_IC_CaptureCallback>
 8001ffc:	e005      	b.n	800200a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f8e0 	bl	80021c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 f8f1 	bl	80021ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	f003 0304 	and.w	r3, r3, #4
 800201a:	2b04      	cmp	r3, #4
 800201c:	d122      	bne.n	8002064 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b04      	cmp	r3, #4
 800202a:	d11b      	bne.n	8002064 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0204 	mvn.w	r2, #4
 8002034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2202      	movs	r2, #2
 800203a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8c4 	bl	80021d8 <HAL_TIM_IC_CaptureCallback>
 8002050:	e005      	b.n	800205e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f8b6 	bl	80021c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f8c7 	bl	80021ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	2b08      	cmp	r3, #8
 8002070:	d122      	bne.n	80020b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b08      	cmp	r3, #8
 800207e:	d11b      	bne.n	80020b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f06f 0208 	mvn.w	r2, #8
 8002088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2204      	movs	r2, #4
 800208e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f89a 	bl	80021d8 <HAL_TIM_IC_CaptureCallback>
 80020a4:	e005      	b.n	80020b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f88c 	bl	80021c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f89d 	bl	80021ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	f003 0310 	and.w	r3, r3, #16
 80020c2:	2b10      	cmp	r3, #16
 80020c4:	d122      	bne.n	800210c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	f003 0310 	and.w	r3, r3, #16
 80020d0:	2b10      	cmp	r3, #16
 80020d2:	d11b      	bne.n	800210c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f06f 0210 	mvn.w	r2, #16
 80020dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2208      	movs	r2, #8
 80020e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f870 	bl	80021d8 <HAL_TIM_IC_CaptureCallback>
 80020f8:	e005      	b.n	8002106 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f862 	bl	80021c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 f873 	bl	80021ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b01      	cmp	r3, #1
 8002118:	d10e      	bne.n	8002138 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b01      	cmp	r3, #1
 8002126:	d107      	bne.n	8002138 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0201 	mvn.w	r2, #1
 8002130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7fe fd86 	bl	8000c44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002142:	2b80      	cmp	r3, #128	; 0x80
 8002144:	d10e      	bne.n	8002164 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002150:	2b80      	cmp	r3, #128	; 0x80
 8002152:	d107      	bne.n	8002164 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800215c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f902 	bl	8002368 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800216e:	2b40      	cmp	r3, #64	; 0x40
 8002170:	d10e      	bne.n	8002190 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217c:	2b40      	cmp	r3, #64	; 0x40
 800217e:	d107      	bne.n	8002190 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f838 	bl	8002200 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f003 0320 	and.w	r3, r3, #32
 800219a:	2b20      	cmp	r3, #32
 800219c:	d10e      	bne.n	80021bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	2b20      	cmp	r3, #32
 80021aa:	d107      	bne.n	80021bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0220 	mvn.w	r2, #32
 80021b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f8cc 	bl	8002354 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a40      	ldr	r2, [pc, #256]	; (8002328 <TIM_Base_SetConfig+0x114>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d013      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002232:	d00f      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a3d      	ldr	r2, [pc, #244]	; (800232c <TIM_Base_SetConfig+0x118>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d00b      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a3c      	ldr	r2, [pc, #240]	; (8002330 <TIM_Base_SetConfig+0x11c>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d007      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a3b      	ldr	r2, [pc, #236]	; (8002334 <TIM_Base_SetConfig+0x120>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d003      	beq.n	8002254 <TIM_Base_SetConfig+0x40>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a3a      	ldr	r2, [pc, #232]	; (8002338 <TIM_Base_SetConfig+0x124>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d108      	bne.n	8002266 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800225a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	4313      	orrs	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a2f      	ldr	r2, [pc, #188]	; (8002328 <TIM_Base_SetConfig+0x114>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d02b      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002274:	d027      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a2c      	ldr	r2, [pc, #176]	; (800232c <TIM_Base_SetConfig+0x118>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d023      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a2b      	ldr	r2, [pc, #172]	; (8002330 <TIM_Base_SetConfig+0x11c>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d01f      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a2a      	ldr	r2, [pc, #168]	; (8002334 <TIM_Base_SetConfig+0x120>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d01b      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a29      	ldr	r2, [pc, #164]	; (8002338 <TIM_Base_SetConfig+0x124>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d017      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a28      	ldr	r2, [pc, #160]	; (800233c <TIM_Base_SetConfig+0x128>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d013      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a27      	ldr	r2, [pc, #156]	; (8002340 <TIM_Base_SetConfig+0x12c>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d00f      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a26      	ldr	r2, [pc, #152]	; (8002344 <TIM_Base_SetConfig+0x130>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d00b      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a25      	ldr	r2, [pc, #148]	; (8002348 <TIM_Base_SetConfig+0x134>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d007      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a24      	ldr	r2, [pc, #144]	; (800234c <TIM_Base_SetConfig+0x138>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d003      	beq.n	80022c6 <TIM_Base_SetConfig+0xb2>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a23      	ldr	r2, [pc, #140]	; (8002350 <TIM_Base_SetConfig+0x13c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d108      	bne.n	80022d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <TIM_Base_SetConfig+0x114>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d003      	beq.n	800230c <TIM_Base_SetConfig+0xf8>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a0c      	ldr	r2, [pc, #48]	; (8002338 <TIM_Base_SetConfig+0x124>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d103      	bne.n	8002314 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	691a      	ldr	r2, [r3, #16]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	615a      	str	r2, [r3, #20]
}
 800231a:	bf00      	nop
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	40010000 	.word	0x40010000
 800232c:	40000400 	.word	0x40000400
 8002330:	40000800 	.word	0x40000800
 8002334:	40000c00 	.word	0x40000c00
 8002338:	40010400 	.word	0x40010400
 800233c:	40014000 	.word	0x40014000
 8002340:	40014400 	.word	0x40014400
 8002344:	40014800 	.word	0x40014800
 8002348:	40001800 	.word	0x40001800
 800234c:	40001c00 	.word	0x40001c00
 8002350:	40002000 	.word	0x40002000

08002354 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f103 0208 	add.w	r2, r3, #8
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f04f 32ff 	mov.w	r2, #4294967295
 8002394:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f103 0208 	add.w	r2, r3, #8
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f103 0208 	add.w	r2, r3, #8
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80023b0:	bf00      	nop
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80023d6:	b480      	push	{r7}
 80023d8:	b085      	sub	sp, #20
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
 80023de:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	683a      	ldr	r2, [r7, #0]
 80023fa:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	1c5a      	adds	r2, r3, #1
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	601a      	str	r2, [r3, #0]
}
 8002412:	bf00      	nop
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800241e:	b480      	push	{r7}
 8002420:	b085      	sub	sp, #20
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002434:	d103      	bne.n	800243e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	691b      	ldr	r3, [r3, #16]
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	e00c      	b.n	8002458 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3308      	adds	r3, #8
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	e002      	b.n	800244c <vListInsert+0x2e>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	429a      	cmp	r2, r3
 8002456:	d2f6      	bcs.n	8002446 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	68fa      	ldr	r2, [r7, #12]
 800246c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	601a      	str	r2, [r3, #0]
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6892      	ldr	r2, [r2, #8]
 80024a6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	6852      	ldr	r2, [r2, #4]
 80024b0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d103      	bne.n	80024c4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	1e5a      	subs	r2, r3, #1
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10a      	bne.n	800250e <xQueueGenericReset+0x2a>
        __asm volatile
 80024f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024fc:	f383 8811 	msr	BASEPRI, r3
 8002500:	f3bf 8f6f 	isb	sy
 8002504:	f3bf 8f4f 	dsb	sy
 8002508:	60bb      	str	r3, [r7, #8]
    }
 800250a:	bf00      	nop
 800250c:	e7fe      	b.n	800250c <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800250e:	f002 f901 	bl	8004714 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800251a:	68f9      	ldr	r1, [r7, #12]
 800251c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800251e:	fb01 f303 	mul.w	r3, r1, r3
 8002522:	441a      	add	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800253e:	3b01      	subs	r3, #1
 8002540:	68f9      	ldr	r1, [r7, #12]
 8002542:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002544:	fb01 f303 	mul.w	r3, r1, r3
 8002548:	441a      	add	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	22ff      	movs	r2, #255	; 0xff
 8002552:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	22ff      	movs	r2, #255	; 0xff
 800255a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d114      	bne.n	800258e <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d01a      	beq.n	80025a2 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	3310      	adds	r3, #16
 8002570:	4618      	mov	r0, r3
 8002572:	f001 f957 	bl	8003824 <xTaskRemoveFromEventList>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d012      	beq.n	80025a2 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800257c:	4b0c      	ldr	r3, [pc, #48]	; (80025b0 <xQueueGenericReset+0xcc>)
 800257e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	f3bf 8f4f 	dsb	sy
 8002588:	f3bf 8f6f 	isb	sy
 800258c:	e009      	b.n	80025a2 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	3310      	adds	r3, #16
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff fef2 	bl	800237c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	3324      	adds	r3, #36	; 0x24
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff feed 	bl	800237c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80025a2:	f002 f8e7 	bl	8004774 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80025a6:	2301      	movs	r3, #1
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	e000ed04 	.word	0xe000ed04

080025b4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08c      	sub	sp, #48	; 0x30
 80025b8:	af02      	add	r7, sp, #8
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	4613      	mov	r3, r2
 80025c0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d10a      	bne.n	80025de <xQueueGenericCreate+0x2a>
        __asm volatile
 80025c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025cc:	f383 8811 	msr	BASEPRI, r3
 80025d0:	f3bf 8f6f 	isb	sy
 80025d4:	f3bf 8f4f 	dsb	sy
 80025d8:	61bb      	str	r3, [r7, #24]
    }
 80025da:	bf00      	nop
 80025dc:	e7fe      	b.n	80025dc <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	68ba      	ldr	r2, [r7, #8]
 80025e2:	fb02 f303 	mul.w	r3, r2, r3
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d006      	beq.n	80025fc <xQueueGenericCreate+0x48>
 80025ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d101      	bne.n	8002600 <xQueueGenericCreate+0x4c>
 80025fc:	2301      	movs	r3, #1
 80025fe:	e000      	b.n	8002602 <xQueueGenericCreate+0x4e>
 8002600:	2300      	movs	r3, #0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d10a      	bne.n	800261c <xQueueGenericCreate+0x68>
        __asm volatile
 8002606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800260a:	f383 8811 	msr	BASEPRI, r3
 800260e:	f3bf 8f6f 	isb	sy
 8002612:	f3bf 8f4f 	dsb	sy
 8002616:	617b      	str	r3, [r7, #20]
    }
 8002618:	bf00      	nop
 800261a:	e7fe      	b.n	800261a <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800261c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002622:	d90a      	bls.n	800263a <xQueueGenericCreate+0x86>
        __asm volatile
 8002624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	613b      	str	r3, [r7, #16]
    }
 8002636:	bf00      	nop
 8002638:	e7fe      	b.n	8002638 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800263a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263c:	3350      	adds	r3, #80	; 0x50
 800263e:	4618      	mov	r0, r3
 8002640:	f002 f994 	bl	800496c <pvPortMalloc>
 8002644:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002646:	6a3b      	ldr	r3, [r7, #32]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d00d      	beq.n	8002668 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	3350      	adds	r3, #80	; 0x50
 8002654:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002656:	79fa      	ldrb	r2, [r7, #7]
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	9300      	str	r3, [sp, #0]
 800265c:	4613      	mov	r3, r2
 800265e:	69fa      	ldr	r2, [r7, #28]
 8002660:	68b9      	ldr	r1, [r7, #8]
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f805 	bl	8002672 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002668:	6a3b      	ldr	r3, [r7, #32]
    }
 800266a:	4618      	mov	r0, r3
 800266c:	3728      	adds	r7, #40	; 0x28
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b084      	sub	sp, #16
 8002676:	af00      	add	r7, sp, #0
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	607a      	str	r2, [r7, #4]
 800267e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d103      	bne.n	800268e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	e002      	b.n	8002694 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	68ba      	ldr	r2, [r7, #8]
 800269e:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80026a0:	2101      	movs	r1, #1
 80026a2:	69b8      	ldr	r0, [r7, #24]
 80026a4:	f7ff ff1e 	bl	80024e4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	78fa      	ldrb	r2, [r7, #3]
 80026ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80026b0:	78fb      	ldrb	r3, [r7, #3]
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	68f9      	ldr	r1, [r7, #12]
 80026b6:	2073      	movs	r0, #115	; 0x73
 80026b8:	f003 fc54 	bl	8005f64 <SEGGER_SYSVIEW_RecordU32x3>
}
 80026bc:	bf00      	nop
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b090      	sub	sp, #64	; 0x40
 80026c8:	af02      	add	r7, sp, #8
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
 80026d0:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80026d2:	2300      	movs	r3, #0
 80026d4:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80026da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10a      	bne.n	80026f6 <xQueueGenericSend+0x32>
        __asm volatile
 80026e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e4:	f383 8811 	msr	BASEPRI, r3
 80026e8:	f3bf 8f6f 	isb	sy
 80026ec:	f3bf 8f4f 	dsb	sy
 80026f0:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80026f2:	bf00      	nop
 80026f4:	e7fe      	b.n	80026f4 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d103      	bne.n	8002704 <xQueueGenericSend+0x40>
 80026fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <xQueueGenericSend+0x44>
 8002704:	2301      	movs	r3, #1
 8002706:	e000      	b.n	800270a <xQueueGenericSend+0x46>
 8002708:	2300      	movs	r3, #0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10a      	bne.n	8002724 <xQueueGenericSend+0x60>
        __asm volatile
 800270e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002712:	f383 8811 	msr	BASEPRI, r3
 8002716:	f3bf 8f6f 	isb	sy
 800271a:	f3bf 8f4f 	dsb	sy
 800271e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002720:	bf00      	nop
 8002722:	e7fe      	b.n	8002722 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	2b02      	cmp	r3, #2
 8002728:	d103      	bne.n	8002732 <xQueueGenericSend+0x6e>
 800272a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800272e:	2b01      	cmp	r3, #1
 8002730:	d101      	bne.n	8002736 <xQueueGenericSend+0x72>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <xQueueGenericSend+0x74>
 8002736:	2300      	movs	r3, #0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10a      	bne.n	8002752 <xQueueGenericSend+0x8e>
        __asm volatile
 800273c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002740:	f383 8811 	msr	BASEPRI, r3
 8002744:	f3bf 8f6f 	isb	sy
 8002748:	f3bf 8f4f 	dsb	sy
 800274c:	623b      	str	r3, [r7, #32]
    }
 800274e:	bf00      	nop
 8002750:	e7fe      	b.n	8002750 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002752:	f001 fa09 	bl	8003b68 <xTaskGetSchedulerState>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d102      	bne.n	8002762 <xQueueGenericSend+0x9e>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <xQueueGenericSend+0xa2>
 8002762:	2301      	movs	r3, #1
 8002764:	e000      	b.n	8002768 <xQueueGenericSend+0xa4>
 8002766:	2300      	movs	r3, #0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10a      	bne.n	8002782 <xQueueGenericSend+0xbe>
        __asm volatile
 800276c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002770:	f383 8811 	msr	BASEPRI, r3
 8002774:	f3bf 8f6f 	isb	sy
 8002778:	f3bf 8f4f 	dsb	sy
 800277c:	61fb      	str	r3, [r7, #28]
    }
 800277e:	bf00      	nop
 8002780:	e7fe      	b.n	8002780 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002782:	f001 ffc7 	bl	8004714 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002788:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800278a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800278c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800278e:	429a      	cmp	r2, r3
 8002790:	d302      	bcc.n	8002798 <xQueueGenericSend+0xd4>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	2b02      	cmp	r3, #2
 8002796:	d136      	bne.n	8002806 <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 8002798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279a:	4618      	mov	r0, r3
 800279c:	f004 f96e 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	460b      	mov	r3, r1
 80027aa:	4601      	mov	r1, r0
 80027ac:	205a      	movs	r0, #90	; 0x5a
 80027ae:	f003 fc4f 	bl	8006050 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	68b9      	ldr	r1, [r7, #8]
 80027b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027b8:	f000 fa78 	bl	8002cac <prvCopyDataToQueue>
 80027bc:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80027be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d010      	beq.n	80027e8 <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80027c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c8:	3324      	adds	r3, #36	; 0x24
 80027ca:	4618      	mov	r0, r3
 80027cc:	f001 f82a 	bl	8003824 <xTaskRemoveFromEventList>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d013      	beq.n	80027fe <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80027d6:	4b4d      	ldr	r3, [pc, #308]	; (800290c <xQueueGenericSend+0x248>)
 80027d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	f3bf 8f4f 	dsb	sy
 80027e2:	f3bf 8f6f 	isb	sy
 80027e6:	e00a      	b.n	80027fe <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80027e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d007      	beq.n	80027fe <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80027ee:	4b47      	ldr	r3, [pc, #284]	; (800290c <xQueueGenericSend+0x248>)
 80027f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	f3bf 8f4f 	dsb	sy
 80027fa:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80027fe:	f001 ffb9 	bl	8004774 <vPortExitCritical>
                return pdPASS;
 8002802:	2301      	movs	r3, #1
 8002804:	e07d      	b.n	8002902 <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d110      	bne.n	800282e <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800280c:	f001 ffb2 	bl	8004774 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8002810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002812:	4618      	mov	r0, r3
 8002814:	f004 f932 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002818:	68ba      	ldr	r2, [r7, #8]
 800281a:	6879      	ldr	r1, [r7, #4]
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	460b      	mov	r3, r1
 8002822:	4601      	mov	r1, r0
 8002824:	205a      	movs	r0, #90	; 0x5a
 8002826:	f003 fc13 	bl	8006050 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 800282a:	2300      	movs	r3, #0
 800282c:	e069      	b.n	8002902 <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 800282e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002830:	2b00      	cmp	r3, #0
 8002832:	d106      	bne.n	8002842 <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002834:	f107 0314 	add.w	r3, r7, #20
 8002838:	4618      	mov	r0, r3
 800283a:	f001 f859 	bl	80038f0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800283e:	2301      	movs	r3, #1
 8002840:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002842:	f001 ff97 	bl	8004774 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002846:	f000 fda5 	bl	8003394 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800284a:	f001 ff63 	bl	8004714 <vPortEnterCritical>
 800284e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002850:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002854:	b25b      	sxtb	r3, r3
 8002856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800285a:	d103      	bne.n	8002864 <xQueueGenericSend+0x1a0>
 800285c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002866:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800286a:	b25b      	sxtb	r3, r3
 800286c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002870:	d103      	bne.n	800287a <xQueueGenericSend+0x1b6>
 8002872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800287a:	f001 ff7b 	bl	8004774 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800287e:	1d3a      	adds	r2, r7, #4
 8002880:	f107 0314 	add.w	r3, r7, #20
 8002884:	4611      	mov	r1, r2
 8002886:	4618      	mov	r0, r3
 8002888:	f001 f848 	bl	800391c <xTaskCheckForTimeOut>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d124      	bne.n	80028dc <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002892:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002894:	f000 fb02 	bl	8002e9c <prvIsQueueFull>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d018      	beq.n	80028d0 <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800289e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028a0:	3310      	adds	r3, #16
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 ff6a 	bl	8003780 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80028ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028ae:	f000 fa8d 	bl	8002dcc <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80028b2:	f000 fd7d 	bl	80033b0 <xTaskResumeAll>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f47f af62 	bne.w	8002782 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80028be:	4b13      	ldr	r3, [pc, #76]	; (800290c <xQueueGenericSend+0x248>)
 80028c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	f3bf 8f4f 	dsb	sy
 80028ca:	f3bf 8f6f 	isb	sy
 80028ce:	e758      	b.n	8002782 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80028d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028d2:	f000 fa7b 	bl	8002dcc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80028d6:	f000 fd6b 	bl	80033b0 <xTaskResumeAll>
 80028da:	e752      	b.n	8002782 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80028dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028de:	f000 fa75 	bl	8002dcc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80028e2:	f000 fd65 	bl	80033b0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 80028e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e8:	4618      	mov	r0, r3
 80028ea:	f004 f8c7 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 80028ee:	68ba      	ldr	r2, [r7, #8]
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	460b      	mov	r3, r1
 80028f8:	4601      	mov	r1, r0
 80028fa:	205a      	movs	r0, #90	; 0x5a
 80028fc:	f003 fba8 	bl	8006050 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8002900:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002902:	4618      	mov	r0, r3
 8002904:	3738      	adds	r7, #56	; 0x38
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	e000ed04 	.word	0xe000ed04

08002910 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b090      	sub	sp, #64	; 0x40
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
 800291c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8002922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002924:	2b00      	cmp	r3, #0
 8002926:	d10a      	bne.n	800293e <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800292c:	f383 8811 	msr	BASEPRI, r3
 8002930:	f3bf 8f6f 	isb	sy
 8002934:	f3bf 8f4f 	dsb	sy
 8002938:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800293a:	bf00      	nop
 800293c:	e7fe      	b.n	800293c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d103      	bne.n	800294c <xQueueGenericSendFromISR+0x3c>
 8002944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002948:	2b00      	cmp	r3, #0
 800294a:	d101      	bne.n	8002950 <xQueueGenericSendFromISR+0x40>
 800294c:	2301      	movs	r3, #1
 800294e:	e000      	b.n	8002952 <xQueueGenericSendFromISR+0x42>
 8002950:	2300      	movs	r3, #0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10a      	bne.n	800296c <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8002956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800295a:	f383 8811 	msr	BASEPRI, r3
 800295e:	f3bf 8f6f 	isb	sy
 8002962:	f3bf 8f4f 	dsb	sy
 8002966:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002968:	bf00      	nop
 800296a:	e7fe      	b.n	800296a <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	2b02      	cmp	r3, #2
 8002970:	d103      	bne.n	800297a <xQueueGenericSendFromISR+0x6a>
 8002972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002976:	2b01      	cmp	r3, #1
 8002978:	d101      	bne.n	800297e <xQueueGenericSendFromISR+0x6e>
 800297a:	2301      	movs	r3, #1
 800297c:	e000      	b.n	8002980 <xQueueGenericSendFromISR+0x70>
 800297e:	2300      	movs	r3, #0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10a      	bne.n	800299a <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8002984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002988:	f383 8811 	msr	BASEPRI, r3
 800298c:	f3bf 8f6f 	isb	sy
 8002990:	f3bf 8f4f 	dsb	sy
 8002994:	623b      	str	r3, [r7, #32]
    }
 8002996:	bf00      	nop
 8002998:	e7fe      	b.n	8002998 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800299a:	f001 ffa7 	bl	80048ec <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800299e:	f3ef 8211 	mrs	r2, BASEPRI
 80029a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a6:	f383 8811 	msr	BASEPRI, r3
 80029aa:	f3bf 8f6f 	isb	sy
 80029ae:	f3bf 8f4f 	dsb	sy
 80029b2:	61fa      	str	r2, [r7, #28]
 80029b4:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80029b6:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80029b8:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80029ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d302      	bcc.n	80029cc <xQueueGenericSendFromISR+0xbc>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d148      	bne.n	8002a5e <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80029cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029da:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80029dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029de:	4618      	mov	r0, r3
 80029e0:	f004 f84c 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 80029e4:	4601      	mov	r1, r0
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	461a      	mov	r2, r3
 80029ea:	2060      	movs	r0, #96	; 0x60
 80029ec:	f003 fa60 	bl	8005eb0 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	68b9      	ldr	r1, [r7, #8]
 80029f4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80029f6:	f000 f959 	bl	8002cac <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80029fa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80029fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a02:	d112      	bne.n	8002a2a <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d025      	beq.n	8002a58 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a0e:	3324      	adds	r3, #36	; 0x24
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 ff07 	bl	8003824 <xTaskRemoveFromEventList>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d01d      	beq.n	8002a58 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d01a      	beq.n	8002a58 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2201      	movs	r2, #1
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	e016      	b.n	8002a58 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002a2a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a2e:	2b7f      	cmp	r3, #127	; 0x7f
 8002a30:	d10a      	bne.n	8002a48 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8002a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a36:	f383 8811 	msr	BASEPRI, r3
 8002a3a:	f3bf 8f6f 	isb	sy
 8002a3e:	f3bf 8f4f 	dsb	sy
 8002a42:	617b      	str	r3, [r7, #20]
    }
 8002a44:	bf00      	nop
 8002a46:	e7fe      	b.n	8002a46 <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002a48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	b25a      	sxtb	r2, r3
 8002a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8002a5c:	e00b      	b.n	8002a76 <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a60:	4618      	mov	r0, r3
 8002a62:	f004 f80b 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002a66:	4601      	mov	r1, r0
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	2060      	movs	r0, #96	; 0x60
 8002a6e:	f003 fa1f 	bl	8005eb0 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002a72:	2300      	movs	r3, #0
 8002a74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a78:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002a80:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002a82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3740      	adds	r7, #64	; 0x40
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002a8c:	b590      	push	{r4, r7, lr}
 8002a8e:	b08f      	sub	sp, #60	; 0x3c
 8002a90:	af02      	add	r7, sp, #8
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10a      	bne.n	8002abc <xQueueReceive+0x30>
        __asm volatile
 8002aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aaa:	f383 8811 	msr	BASEPRI, r3
 8002aae:	f3bf 8f6f 	isb	sy
 8002ab2:	f3bf 8f4f 	dsb	sy
 8002ab6:	623b      	str	r3, [r7, #32]
    }
 8002ab8:	bf00      	nop
 8002aba:	e7fe      	b.n	8002aba <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d103      	bne.n	8002aca <xQueueReceive+0x3e>
 8002ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <xQueueReceive+0x42>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <xQueueReceive+0x44>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10a      	bne.n	8002aea <xQueueReceive+0x5e>
        __asm volatile
 8002ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad8:	f383 8811 	msr	BASEPRI, r3
 8002adc:	f3bf 8f6f 	isb	sy
 8002ae0:	f3bf 8f4f 	dsb	sy
 8002ae4:	61fb      	str	r3, [r7, #28]
    }
 8002ae6:	bf00      	nop
 8002ae8:	e7fe      	b.n	8002ae8 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002aea:	f001 f83d 	bl	8003b68 <xTaskGetSchedulerState>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d102      	bne.n	8002afa <xQueueReceive+0x6e>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <xQueueReceive+0x72>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <xQueueReceive+0x74>
 8002afe:	2300      	movs	r3, #0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10a      	bne.n	8002b1a <xQueueReceive+0x8e>
        __asm volatile
 8002b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b08:	f383 8811 	msr	BASEPRI, r3
 8002b0c:	f3bf 8f6f 	isb	sy
 8002b10:	f3bf 8f4f 	dsb	sy
 8002b14:	61bb      	str	r3, [r7, #24]
    }
 8002b16:	bf00      	nop
 8002b18:	e7fe      	b.n	8002b18 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002b1a:	f001 fdfb 	bl	8004714 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b22:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d02f      	beq.n	8002b8a <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002b2a:	68b9      	ldr	r1, [r7, #8]
 8002b2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b2e:	f000 f927 	bl	8002d80 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b34:	4618      	mov	r0, r3
 8002b36:	f003 ffa1 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002b3a:	4604      	mov	r4, r0
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	f003 ff9d 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002b42:	4602      	mov	r2, r0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2101      	movs	r1, #1
 8002b48:	9100      	str	r1, [sp, #0]
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	205c      	movs	r0, #92	; 0x5c
 8002b4e:	f003 fa7f 	bl	8006050 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b54:	1e5a      	subs	r2, r3, #1
 8002b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b58:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00f      	beq.n	8002b82 <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b64:	3310      	adds	r3, #16
 8002b66:	4618      	mov	r0, r3
 8002b68:	f000 fe5c 	bl	8003824 <xTaskRemoveFromEventList>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d007      	beq.n	8002b82 <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002b72:	4b4d      	ldr	r3, [pc, #308]	; (8002ca8 <xQueueReceive+0x21c>)
 8002b74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	f3bf 8f4f 	dsb	sy
 8002b7e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002b82:	f001 fdf7 	bl	8004774 <vPortExitCritical>
                return pdPASS;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e08a      	b.n	8002ca0 <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d113      	bne.n	8002bb8 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002b90:	f001 fdf0 	bl	8004774 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b96:	4618      	mov	r0, r3
 8002b98:	f003 ff70 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002b9c:	4604      	mov	r4, r0
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	f003 ff6c 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2101      	movs	r1, #1
 8002baa:	9100      	str	r1, [sp, #0]
 8002bac:	4621      	mov	r1, r4
 8002bae:	205c      	movs	r0, #92	; 0x5c
 8002bb0:	f003 fa4e 	bl	8006050 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e073      	b.n	8002ca0 <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d106      	bne.n	8002bcc <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002bbe:	f107 0310 	add.w	r3, r7, #16
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 fe94 	bl	80038f0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002bcc:	f001 fdd2 	bl	8004774 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002bd0:	f000 fbe0 	bl	8003394 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002bd4:	f001 fd9e 	bl	8004714 <vPortEnterCritical>
 8002bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002bde:	b25b      	sxtb	r3, r3
 8002be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be4:	d103      	bne.n	8002bee <xQueueReceive+0x162>
 8002be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bf4:	b25b      	sxtb	r3, r3
 8002bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfa:	d103      	bne.n	8002c04 <xQueueReceive+0x178>
 8002bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c04:	f001 fdb6 	bl	8004774 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c08:	1d3a      	adds	r2, r7, #4
 8002c0a:	f107 0310 	add.w	r3, r7, #16
 8002c0e:	4611      	mov	r1, r2
 8002c10:	4618      	mov	r0, r3
 8002c12:	f000 fe83 	bl	800391c <xTaskCheckForTimeOut>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d124      	bne.n	8002c66 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c1e:	f000 f927 	bl	8002e70 <prvIsQueueEmpty>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d018      	beq.n	8002c5a <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2a:	3324      	adds	r3, #36	; 0x24
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	4611      	mov	r1, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f000 fda5 	bl	8003780 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002c36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c38:	f000 f8c8 	bl	8002dcc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002c3c:	f000 fbb8 	bl	80033b0 <xTaskResumeAll>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f47f af69 	bne.w	8002b1a <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002c48:	4b17      	ldr	r3, [pc, #92]	; (8002ca8 <xQueueReceive+0x21c>)
 8002c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	f3bf 8f4f 	dsb	sy
 8002c54:	f3bf 8f6f 	isb	sy
 8002c58:	e75f      	b.n	8002b1a <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002c5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c5c:	f000 f8b6 	bl	8002dcc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002c60:	f000 fba6 	bl	80033b0 <xTaskResumeAll>
 8002c64:	e759      	b.n	8002b1a <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002c66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c68:	f000 f8b0 	bl	8002dcc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002c6c:	f000 fba0 	bl	80033b0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c72:	f000 f8fd 	bl	8002e70 <prvIsQueueEmpty>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f43f af4e 	beq.w	8002b1a <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c80:	4618      	mov	r0, r3
 8002c82:	f003 fefb 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002c86:	4604      	mov	r4, r0
 8002c88:	2000      	movs	r0, #0
 8002c8a:	f003 fef7 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2101      	movs	r1, #1
 8002c94:	9100      	str	r1, [sp, #0]
 8002c96:	4621      	mov	r1, r4
 8002c98:	205c      	movs	r0, #92	; 0x5c
 8002c9a:	f003 f9d9 	bl	8006050 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002c9e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3734      	adds	r7, #52	; 0x34
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd90      	pop	{r4, r7, pc}
 8002ca8:	e000ed04 	.word	0xe000ed04

08002cac <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10d      	bne.n	8002ce6 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d14d      	bne.n	8002d6e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 ff64 	bl	8003ba4 <xTaskPriorityDisinherit>
 8002cdc:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	e043      	b.n	8002d6e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d119      	bne.n	8002d20 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6858      	ldr	r0, [r3, #4]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	68b9      	ldr	r1, [r7, #8]
 8002cf8:	f004 f98a 	bl	8007010 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d04:	441a      	add	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d32b      	bcc.n	8002d6e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	e026      	b.n	8002d6e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	68d8      	ldr	r0, [r3, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	461a      	mov	r2, r3
 8002d2a:	68b9      	ldr	r1, [r7, #8]
 8002d2c:	f004 f970 	bl	8007010 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	68da      	ldr	r2, [r3, #12]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d38:	425b      	negs	r3, r3
 8002d3a:	441a      	add	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	68da      	ldr	r2, [r3, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d207      	bcs.n	8002d5c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	425b      	negs	r3, r3
 8002d56:	441a      	add	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d105      	bne.n	8002d6e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002d76:	697b      	ldr	r3, [r7, #20]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d018      	beq.n	8002dc4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	441a      	add	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d303      	bcc.n	8002db4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68d9      	ldr	r1, [r3, #12]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	6838      	ldr	r0, [r7, #0]
 8002dc0:	f004 f926 	bl	8007010 <memcpy>
    }
}
 8002dc4:	bf00      	nop
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002dd4:	f001 fc9e 	bl	8004714 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dde:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002de0:	e011      	b.n	8002e06 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d012      	beq.n	8002e10 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	3324      	adds	r3, #36	; 0x24
 8002dee:	4618      	mov	r0, r3
 8002df0:	f000 fd18 	bl	8003824 <xTaskRemoveFromEventList>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002dfa:	f000 fdf5 	bl	80039e8 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	dce9      	bgt.n	8002de2 <prvUnlockQueue+0x16>
 8002e0e:	e000      	b.n	8002e12 <prvUnlockQueue+0x46>
                        break;
 8002e10:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	22ff      	movs	r2, #255	; 0xff
 8002e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002e1a:	f001 fcab 	bl	8004774 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002e1e:	f001 fc79 	bl	8004714 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e28:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e2a:	e011      	b.n	8002e50 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d012      	beq.n	8002e5a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3310      	adds	r3, #16
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f000 fcf3 	bl	8003824 <xTaskRemoveFromEventList>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d001      	beq.n	8002e48 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002e44:	f000 fdd0 	bl	80039e8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002e48:	7bbb      	ldrb	r3, [r7, #14]
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	dce9      	bgt.n	8002e2c <prvUnlockQueue+0x60>
 8002e58:	e000      	b.n	8002e5c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002e5a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	22ff      	movs	r2, #255	; 0xff
 8002e60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002e64:	f001 fc86 	bl	8004774 <vPortExitCritical>
}
 8002e68:	bf00      	nop
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002e78:	f001 fc4c 	bl	8004714 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d102      	bne.n	8002e8a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002e84:	2301      	movs	r3, #1
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	e001      	b.n	8002e8e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002e8e:	f001 fc71 	bl	8004774 <vPortExitCritical>

    return xReturn;
 8002e92:	68fb      	ldr	r3, [r7, #12]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ea4:	f001 fc36 	bl	8004714 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d102      	bne.n	8002eba <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	e001      	b.n	8002ebe <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002ebe:	f001 fc59 	bl	8004774 <vPortExitCritical>

    return xReturn;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	e01e      	b.n	8002f1a <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002edc:	4a13      	ldr	r2, [pc, #76]	; (8002f2c <vQueueAddToRegistry+0x60>)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d115      	bne.n	8002f14 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002ee8:	4910      	ldr	r1, [pc, #64]	; (8002f2c <vQueueAddToRegistry+0x60>)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002ef2:	4a0e      	ldr	r2, [pc, #56]	; (8002f2c <vQueueAddToRegistry+0x60>)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	4413      	add	r3, r2
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f003 fdbb 	bl	8006a7c <SEGGER_SYSVIEW_ShrinkId>
 8002f06:	4601      	mov	r1, r0
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	2071      	movs	r0, #113	; 0x71
 8002f0e:	f002 ffcf 	bl	8005eb0 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002f12:	e006      	b.n	8002f22 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	3301      	adds	r3, #1
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2b07      	cmp	r3, #7
 8002f1e:	d9dd      	bls.n	8002edc <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002f20:	bf00      	nop
 8002f22:	bf00      	nop
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	2000007c 	.word	0x2000007c

08002f30 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002f40:	f001 fbe8 	bl	8004714 <vPortEnterCritical>
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f4a:	b25b      	sxtb	r3, r3
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d103      	bne.n	8002f5a <vQueueWaitForMessageRestricted+0x2a>
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f60:	b25b      	sxtb	r3, r3
 8002f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f66:	d103      	bne.n	8002f70 <vQueueWaitForMessageRestricted+0x40>
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f70:	f001 fc00 	bl	8004774 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d106      	bne.n	8002f8a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	3324      	adds	r3, #36	; 0x24
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	68b9      	ldr	r1, [r7, #8]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f000 fc1f 	bl	80037c8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002f8a:	6978      	ldr	r0, [r7, #20]
 8002f8c:	f7ff ff1e 	bl	8002dcc <prvUnlockQueue>
    }
 8002f90:	bf00      	nop
 8002f92:	3718      	adds	r7, #24
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08c      	sub	sp, #48	; 0x30
 8002f9c:	af04      	add	r7, sp, #16
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	603b      	str	r3, [r7, #0]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002fa8:	88fb      	ldrh	r3, [r7, #6]
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f001 fcdd 	bl	800496c <pvPortMalloc>
 8002fb2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00e      	beq.n	8002fd8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002fba:	2058      	movs	r0, #88	; 0x58
 8002fbc:	f001 fcd6 	bl	800496c <pvPortMalloc>
 8002fc0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d003      	beq.n	8002fd0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	631a      	str	r2, [r3, #48]	; 0x30
 8002fce:	e005      	b.n	8002fdc <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002fd0:	6978      	ldr	r0, [r7, #20]
 8002fd2:	f001 fdab 	bl	8004b2c <vPortFree>
 8002fd6:	e001      	b.n	8002fdc <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d013      	beq.n	800300a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002fe2:	88fa      	ldrh	r2, [r7, #6]
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	9303      	str	r3, [sp, #12]
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	9302      	str	r3, [sp, #8]
 8002fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fee:	9301      	str	r3, [sp, #4]
 8002ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	68b9      	ldr	r1, [r7, #8]
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 f80e 	bl	800301a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002ffe:	69f8      	ldr	r0, [r7, #28]
 8003000:	f000 f8a2 	bl	8003148 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003004:	2301      	movs	r3, #1
 8003006:	61bb      	str	r3, [r7, #24]
 8003008:	e002      	b.n	8003010 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800300a:	f04f 33ff 	mov.w	r3, #4294967295
 800300e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003010:	69bb      	ldr	r3, [r7, #24]
    }
 8003012:	4618      	mov	r0, r3
 8003014:	3720      	adds	r7, #32
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b088      	sub	sp, #32
 800301e:	af00      	add	r7, sp, #0
 8003020:	60f8      	str	r0, [r7, #12]
 8003022:	60b9      	str	r1, [r7, #8]
 8003024:	607a      	str	r2, [r7, #4]
 8003026:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800302a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	461a      	mov	r2, r3
 8003032:	21a5      	movs	r1, #165	; 0xa5
 8003034:	f003 fffa 	bl	800702c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003042:	3b01      	subs	r3, #1
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	f023 0307 	bic.w	r3, r3, #7
 8003050:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00a      	beq.n	8003072 <prvInitialiseNewTask+0x58>
        __asm volatile
 800305c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003060:	f383 8811 	msr	BASEPRI, r3
 8003064:	f3bf 8f6f 	isb	sy
 8003068:	f3bf 8f4f 	dsb	sy
 800306c:	617b      	str	r3, [r7, #20]
    }
 800306e:	bf00      	nop
 8003070:	e7fe      	b.n	8003070 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d01f      	beq.n	80030b8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003078:	2300      	movs	r3, #0
 800307a:	61fb      	str	r3, [r7, #28]
 800307c:	e012      	b.n	80030a4 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800307e:	68ba      	ldr	r2, [r7, #8]
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	4413      	add	r3, r2
 8003084:	7819      	ldrb	r1, [r3, #0]
 8003086:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	4413      	add	r3, r2
 800308c:	3334      	adds	r3, #52	; 0x34
 800308e:	460a      	mov	r2, r1
 8003090:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	4413      	add	r3, r2
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d006      	beq.n	80030ac <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3301      	adds	r3, #1
 80030a2:	61fb      	str	r3, [r7, #28]
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	2b09      	cmp	r3, #9
 80030a8:	d9e9      	bls.n	800307e <prvInitialiseNewTask+0x64>
 80030aa:	e000      	b.n	80030ae <prvInitialiseNewTask+0x94>
            {
                break;
 80030ac:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80030ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80030b6:	e003      	b.n	80030c0 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80030b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80030c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d901      	bls.n	80030ca <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80030c6:	2304      	movs	r3, #4
 80030c8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80030ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030ce:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80030d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030d4:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80030d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d8:	2200      	movs	r2, #0
 80030da:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80030dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030de:	3304      	adds	r3, #4
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff f96b 	bl	80023bc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80030e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e8:	3318      	adds	r3, #24
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff f966 	bl	80023bc <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80030f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030f4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f8:	f1c3 0205 	rsb	r2, r3, #5
 80030fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fe:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003102:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003104:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003108:	3350      	adds	r3, #80	; 0x50
 800310a:	2204      	movs	r2, #4
 800310c:	2100      	movs	r1, #0
 800310e:	4618      	mov	r0, r3
 8003110:	f003 ff8c 	bl	800702c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003116:	3354      	adds	r3, #84	; 0x54
 8003118:	2201      	movs	r2, #1
 800311a:	2100      	movs	r1, #0
 800311c:	4618      	mov	r0, r3
 800311e:	f003 ff85 	bl	800702c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	68f9      	ldr	r1, [r7, #12]
 8003126:	69b8      	ldr	r0, [r7, #24]
 8003128:	f001 f946 	bl	80043b8 <pxPortInitialiseStack>
 800312c:	4602      	mov	r2, r0
 800312e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003130:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800313c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800313e:	bf00      	nop
 8003140:	3720      	adds	r7, #32
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003148:	b5b0      	push	{r4, r5, r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af02      	add	r7, sp, #8
 800314e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003150:	f001 fae0 	bl	8004714 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003154:	4b3b      	ldr	r3, [pc, #236]	; (8003244 <prvAddNewTaskToReadyList+0xfc>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	3301      	adds	r3, #1
 800315a:	4a3a      	ldr	r2, [pc, #232]	; (8003244 <prvAddNewTaskToReadyList+0xfc>)
 800315c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800315e:	4b3a      	ldr	r3, [pc, #232]	; (8003248 <prvAddNewTaskToReadyList+0x100>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d109      	bne.n	800317a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003166:	4a38      	ldr	r2, [pc, #224]	; (8003248 <prvAddNewTaskToReadyList+0x100>)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800316c:	4b35      	ldr	r3, [pc, #212]	; (8003244 <prvAddNewTaskToReadyList+0xfc>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d110      	bne.n	8003196 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003174:	f000 fc5e 	bl	8003a34 <prvInitialiseTaskLists>
 8003178:	e00d      	b.n	8003196 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800317a:	4b34      	ldr	r3, [pc, #208]	; (800324c <prvAddNewTaskToReadyList+0x104>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d109      	bne.n	8003196 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003182:	4b31      	ldr	r3, [pc, #196]	; (8003248 <prvAddNewTaskToReadyList+0x100>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800318c:	429a      	cmp	r2, r3
 800318e:	d802      	bhi.n	8003196 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003190:	4a2d      	ldr	r2, [pc, #180]	; (8003248 <prvAddNewTaskToReadyList+0x100>)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003196:	4b2e      	ldr	r3, [pc, #184]	; (8003250 <prvAddNewTaskToReadyList+0x108>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	3301      	adds	r3, #1
 800319c:	4a2c      	ldr	r2, [pc, #176]	; (8003250 <prvAddNewTaskToReadyList+0x108>)
 800319e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80031a0:	4b2b      	ldr	r3, [pc, #172]	; (8003250 <prvAddNewTaskToReadyList+0x108>)
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d016      	beq.n	80031dc <prvAddNewTaskToReadyList+0x94>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f003 fb3d 	bl	8006830 <SEGGER_SYSVIEW_OnTaskCreate>
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c6:	461d      	mov	r5, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	461c      	mov	r4, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d2:	1ae3      	subs	r3, r4, r3
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	462b      	mov	r3, r5
 80031d8:	f003 fe5c 	bl	8006e94 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4618      	mov	r0, r3
 80031e0:	f003 fbaa 	bl	8006938 <SEGGER_SYSVIEW_OnTaskStartReady>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e8:	2201      	movs	r2, #1
 80031ea:	409a      	lsls	r2, r3
 80031ec:	4b19      	ldr	r3, [pc, #100]	; (8003254 <prvAddNewTaskToReadyList+0x10c>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	4a18      	ldr	r2, [pc, #96]	; (8003254 <prvAddNewTaskToReadyList+0x10c>)
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4a15      	ldr	r2, [pc, #84]	; (8003258 <prvAddNewTaskToReadyList+0x110>)
 8003204:	441a      	add	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	3304      	adds	r3, #4
 800320a:	4619      	mov	r1, r3
 800320c:	4610      	mov	r0, r2
 800320e:	f7ff f8e2 	bl	80023d6 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003212:	f001 faaf 	bl	8004774 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003216:	4b0d      	ldr	r3, [pc, #52]	; (800324c <prvAddNewTaskToReadyList+0x104>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00e      	beq.n	800323c <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800321e:	4b0a      	ldr	r3, [pc, #40]	; (8003248 <prvAddNewTaskToReadyList+0x100>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003228:	429a      	cmp	r2, r3
 800322a:	d207      	bcs.n	800323c <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800322c:	4b0b      	ldr	r3, [pc, #44]	; (800325c <prvAddNewTaskToReadyList+0x114>)
 800322e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	f3bf 8f4f 	dsb	sy
 8003238:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800323c:	bf00      	nop
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bdb0      	pop	{r4, r5, r7, pc}
 8003244:	20000194 	.word	0x20000194
 8003248:	200000bc 	.word	0x200000bc
 800324c:	200001a0 	.word	0x200001a0
 8003250:	200001b0 	.word	0x200001b0
 8003254:	2000019c 	.word	0x2000019c
 8003258:	200000c0 	.word	0x200000c0
 800325c:	e000ed04 	.word	0xe000ed04

08003260 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8003268:	2300      	movs	r3, #0
 800326a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d01b      	beq.n	80032aa <vTaskDelay+0x4a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8003272:	4b15      	ldr	r3, [pc, #84]	; (80032c8 <vTaskDelay+0x68>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <vTaskDelay+0x30>
        __asm volatile
 800327a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327e:	f383 8811 	msr	BASEPRI, r3
 8003282:	f3bf 8f6f 	isb	sy
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	60bb      	str	r3, [r7, #8]
    }
 800328c:	bf00      	nop
 800328e:	e7fe      	b.n	800328e <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8003290:	f000 f880 	bl	8003394 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	2023      	movs	r0, #35	; 0x23
 8003298:	f002 fdce 	bl	8005e38 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800329c:	2100      	movs	r1, #0
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 fd00 	bl	8003ca4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80032a4:	f000 f884 	bl	80033b0 <xTaskResumeAll>
 80032a8:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d107      	bne.n	80032c0 <vTaskDelay+0x60>
        {
            portYIELD_WITHIN_API();
 80032b0:	4b06      	ldr	r3, [pc, #24]	; (80032cc <vTaskDelay+0x6c>)
 80032b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	f3bf 8f4f 	dsb	sy
 80032bc:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80032c0:	bf00      	nop
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	200001bc 	.word	0x200001bc
 80032cc:	e000ed04 	.word	0xe000ed04

080032d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80032d6:	4b27      	ldr	r3, [pc, #156]	; (8003374 <vTaskStartScheduler+0xa4>)
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	2300      	movs	r3, #0
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	2300      	movs	r3, #0
 80032e0:	2282      	movs	r2, #130	; 0x82
 80032e2:	4925      	ldr	r1, [pc, #148]	; (8003378 <vTaskStartScheduler+0xa8>)
 80032e4:	4825      	ldr	r0, [pc, #148]	; (800337c <vTaskStartScheduler+0xac>)
 80032e6:	f7ff fe57 	bl	8002f98 <xTaskCreate>
 80032ea:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d102      	bne.n	80032f8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80032f2:	f000 fd4f 	bl	8003d94 <xTimerCreateTimerTask>
 80032f6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d124      	bne.n	8003348 <vTaskStartScheduler+0x78>
        __asm volatile
 80032fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003302:	f383 8811 	msr	BASEPRI, r3
 8003306:	f3bf 8f6f 	isb	sy
 800330a:	f3bf 8f4f 	dsb	sy
 800330e:	60bb      	str	r3, [r7, #8]
    }
 8003310:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003312:	4b1b      	ldr	r3, [pc, #108]	; (8003380 <vTaskStartScheduler+0xb0>)
 8003314:	f04f 32ff 	mov.w	r2, #4294967295
 8003318:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800331a:	4b1a      	ldr	r3, [pc, #104]	; (8003384 <vTaskStartScheduler+0xb4>)
 800331c:	2201      	movs	r2, #1
 800331e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003320:	4b19      	ldr	r3, [pc, #100]	; (8003388 <vTaskStartScheduler+0xb8>)
 8003322:	2200      	movs	r2, #0
 8003324:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8003326:	4b19      	ldr	r3, [pc, #100]	; (800338c <vTaskStartScheduler+0xbc>)
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	4b12      	ldr	r3, [pc, #72]	; (8003374 <vTaskStartScheduler+0xa4>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	429a      	cmp	r2, r3
 8003330:	d102      	bne.n	8003338 <vTaskStartScheduler+0x68>
 8003332:	f003 fa61 	bl	80067f8 <SEGGER_SYSVIEW_OnIdle>
 8003336:	e004      	b.n	8003342 <vTaskStartScheduler+0x72>
 8003338:	4b14      	ldr	r3, [pc, #80]	; (800338c <vTaskStartScheduler+0xbc>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f003 fab9 	bl	80068b4 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8003342:	f001 f8c7 	bl	80044d4 <xPortStartScheduler>
 8003346:	e00e      	b.n	8003366 <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334e:	d10a      	bne.n	8003366 <vTaskStartScheduler+0x96>
        __asm volatile
 8003350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003354:	f383 8811 	msr	BASEPRI, r3
 8003358:	f3bf 8f6f 	isb	sy
 800335c:	f3bf 8f4f 	dsb	sy
 8003360:	607b      	str	r3, [r7, #4]
    }
 8003362:	bf00      	nop
 8003364:	e7fe      	b.n	8003364 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003366:	4b0a      	ldr	r3, [pc, #40]	; (8003390 <vTaskStartScheduler+0xc0>)
 8003368:	681b      	ldr	r3, [r3, #0]
}
 800336a:	bf00      	nop
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	200001b8 	.word	0x200001b8
 8003378:	080070a0 	.word	0x080070a0
 800337c:	08003a01 	.word	0x08003a01
 8003380:	200001b4 	.word	0x200001b4
 8003384:	200001a0 	.word	0x200001a0
 8003388:	20000198 	.word	0x20000198
 800338c:	200000bc 	.word	0x200000bc
 8003390:	2000000c 	.word	0x2000000c

08003394 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003398:	4b04      	ldr	r3, [pc, #16]	; (80033ac <vTaskSuspendAll+0x18>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	3301      	adds	r3, #1
 800339e:	4a03      	ldr	r2, [pc, #12]	; (80033ac <vTaskSuspendAll+0x18>)
 80033a0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80033a2:	bf00      	nop
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	200001bc 	.word	0x200001bc

080033b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80033b6:	2300      	movs	r3, #0
 80033b8:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80033be:	4b43      	ldr	r3, [pc, #268]	; (80034cc <xTaskResumeAll+0x11c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10a      	bne.n	80033dc <xTaskResumeAll+0x2c>
        __asm volatile
 80033c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ca:	f383 8811 	msr	BASEPRI, r3
 80033ce:	f3bf 8f6f 	isb	sy
 80033d2:	f3bf 8f4f 	dsb	sy
 80033d6:	603b      	str	r3, [r7, #0]
    }
 80033d8:	bf00      	nop
 80033da:	e7fe      	b.n	80033da <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80033dc:	f001 f99a 	bl	8004714 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80033e0:	4b3a      	ldr	r3, [pc, #232]	; (80034cc <xTaskResumeAll+0x11c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	3b01      	subs	r3, #1
 80033e6:	4a39      	ldr	r2, [pc, #228]	; (80034cc <xTaskResumeAll+0x11c>)
 80033e8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033ea:	4b38      	ldr	r3, [pc, #224]	; (80034cc <xTaskResumeAll+0x11c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d165      	bne.n	80034be <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80033f2:	4b37      	ldr	r3, [pc, #220]	; (80034d0 <xTaskResumeAll+0x120>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d061      	beq.n	80034be <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033fa:	e032      	b.n	8003462 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033fc:	4b35      	ldr	r3, [pc, #212]	; (80034d4 <xTaskResumeAll+0x124>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3318      	adds	r3, #24
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff f841 	bl	8002490 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	3304      	adds	r3, #4
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff f83c 	bl	8002490 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	4618      	mov	r0, r3
 800341c:	f003 fa8c 	bl	8006938 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003424:	2201      	movs	r2, #1
 8003426:	409a      	lsls	r2, r3
 8003428:	4b2b      	ldr	r3, [pc, #172]	; (80034d8 <xTaskResumeAll+0x128>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4313      	orrs	r3, r2
 800342e:	4a2a      	ldr	r2, [pc, #168]	; (80034d8 <xTaskResumeAll+0x128>)
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003436:	4613      	mov	r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4a27      	ldr	r2, [pc, #156]	; (80034dc <xTaskResumeAll+0x12c>)
 8003440:	441a      	add	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	3304      	adds	r3, #4
 8003446:	4619      	mov	r1, r3
 8003448:	4610      	mov	r0, r2
 800344a:	f7fe ffc4 	bl	80023d6 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003452:	4b23      	ldr	r3, [pc, #140]	; (80034e0 <xTaskResumeAll+0x130>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003458:	429a      	cmp	r2, r3
 800345a:	d302      	bcc.n	8003462 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 800345c:	4b21      	ldr	r3, [pc, #132]	; (80034e4 <xTaskResumeAll+0x134>)
 800345e:	2201      	movs	r2, #1
 8003460:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003462:	4b1c      	ldr	r3, [pc, #112]	; (80034d4 <xTaskResumeAll+0x124>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1c8      	bne.n	80033fc <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003470:	f000 fb5e 	bl	8003b30 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003474:	4b1c      	ldr	r3, [pc, #112]	; (80034e8 <xTaskResumeAll+0x138>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d010      	beq.n	80034a2 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003480:	f000 f858 	bl	8003534 <xTaskIncrementTick>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d002      	beq.n	8003490 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 800348a:	4b16      	ldr	r3, [pc, #88]	; (80034e4 <xTaskResumeAll+0x134>)
 800348c:	2201      	movs	r2, #1
 800348e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3b01      	subs	r3, #1
 8003494:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1f1      	bne.n	8003480 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 800349c:	4b12      	ldr	r3, [pc, #72]	; (80034e8 <xTaskResumeAll+0x138>)
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80034a2:	4b10      	ldr	r3, [pc, #64]	; (80034e4 <xTaskResumeAll+0x134>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d009      	beq.n	80034be <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80034aa:	2301      	movs	r3, #1
 80034ac:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80034ae:	4b0f      	ldr	r3, [pc, #60]	; (80034ec <xTaskResumeAll+0x13c>)
 80034b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034b4:	601a      	str	r2, [r3, #0]
 80034b6:	f3bf 8f4f 	dsb	sy
 80034ba:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80034be:	f001 f959 	bl	8004774 <vPortExitCritical>

    return xAlreadyYielded;
 80034c2:	68bb      	ldr	r3, [r7, #8]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	200001bc 	.word	0x200001bc
 80034d0:	20000194 	.word	0x20000194
 80034d4:	20000154 	.word	0x20000154
 80034d8:	2000019c 	.word	0x2000019c
 80034dc:	200000c0 	.word	0x200000c0
 80034e0:	200000bc 	.word	0x200000bc
 80034e4:	200001a8 	.word	0x200001a8
 80034e8:	200001a4 	.word	0x200001a4
 80034ec:	e000ed04 	.word	0xe000ed04

080034f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80034f6:	4b05      	ldr	r3, [pc, #20]	; (800350c <xTaskGetTickCount+0x1c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80034fc:	687b      	ldr	r3, [r7, #4]
}
 80034fe:	4618      	mov	r0, r3
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	20000198 	.word	0x20000198

08003510 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003516:	f001 f9e9 	bl	80048ec <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800351a:	2300      	movs	r3, #0
 800351c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800351e:	4b04      	ldr	r3, [pc, #16]	; (8003530 <xTaskGetTickCountFromISR+0x20>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003524:	683b      	ldr	r3, [r7, #0]
}
 8003526:	4618      	mov	r0, r3
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20000198 	.word	0x20000198

08003534 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800353e:	4b50      	ldr	r3, [pc, #320]	; (8003680 <xTaskIncrementTick+0x14c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2b00      	cmp	r3, #0
 8003544:	f040 8092 	bne.w	800366c <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003548:	4b4e      	ldr	r3, [pc, #312]	; (8003684 <xTaskIncrementTick+0x150>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3301      	adds	r3, #1
 800354e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003550:	4a4c      	ldr	r2, [pc, #304]	; (8003684 <xTaskIncrementTick+0x150>)
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d120      	bne.n	800359e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 800355c:	4b4a      	ldr	r3, [pc, #296]	; (8003688 <xTaskIncrementTick+0x154>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00a      	beq.n	800357c <xTaskIncrementTick+0x48>
        __asm volatile
 8003566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800356a:	f383 8811 	msr	BASEPRI, r3
 800356e:	f3bf 8f6f 	isb	sy
 8003572:	f3bf 8f4f 	dsb	sy
 8003576:	603b      	str	r3, [r7, #0]
    }
 8003578:	bf00      	nop
 800357a:	e7fe      	b.n	800357a <xTaskIncrementTick+0x46>
 800357c:	4b42      	ldr	r3, [pc, #264]	; (8003688 <xTaskIncrementTick+0x154>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	4b42      	ldr	r3, [pc, #264]	; (800368c <xTaskIncrementTick+0x158>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a40      	ldr	r2, [pc, #256]	; (8003688 <xTaskIncrementTick+0x154>)
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4a40      	ldr	r2, [pc, #256]	; (800368c <xTaskIncrementTick+0x158>)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	4b3f      	ldr	r3, [pc, #252]	; (8003690 <xTaskIncrementTick+0x15c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	3301      	adds	r3, #1
 8003596:	4a3e      	ldr	r2, [pc, #248]	; (8003690 <xTaskIncrementTick+0x15c>)
 8003598:	6013      	str	r3, [r2, #0]
 800359a:	f000 fac9 	bl	8003b30 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800359e:	4b3d      	ldr	r3, [pc, #244]	; (8003694 <xTaskIncrementTick+0x160>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d34c      	bcc.n	8003642 <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035a8:	4b37      	ldr	r3, [pc, #220]	; (8003688 <xTaskIncrementTick+0x154>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d104      	bne.n	80035bc <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035b2:	4b38      	ldr	r3, [pc, #224]	; (8003694 <xTaskIncrementTick+0x160>)
 80035b4:	f04f 32ff 	mov.w	r2, #4294967295
 80035b8:	601a      	str	r2, [r3, #0]
                    break;
 80035ba:	e042      	b.n	8003642 <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035bc:	4b32      	ldr	r3, [pc, #200]	; (8003688 <xTaskIncrementTick+0x154>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d203      	bcs.n	80035dc <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80035d4:	4a2f      	ldr	r2, [pc, #188]	; (8003694 <xTaskIncrementTick+0x160>)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80035da:	e032      	b.n	8003642 <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	3304      	adds	r3, #4
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fe ff55 	bl	8002490 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d004      	beq.n	80035f8 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	3318      	adds	r3, #24
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fe ff4c 	bl	8002490 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f003 f99c 	bl	8006938 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003604:	2201      	movs	r2, #1
 8003606:	409a      	lsls	r2, r3
 8003608:	4b23      	ldr	r3, [pc, #140]	; (8003698 <xTaskIncrementTick+0x164>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4313      	orrs	r3, r2
 800360e:	4a22      	ldr	r2, [pc, #136]	; (8003698 <xTaskIncrementTick+0x164>)
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003616:	4613      	mov	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4413      	add	r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	4a1f      	ldr	r2, [pc, #124]	; (800369c <xTaskIncrementTick+0x168>)
 8003620:	441a      	add	r2, r3
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	3304      	adds	r3, #4
 8003626:	4619      	mov	r1, r3
 8003628:	4610      	mov	r0, r2
 800362a:	f7fe fed4 	bl	80023d6 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003632:	4b1b      	ldr	r3, [pc, #108]	; (80036a0 <xTaskIncrementTick+0x16c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003638:	429a      	cmp	r2, r3
 800363a:	d3b5      	bcc.n	80035a8 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 800363c:	2301      	movs	r3, #1
 800363e:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003640:	e7b2      	b.n	80035a8 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003642:	4b17      	ldr	r3, [pc, #92]	; (80036a0 <xTaskIncrementTick+0x16c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003648:	4914      	ldr	r1, [pc, #80]	; (800369c <xTaskIncrementTick+0x168>)
 800364a:	4613      	mov	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	4413      	add	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	440b      	add	r3, r1
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d901      	bls.n	800365e <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 800365a:	2301      	movs	r3, #1
 800365c:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800365e:	4b11      	ldr	r3, [pc, #68]	; (80036a4 <xTaskIncrementTick+0x170>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d007      	beq.n	8003676 <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 8003666:	2301      	movs	r3, #1
 8003668:	617b      	str	r3, [r7, #20]
 800366a:	e004      	b.n	8003676 <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800366c:	4b0e      	ldr	r3, [pc, #56]	; (80036a8 <xTaskIncrementTick+0x174>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	3301      	adds	r3, #1
 8003672:	4a0d      	ldr	r2, [pc, #52]	; (80036a8 <xTaskIncrementTick+0x174>)
 8003674:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003676:	697b      	ldr	r3, [r7, #20]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3718      	adds	r7, #24
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	200001bc 	.word	0x200001bc
 8003684:	20000198 	.word	0x20000198
 8003688:	2000014c 	.word	0x2000014c
 800368c:	20000150 	.word	0x20000150
 8003690:	200001ac 	.word	0x200001ac
 8003694:	200001b4 	.word	0x200001b4
 8003698:	2000019c 	.word	0x2000019c
 800369c:	200000c0 	.word	0x200000c0
 80036a0:	200000bc 	.word	0x200000bc
 80036a4:	200001a8 	.word	0x200001a8
 80036a8:	200001a4 	.word	0x200001a4

080036ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b086      	sub	sp, #24
 80036b0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80036b2:	4b2d      	ldr	r3, [pc, #180]	; (8003768 <vTaskSwitchContext+0xbc>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80036ba:	4b2c      	ldr	r3, [pc, #176]	; (800376c <vTaskSwitchContext+0xc0>)
 80036bc:	2201      	movs	r2, #1
 80036be:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80036c0:	e04d      	b.n	800375e <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80036c2:	4b2a      	ldr	r3, [pc, #168]	; (800376c <vTaskSwitchContext+0xc0>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036c8:	4b29      	ldr	r3, [pc, #164]	; (8003770 <vTaskSwitchContext+0xc4>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	fab3 f383 	clz	r3, r3
 80036d4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80036d6:	7afb      	ldrb	r3, [r7, #11]
 80036d8:	f1c3 031f 	rsb	r3, r3, #31
 80036dc:	617b      	str	r3, [r7, #20]
 80036de:	4925      	ldr	r1, [pc, #148]	; (8003774 <vTaskSwitchContext+0xc8>)
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	4613      	mov	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	4413      	add	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	440b      	add	r3, r1
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10a      	bne.n	8003708 <vTaskSwitchContext+0x5c>
        __asm volatile
 80036f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f6:	f383 8811 	msr	BASEPRI, r3
 80036fa:	f3bf 8f6f 	isb	sy
 80036fe:	f3bf 8f4f 	dsb	sy
 8003702:	607b      	str	r3, [r7, #4]
    }
 8003704:	bf00      	nop
 8003706:	e7fe      	b.n	8003706 <vTaskSwitchContext+0x5a>
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	4613      	mov	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	4413      	add	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4a18      	ldr	r2, [pc, #96]	; (8003774 <vTaskSwitchContext+0xc8>)
 8003714:	4413      	add	r3, r2
 8003716:	613b      	str	r3, [r7, #16]
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	605a      	str	r2, [r3, #4]
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	3308      	adds	r3, #8
 800372a:	429a      	cmp	r2, r3
 800372c:	d104      	bne.n	8003738 <vTaskSwitchContext+0x8c>
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	605a      	str	r2, [r3, #4]
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	4a0e      	ldr	r2, [pc, #56]	; (8003778 <vTaskSwitchContext+0xcc>)
 8003740:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003742:	4b0d      	ldr	r3, [pc, #52]	; (8003778 <vTaskSwitchContext+0xcc>)
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	4b0d      	ldr	r3, [pc, #52]	; (800377c <vTaskSwitchContext+0xd0>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d102      	bne.n	8003754 <vTaskSwitchContext+0xa8>
 800374e:	f003 f853 	bl	80067f8 <SEGGER_SYSVIEW_OnIdle>
}
 8003752:	e004      	b.n	800375e <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8003754:	4b08      	ldr	r3, [pc, #32]	; (8003778 <vTaskSwitchContext+0xcc>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4618      	mov	r0, r3
 800375a:	f003 f8ab 	bl	80068b4 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800375e:	bf00      	nop
 8003760:	3718      	adds	r7, #24
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	200001bc 	.word	0x200001bc
 800376c:	200001a8 	.word	0x200001a8
 8003770:	2000019c 	.word	0x2000019c
 8003774:	200000c0 	.word	0x200000c0
 8003778:	200000bc 	.word	0x200000bc
 800377c:	200001b8 	.word	0x200001b8

08003780 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10a      	bne.n	80037a6 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003794:	f383 8811 	msr	BASEPRI, r3
 8003798:	f3bf 8f6f 	isb	sy
 800379c:	f3bf 8f4f 	dsb	sy
 80037a0:	60fb      	str	r3, [r7, #12]
    }
 80037a2:	bf00      	nop
 80037a4:	e7fe      	b.n	80037a4 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80037a6:	4b07      	ldr	r3, [pc, #28]	; (80037c4 <vTaskPlaceOnEventList+0x44>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	3318      	adds	r3, #24
 80037ac:	4619      	mov	r1, r3
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7fe fe35 	bl	800241e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80037b4:	2101      	movs	r1, #1
 80037b6:	6838      	ldr	r0, [r7, #0]
 80037b8:	f000 fa74 	bl	8003ca4 <prvAddCurrentTaskToDelayedList>
}
 80037bc:	bf00      	nop
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	200000bc 	.word	0x200000bc

080037c8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10a      	bne.n	80037f0 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80037da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037de:	f383 8811 	msr	BASEPRI, r3
 80037e2:	f3bf 8f6f 	isb	sy
 80037e6:	f3bf 8f4f 	dsb	sy
 80037ea:	617b      	str	r3, [r7, #20]
    }
 80037ec:	bf00      	nop
 80037ee:	e7fe      	b.n	80037ee <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80037f0:	4b0b      	ldr	r3, [pc, #44]	; (8003820 <vTaskPlaceOnEventListRestricted+0x58>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3318      	adds	r3, #24
 80037f6:	4619      	mov	r1, r3
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f7fe fdec 	bl	80023d6 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d002      	beq.n	800380a <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8003804:	f04f 33ff 	mov.w	r3, #4294967295
 8003808:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800380a:	2024      	movs	r0, #36	; 0x24
 800380c:	f002 faf6 	bl	8005dfc <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	68b8      	ldr	r0, [r7, #8]
 8003814:	f000 fa46 	bl	8003ca4 <prvAddCurrentTaskToDelayedList>
    }
 8003818:	bf00      	nop
 800381a:	3718      	adds	r7, #24
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	200000bc 	.word	0x200000bc

08003824 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d10a      	bne.n	8003850 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 800383a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800383e:	f383 8811 	msr	BASEPRI, r3
 8003842:	f3bf 8f6f 	isb	sy
 8003846:	f3bf 8f4f 	dsb	sy
 800384a:	60fb      	str	r3, [r7, #12]
    }
 800384c:	bf00      	nop
 800384e:	e7fe      	b.n	800384e <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	3318      	adds	r3, #24
 8003854:	4618      	mov	r0, r3
 8003856:	f7fe fe1b 	bl	8002490 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800385a:	4b1f      	ldr	r3, [pc, #124]	; (80038d8 <xTaskRemoveFromEventList+0xb4>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d120      	bne.n	80038a4 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	3304      	adds	r3, #4
 8003866:	4618      	mov	r0, r3
 8003868:	f7fe fe12 	bl	8002490 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	4618      	mov	r0, r3
 8003870:	f003 f862 	bl	8006938 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003878:	2201      	movs	r2, #1
 800387a:	409a      	lsls	r2, r3
 800387c:	4b17      	ldr	r3, [pc, #92]	; (80038dc <xTaskRemoveFromEventList+0xb8>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4313      	orrs	r3, r2
 8003882:	4a16      	ldr	r2, [pc, #88]	; (80038dc <xTaskRemoveFromEventList+0xb8>)
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800388a:	4613      	mov	r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	4413      	add	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4a13      	ldr	r2, [pc, #76]	; (80038e0 <xTaskRemoveFromEventList+0xbc>)
 8003894:	441a      	add	r2, r3
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	3304      	adds	r3, #4
 800389a:	4619      	mov	r1, r3
 800389c:	4610      	mov	r0, r2
 800389e:	f7fe fd9a 	bl	80023d6 <vListInsertEnd>
 80038a2:	e005      	b.n	80038b0 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	3318      	adds	r3, #24
 80038a8:	4619      	mov	r1, r3
 80038aa:	480e      	ldr	r0, [pc, #56]	; (80038e4 <xTaskRemoveFromEventList+0xc0>)
 80038ac:	f7fe fd93 	bl	80023d6 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038b4:	4b0c      	ldr	r3, [pc, #48]	; (80038e8 <xTaskRemoveFromEventList+0xc4>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d905      	bls.n	80038ca <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80038be:	2301      	movs	r3, #1
 80038c0:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80038c2:	4b0a      	ldr	r3, [pc, #40]	; (80038ec <xTaskRemoveFromEventList+0xc8>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	e001      	b.n	80038ce <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80038ce:	697b      	ldr	r3, [r7, #20]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	200001bc 	.word	0x200001bc
 80038dc:	2000019c 	.word	0x2000019c
 80038e0:	200000c0 	.word	0x200000c0
 80038e4:	20000154 	.word	0x20000154
 80038e8:	200000bc 	.word	0x200000bc
 80038ec:	200001a8 	.word	0x200001a8

080038f0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80038f8:	4b06      	ldr	r3, [pc, #24]	; (8003914 <vTaskInternalSetTimeOutState+0x24>)
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003900:	4b05      	ldr	r3, [pc, #20]	; (8003918 <vTaskInternalSetTimeOutState+0x28>)
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	605a      	str	r2, [r3, #4]
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	200001ac 	.word	0x200001ac
 8003918:	20000198 	.word	0x20000198

0800391c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b088      	sub	sp, #32
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d10a      	bne.n	8003942 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800392c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003930:	f383 8811 	msr	BASEPRI, r3
 8003934:	f3bf 8f6f 	isb	sy
 8003938:	f3bf 8f4f 	dsb	sy
 800393c:	613b      	str	r3, [r7, #16]
    }
 800393e:	bf00      	nop
 8003940:	e7fe      	b.n	8003940 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d10a      	bne.n	800395e <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800394c:	f383 8811 	msr	BASEPRI, r3
 8003950:	f3bf 8f6f 	isb	sy
 8003954:	f3bf 8f4f 	dsb	sy
 8003958:	60fb      	str	r3, [r7, #12]
    }
 800395a:	bf00      	nop
 800395c:	e7fe      	b.n	800395c <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800395e:	f000 fed9 	bl	8004714 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003962:	4b1f      	ldr	r3, [pc, #124]	; (80039e0 <xTaskCheckForTimeOut+0xc4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397a:	d102      	bne.n	8003982 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800397c:	2300      	movs	r3, #0
 800397e:	61fb      	str	r3, [r7, #28]
 8003980:	e026      	b.n	80039d0 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	4b17      	ldr	r3, [pc, #92]	; (80039e4 <xTaskCheckForTimeOut+0xc8>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d00a      	beq.n	80039a4 <xTaskCheckForTimeOut+0x88>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	429a      	cmp	r2, r3
 8003996:	d305      	bcc.n	80039a4 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003998:	2301      	movs	r3, #1
 800399a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	2200      	movs	r2, #0
 80039a0:	601a      	str	r2, [r3, #0]
 80039a2:	e015      	b.n	80039d0 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d20b      	bcs.n	80039c6 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	1ad2      	subs	r2, r2, r3
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7ff ff98 	bl	80038f0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80039c0:	2300      	movs	r3, #0
 80039c2:	61fb      	str	r3, [r7, #28]
 80039c4:	e004      	b.n	80039d0 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80039cc:	2301      	movs	r3, #1
 80039ce:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80039d0:	f000 fed0 	bl	8004774 <vPortExitCritical>

    return xReturn;
 80039d4:	69fb      	ldr	r3, [r7, #28]
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3720      	adds	r7, #32
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20000198 	.word	0x20000198
 80039e4:	200001ac 	.word	0x200001ac

080039e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80039ec:	4b03      	ldr	r3, [pc, #12]	; (80039fc <vTaskMissedYield+0x14>)
 80039ee:	2201      	movs	r2, #1
 80039f0:	601a      	str	r2, [r3, #0]
}
 80039f2:	bf00      	nop
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr
 80039fc:	200001a8 	.word	0x200001a8

08003a00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003a08:	f000 f854 	bl	8003ab4 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003a0c:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <prvIdleTask+0x2c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d907      	bls.n	8003a24 <prvIdleTask+0x24>
                {
                    taskYIELD();
 8003a14:	4b06      	ldr	r3, [pc, #24]	; (8003a30 <prvIdleTask+0x30>)
 8003a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	f3bf 8f4f 	dsb	sy
 8003a20:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 8003a24:	f7fd f906 	bl	8000c34 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8003a28:	e7ee      	b.n	8003a08 <prvIdleTask+0x8>
 8003a2a:	bf00      	nop
 8003a2c:	200000c0 	.word	0x200000c0
 8003a30:	e000ed04 	.word	0xe000ed04

08003a34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	607b      	str	r3, [r7, #4]
 8003a3e:	e00c      	b.n	8003a5a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	4613      	mov	r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	4413      	add	r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4a12      	ldr	r2, [pc, #72]	; (8003a94 <prvInitialiseTaskLists+0x60>)
 8003a4c:	4413      	add	r3, r2
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fe fc94 	bl	800237c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	3301      	adds	r3, #1
 8003a58:	607b      	str	r3, [r7, #4]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d9ef      	bls.n	8003a40 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003a60:	480d      	ldr	r0, [pc, #52]	; (8003a98 <prvInitialiseTaskLists+0x64>)
 8003a62:	f7fe fc8b 	bl	800237c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003a66:	480d      	ldr	r0, [pc, #52]	; (8003a9c <prvInitialiseTaskLists+0x68>)
 8003a68:	f7fe fc88 	bl	800237c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003a6c:	480c      	ldr	r0, [pc, #48]	; (8003aa0 <prvInitialiseTaskLists+0x6c>)
 8003a6e:	f7fe fc85 	bl	800237c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003a72:	480c      	ldr	r0, [pc, #48]	; (8003aa4 <prvInitialiseTaskLists+0x70>)
 8003a74:	f7fe fc82 	bl	800237c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003a78:	480b      	ldr	r0, [pc, #44]	; (8003aa8 <prvInitialiseTaskLists+0x74>)
 8003a7a:	f7fe fc7f 	bl	800237c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003a7e:	4b0b      	ldr	r3, [pc, #44]	; (8003aac <prvInitialiseTaskLists+0x78>)
 8003a80:	4a05      	ldr	r2, [pc, #20]	; (8003a98 <prvInitialiseTaskLists+0x64>)
 8003a82:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a84:	4b0a      	ldr	r3, [pc, #40]	; (8003ab0 <prvInitialiseTaskLists+0x7c>)
 8003a86:	4a05      	ldr	r2, [pc, #20]	; (8003a9c <prvInitialiseTaskLists+0x68>)
 8003a88:	601a      	str	r2, [r3, #0]
}
 8003a8a:	bf00      	nop
 8003a8c:	3708      	adds	r7, #8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	200000c0 	.word	0x200000c0
 8003a98:	20000124 	.word	0x20000124
 8003a9c:	20000138 	.word	0x20000138
 8003aa0:	20000154 	.word	0x20000154
 8003aa4:	20000168 	.word	0x20000168
 8003aa8:	20000180 	.word	0x20000180
 8003aac:	2000014c 	.word	0x2000014c
 8003ab0:	20000150 	.word	0x20000150

08003ab4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003aba:	e019      	b.n	8003af0 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003abc:	f000 fe2a 	bl	8004714 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ac0:	4b10      	ldr	r3, [pc, #64]	; (8003b04 <prvCheckTasksWaitingTermination+0x50>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3304      	adds	r3, #4
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7fe fcdf 	bl	8002490 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003ad2:	4b0d      	ldr	r3, [pc, #52]	; (8003b08 <prvCheckTasksWaitingTermination+0x54>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	4a0b      	ldr	r2, [pc, #44]	; (8003b08 <prvCheckTasksWaitingTermination+0x54>)
 8003ada:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003adc:	4b0b      	ldr	r3, [pc, #44]	; (8003b0c <prvCheckTasksWaitingTermination+0x58>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	4a0a      	ldr	r2, [pc, #40]	; (8003b0c <prvCheckTasksWaitingTermination+0x58>)
 8003ae4:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003ae6:	f000 fe45 	bl	8004774 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 f810 	bl	8003b10 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003af0:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <prvCheckTasksWaitingTermination+0x58>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1e1      	bne.n	8003abc <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003af8:	bf00      	nop
 8003afa:	bf00      	nop
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	20000168 	.word	0x20000168
 8003b08:	20000194 	.word	0x20000194
 8003b0c:	2000017c 	.word	0x2000017c

08003b10 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f001 f805 	bl	8004b2c <vPortFree>
                vPortFree( pxTCB );
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f001 f802 	bl	8004b2c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003b28:	bf00      	nop
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b34:	4b0a      	ldr	r3, [pc, #40]	; (8003b60 <prvResetNextTaskUnblockTime+0x30>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d104      	bne.n	8003b48 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003b3e:	4b09      	ldr	r3, [pc, #36]	; (8003b64 <prvResetNextTaskUnblockTime+0x34>)
 8003b40:	f04f 32ff 	mov.w	r2, #4294967295
 8003b44:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003b46:	e005      	b.n	8003b54 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b48:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <prvResetNextTaskUnblockTime+0x30>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a04      	ldr	r2, [pc, #16]	; (8003b64 <prvResetNextTaskUnblockTime+0x34>)
 8003b52:	6013      	str	r3, [r2, #0]
}
 8003b54:	bf00      	nop
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	2000014c 	.word	0x2000014c
 8003b64:	200001b4 	.word	0x200001b4

08003b68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003b6e:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <xTaskGetSchedulerState+0x34>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d102      	bne.n	8003b7c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003b76:	2301      	movs	r3, #1
 8003b78:	607b      	str	r3, [r7, #4]
 8003b7a:	e008      	b.n	8003b8e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b7c:	4b08      	ldr	r3, [pc, #32]	; (8003ba0 <xTaskGetSchedulerState+0x38>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003b84:	2302      	movs	r3, #2
 8003b86:	607b      	str	r3, [r7, #4]
 8003b88:	e001      	b.n	8003b8e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003b8e:	687b      	ldr	r3, [r7, #4]
    }
 8003b90:	4618      	mov	r0, r3
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	200001a0 	.word	0x200001a0
 8003ba0:	200001bc 	.word	0x200001bc

08003ba4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d068      	beq.n	8003c8c <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003bba:	4b37      	ldr	r3, [pc, #220]	; (8003c98 <xTaskPriorityDisinherit+0xf4>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d00a      	beq.n	8003bda <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bc8:	f383 8811 	msr	BASEPRI, r3
 8003bcc:	f3bf 8f6f 	isb	sy
 8003bd0:	f3bf 8f4f 	dsb	sy
 8003bd4:	60fb      	str	r3, [r7, #12]
    }
 8003bd6:	bf00      	nop
 8003bd8:	e7fe      	b.n	8003bd8 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10a      	bne.n	8003bf8 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be6:	f383 8811 	msr	BASEPRI, r3
 8003bea:	f3bf 8f6f 	isb	sy
 8003bee:	f3bf 8f4f 	dsb	sy
 8003bf2:	60bb      	str	r3, [r7, #8]
    }
 8003bf4:	bf00      	nop
 8003bf6:	e7fe      	b.n	8003bf6 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bfc:	1e5a      	subs	r2, r3, #1
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d03e      	beq.n	8003c8c <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d13a      	bne.n	8003c8c <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	3304      	adds	r3, #4
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7fe fc38 	bl	8002490 <uxListRemove>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10a      	bne.n	8003c3c <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	43da      	mvns	r2, r3
 8003c32:	4b1a      	ldr	r3, [pc, #104]	; (8003c9c <xTaskPriorityDisinherit+0xf8>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4013      	ands	r3, r2
 8003c38:	4a18      	ldr	r2, [pc, #96]	; (8003c9c <xTaskPriorityDisinherit+0xf8>)
 8003c3a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4619      	mov	r1, r3
 8003c40:	204a      	movs	r0, #74	; 0x4a
 8003c42:	f002 f8f9 	bl	8005e38 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c52:	f1c3 0205 	rsb	r2, r3, #5
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5e:	2201      	movs	r2, #1
 8003c60:	409a      	lsls	r2, r3
 8003c62:	4b0e      	ldr	r3, [pc, #56]	; (8003c9c <xTaskPriorityDisinherit+0xf8>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	4a0c      	ldr	r2, [pc, #48]	; (8003c9c <xTaskPriorityDisinherit+0xf8>)
 8003c6a:	6013      	str	r3, [r2, #0]
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c70:	4613      	mov	r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	4413      	add	r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	4a09      	ldr	r2, [pc, #36]	; (8003ca0 <xTaskPriorityDisinherit+0xfc>)
 8003c7a:	441a      	add	r2, r3
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	3304      	adds	r3, #4
 8003c80:	4619      	mov	r1, r3
 8003c82:	4610      	mov	r0, r2
 8003c84:	f7fe fba7 	bl	80023d6 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003c8c:	697b      	ldr	r3, [r7, #20]
    }
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3718      	adds	r7, #24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	200000bc 	.word	0x200000bc
 8003c9c:	2000019c 	.word	0x2000019c
 8003ca0:	200000c0 	.word	0x200000c0

08003ca4 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003cae:	4b32      	ldr	r3, [pc, #200]	; (8003d78 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003cb4:	4b31      	ldr	r3, [pc, #196]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	3304      	adds	r3, #4
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7fe fbe8 	bl	8002490 <uxListRemove>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10b      	bne.n	8003cde <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003cc6:	4b2d      	ldr	r3, [pc, #180]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	2201      	movs	r2, #1
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	43da      	mvns	r2, r3
 8003cd4:	4b2a      	ldr	r3, [pc, #168]	; (8003d80 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4013      	ands	r3, r2
 8003cda:	4a29      	ldr	r2, [pc, #164]	; (8003d80 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003cdc:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce4:	d110      	bne.n	8003d08 <prvAddCurrentTaskToDelayedList+0x64>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00d      	beq.n	8003d08 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003cec:	4b23      	ldr	r3, [pc, #140]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	211b      	movs	r1, #27
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f002 fe62 	bl	80069bc <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003cf8:	4b20      	ldr	r3, [pc, #128]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	4619      	mov	r1, r3
 8003d00:	4820      	ldr	r0, [pc, #128]	; (8003d84 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003d02:	f7fe fb68 	bl	80023d6 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003d06:	e032      	b.n	8003d6e <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003d10:	4b1a      	ldr	r3, [pc, #104]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d20f      	bcs.n	8003d40 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003d20:	4b16      	ldr	r3, [pc, #88]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2104      	movs	r1, #4
 8003d26:	4618      	mov	r0, r3
 8003d28:	f002 fe48 	bl	80069bc <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d2c:	4b16      	ldr	r3, [pc, #88]	; (8003d88 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	3304      	adds	r3, #4
 8003d36:	4619      	mov	r1, r3
 8003d38:	4610      	mov	r0, r2
 8003d3a:	f7fe fb70 	bl	800241e <vListInsert>
}
 8003d3e:	e016      	b.n	8003d6e <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003d40:	4b0e      	ldr	r3, [pc, #56]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2104      	movs	r1, #4
 8003d46:	4618      	mov	r0, r3
 8003d48:	f002 fe38 	bl	80069bc <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d4c:	4b0f      	ldr	r3, [pc, #60]	; (8003d8c <prvAddCurrentTaskToDelayedList+0xe8>)
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	4b0a      	ldr	r3, [pc, #40]	; (8003d7c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	3304      	adds	r3, #4
 8003d56:	4619      	mov	r1, r3
 8003d58:	4610      	mov	r0, r2
 8003d5a:	f7fe fb60 	bl	800241e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003d5e:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <prvAddCurrentTaskToDelayedList+0xec>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d202      	bcs.n	8003d6e <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003d68:	4a09      	ldr	r2, [pc, #36]	; (8003d90 <prvAddCurrentTaskToDelayedList+0xec>)
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	6013      	str	r3, [r2, #0]
}
 8003d6e:	bf00      	nop
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	20000198 	.word	0x20000198
 8003d7c:	200000bc 	.word	0x200000bc
 8003d80:	2000019c 	.word	0x2000019c
 8003d84:	20000180 	.word	0x20000180
 8003d88:	20000150 	.word	0x20000150
 8003d8c:	2000014c 	.word	0x2000014c
 8003d90:	200001b4 	.word	0x200001b4

08003d94 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003d9e:	f000 fad5 	bl	800434c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003da2:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <xTimerCreateTimerTask+0x54>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00b      	beq.n	8003dc2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003daa:	4b10      	ldr	r3, [pc, #64]	; (8003dec <xTimerCreateTimerTask+0x58>)
 8003dac:	9301      	str	r3, [sp, #4]
 8003dae:	2302      	movs	r3, #2
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	2300      	movs	r3, #0
 8003db4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003db8:	490d      	ldr	r1, [pc, #52]	; (8003df0 <xTimerCreateTimerTask+0x5c>)
 8003dba:	480e      	ldr	r0, [pc, #56]	; (8003df4 <xTimerCreateTimerTask+0x60>)
 8003dbc:	f7ff f8ec 	bl	8002f98 <xTaskCreate>
 8003dc0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d10a      	bne.n	8003dde <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dcc:	f383 8811 	msr	BASEPRI, r3
 8003dd0:	f3bf 8f6f 	isb	sy
 8003dd4:	f3bf 8f4f 	dsb	sy
 8003dd8:	603b      	str	r3, [r7, #0]
    }
 8003dda:	bf00      	nop
 8003ddc:	e7fe      	b.n	8003ddc <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003dde:	687b      	ldr	r3, [r7, #4]
    }
 8003de0:	4618      	mov	r0, r3
 8003de2:	3708      	adds	r7, #8
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	200001f0 	.word	0x200001f0
 8003dec:	200001f4 	.word	0x200001f4
 8003df0:	080070a8 	.word	0x080070a8
 8003df4:	08003f2d 	.word	0x08003f2d

08003df8 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08a      	sub	sp, #40	; 0x28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
 8003e04:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003e06:	2300      	movs	r3, #0
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10a      	bne.n	8003e26 <xTimerGenericCommand+0x2e>
        __asm volatile
 8003e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e14:	f383 8811 	msr	BASEPRI, r3
 8003e18:	f3bf 8f6f 	isb	sy
 8003e1c:	f3bf 8f4f 	dsb	sy
 8003e20:	623b      	str	r3, [r7, #32]
    }
 8003e22:	bf00      	nop
 8003e24:	e7fe      	b.n	8003e24 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003e26:	4b1a      	ldr	r3, [pc, #104]	; (8003e90 <xTimerGenericCommand+0x98>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d02a      	beq.n	8003e84 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	2b05      	cmp	r3, #5
 8003e3e:	dc18      	bgt.n	8003e72 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003e40:	f7ff fe92 	bl	8003b68 <xTaskGetSchedulerState>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d109      	bne.n	8003e5e <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003e4a:	4b11      	ldr	r3, [pc, #68]	; (8003e90 <xTimerGenericCommand+0x98>)
 8003e4c:	6818      	ldr	r0, [r3, #0]
 8003e4e:	f107 0114 	add.w	r1, r7, #20
 8003e52:	2300      	movs	r3, #0
 8003e54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e56:	f7fe fc35 	bl	80026c4 <xQueueGenericSend>
 8003e5a:	6278      	str	r0, [r7, #36]	; 0x24
 8003e5c:	e012      	b.n	8003e84 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003e5e:	4b0c      	ldr	r3, [pc, #48]	; (8003e90 <xTimerGenericCommand+0x98>)
 8003e60:	6818      	ldr	r0, [r3, #0]
 8003e62:	f107 0114 	add.w	r1, r7, #20
 8003e66:	2300      	movs	r3, #0
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f7fe fc2b 	bl	80026c4 <xQueueGenericSend>
 8003e6e:	6278      	str	r0, [r7, #36]	; 0x24
 8003e70:	e008      	b.n	8003e84 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003e72:	4b07      	ldr	r3, [pc, #28]	; (8003e90 <xTimerGenericCommand+0x98>)
 8003e74:	6818      	ldr	r0, [r3, #0]
 8003e76:	f107 0114 	add.w	r1, r7, #20
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	f7fe fd47 	bl	8002910 <xQueueGenericSendFromISR>
 8003e82:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003e86:	4618      	mov	r0, r3
 8003e88:	3728      	adds	r7, #40	; 0x28
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	200001f0 	.word	0x200001f0

08003e94 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b088      	sub	sp, #32
 8003e98:	af02      	add	r7, sp, #8
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e9e:	4b22      	ldr	r3, [pc, #136]	; (8003f28 <prvProcessExpiredTimer+0x94>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	3304      	adds	r3, #4
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7fe faef 	bl	8002490 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d022      	beq.n	8003f06 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	699a      	ldr	r2, [r3, #24]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	18d1      	adds	r1, r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	6978      	ldr	r0, [r7, #20]
 8003ece:	f000 f8d1 	bl	8004074 <prvInsertTimerInActiveList>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d01f      	beq.n	8003f18 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ed8:	2300      	movs	r3, #0
 8003eda:	9300      	str	r3, [sp, #0]
 8003edc:	2300      	movs	r3, #0
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	2100      	movs	r1, #0
 8003ee2:	6978      	ldr	r0, [r7, #20]
 8003ee4:	f7ff ff88 	bl	8003df8 <xTimerGenericCommand>
 8003ee8:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d113      	bne.n	8003f18 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef4:	f383 8811 	msr	BASEPRI, r3
 8003ef8:	f3bf 8f6f 	isb	sy
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	60fb      	str	r3, [r7, #12]
    }
 8003f02:	bf00      	nop
 8003f04:	e7fe      	b.n	8003f04 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f0c:	f023 0301 	bic.w	r3, r3, #1
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	6978      	ldr	r0, [r7, #20]
 8003f1e:	4798      	blx	r3
    }
 8003f20:	bf00      	nop
 8003f22:	3718      	adds	r7, #24
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	200001e8 	.word	0x200001e8

08003f2c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003f34:	f107 0308 	add.w	r3, r7, #8
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 f857 	bl	8003fec <prvGetNextExpireTime>
 8003f3e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	4619      	mov	r1, r3
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f803 	bl	8003f50 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003f4a:	f000 f8d5 	bl	80040f8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003f4e:	e7f1      	b.n	8003f34 <prvTimerTask+0x8>

08003f50 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003f5a:	f7ff fa1b 	bl	8003394 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003f5e:	f107 0308 	add.w	r3, r7, #8
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 f866 	bl	8004034 <prvSampleTimeNow>
 8003f68:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d130      	bne.n	8003fd2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10a      	bne.n	8003f8c <prvProcessTimerOrBlockTask+0x3c>
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d806      	bhi.n	8003f8c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003f7e:	f7ff fa17 	bl	80033b0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003f82:	68f9      	ldr	r1, [r7, #12]
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7ff ff85 	bl	8003e94 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003f8a:	e024      	b.n	8003fd6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d008      	beq.n	8003fa4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003f92:	4b13      	ldr	r3, [pc, #76]	; (8003fe0 <prvProcessTimerOrBlockTask+0x90>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <prvProcessTimerOrBlockTask+0x50>
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e000      	b.n	8003fa2 <prvProcessTimerOrBlockTask+0x52>
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003fa4:	4b0f      	ldr	r3, [pc, #60]	; (8003fe4 <prvProcessTimerOrBlockTask+0x94>)
 8003fa6:	6818      	ldr	r0, [r3, #0]
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	f7fe ffbd 	bl	8002f30 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003fb6:	f7ff f9fb 	bl	80033b0 <xTaskResumeAll>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10a      	bne.n	8003fd6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003fc0:	4b09      	ldr	r3, [pc, #36]	; (8003fe8 <prvProcessTimerOrBlockTask+0x98>)
 8003fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	f3bf 8f6f 	isb	sy
    }
 8003fd0:	e001      	b.n	8003fd6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003fd2:	f7ff f9ed 	bl	80033b0 <xTaskResumeAll>
    }
 8003fd6:	bf00      	nop
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	200001ec 	.word	0x200001ec
 8003fe4:	200001f0 	.word	0x200001f0
 8003fe8:	e000ed04 	.word	0xe000ed04

08003fec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003ff4:	4b0e      	ldr	r3, [pc, #56]	; (8004030 <prvGetNextExpireTime+0x44>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <prvGetNextExpireTime+0x16>
 8003ffe:	2201      	movs	r2, #1
 8004000:	e000      	b.n	8004004 <prvGetNextExpireTime+0x18>
 8004002:	2200      	movs	r2, #0
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d105      	bne.n	800401c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004010:	4b07      	ldr	r3, [pc, #28]	; (8004030 <prvGetNextExpireTime+0x44>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60fb      	str	r3, [r7, #12]
 800401a:	e001      	b.n	8004020 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800401c:	2300      	movs	r3, #0
 800401e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004020:	68fb      	ldr	r3, [r7, #12]
    }
 8004022:	4618      	mov	r0, r3
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	200001e8 	.word	0x200001e8

08004034 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800403c:	f7ff fa58 	bl	80034f0 <xTaskGetTickCount>
 8004040:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004042:	4b0b      	ldr	r3, [pc, #44]	; (8004070 <prvSampleTimeNow+0x3c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	429a      	cmp	r2, r3
 800404a:	d205      	bcs.n	8004058 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800404c:	f000 f91a 	bl	8004284 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	e002      	b.n	800405e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800405e:	4a04      	ldr	r2, [pc, #16]	; (8004070 <prvSampleTimeNow+0x3c>)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004064:	68fb      	ldr	r3, [r7, #12]
    }
 8004066:	4618      	mov	r0, r3
 8004068:	3710      	adds	r7, #16
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	200001f8 	.word	0x200001f8

08004074 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
 8004080:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	429a      	cmp	r2, r3
 8004098:	d812      	bhi.n	80040c0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	1ad2      	subs	r2, r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d302      	bcc.n	80040ae <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80040a8:	2301      	movs	r3, #1
 80040aa:	617b      	str	r3, [r7, #20]
 80040ac:	e01b      	b.n	80040e6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80040ae:	4b10      	ldr	r3, [pc, #64]	; (80040f0 <prvInsertTimerInActiveList+0x7c>)
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	3304      	adds	r3, #4
 80040b6:	4619      	mov	r1, r3
 80040b8:	4610      	mov	r0, r2
 80040ba:	f7fe f9b0 	bl	800241e <vListInsert>
 80040be:	e012      	b.n	80040e6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d206      	bcs.n	80040d6 <prvInsertTimerInActiveList+0x62>
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d302      	bcc.n	80040d6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80040d0:	2301      	movs	r3, #1
 80040d2:	617b      	str	r3, [r7, #20]
 80040d4:	e007      	b.n	80040e6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80040d6:	4b07      	ldr	r3, [pc, #28]	; (80040f4 <prvInsertTimerInActiveList+0x80>)
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	3304      	adds	r3, #4
 80040de:	4619      	mov	r1, r3
 80040e0:	4610      	mov	r0, r2
 80040e2:	f7fe f99c 	bl	800241e <vListInsert>
            }
        }

        return xProcessTimerNow;
 80040e6:	697b      	ldr	r3, [r7, #20]
    }
 80040e8:	4618      	mov	r0, r3
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	200001ec 	.word	0x200001ec
 80040f4:	200001e8 	.word	0x200001e8

080040f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b08c      	sub	sp, #48	; 0x30
 80040fc:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80040fe:	e0ae      	b.n	800425e <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	2b00      	cmp	r3, #0
 8004104:	f2c0 80aa 	blt.w	800425c <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800410c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d004      	beq.n	800411e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004116:	3304      	adds	r3, #4
 8004118:	4618      	mov	r0, r3
 800411a:	f7fe f9b9 	bl	8002490 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800411e:	1d3b      	adds	r3, r7, #4
 8004120:	4618      	mov	r0, r3
 8004122:	f7ff ff87 	bl	8004034 <prvSampleTimeNow>
 8004126:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	2b09      	cmp	r3, #9
 800412c:	f200 8097 	bhi.w	800425e <prvProcessReceivedCommands+0x166>
 8004130:	a201      	add	r2, pc, #4	; (adr r2, 8004138 <prvProcessReceivedCommands+0x40>)
 8004132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004136:	bf00      	nop
 8004138:	08004161 	.word	0x08004161
 800413c:	08004161 	.word	0x08004161
 8004140:	08004161 	.word	0x08004161
 8004144:	080041d5 	.word	0x080041d5
 8004148:	080041e9 	.word	0x080041e9
 800414c:	08004233 	.word	0x08004233
 8004150:	08004161 	.word	0x08004161
 8004154:	08004161 	.word	0x08004161
 8004158:	080041d5 	.word	0x080041d5
 800415c:	080041e9 	.word	0x080041e9
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004166:	f043 0301 	orr.w	r3, r3, #1
 800416a:	b2da      	uxtb	r2, r3
 800416c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	18d1      	adds	r1, r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6a3a      	ldr	r2, [r7, #32]
 800417e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004180:	f7ff ff78 	bl	8004074 <prvInsertTimerInActiveList>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d069      	beq.n	800425e <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	6a1b      	ldr	r3, [r3, #32]
 800418e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004190:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004194:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004198:	f003 0304 	and.w	r3, r3, #4
 800419c:	2b00      	cmp	r3, #0
 800419e:	d05e      	beq.n	800425e <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	441a      	add	r2, r3
 80041a8:	2300      	movs	r3, #0
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	2300      	movs	r3, #0
 80041ae:	2100      	movs	r1, #0
 80041b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80041b2:	f7ff fe21 	bl	8003df8 <xTimerGenericCommand>
 80041b6:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d14f      	bne.n	800425e <prvProcessReceivedCommands+0x166>
        __asm volatile
 80041be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c2:	f383 8811 	msr	BASEPRI, r3
 80041c6:	f3bf 8f6f 	isb	sy
 80041ca:	f3bf 8f4f 	dsb	sy
 80041ce:	61bb      	str	r3, [r7, #24]
    }
 80041d0:	bf00      	nop
 80041d2:	e7fe      	b.n	80041d2 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80041d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041da:	f023 0301 	bic.w	r3, r3, #1
 80041de:	b2da      	uxtb	r2, r3
 80041e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80041e6:	e03a      	b.n	800425e <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80041e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10a      	bne.n	800421e <prvProcessReceivedCommands+0x126>
        __asm volatile
 8004208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420c:	f383 8811 	msr	BASEPRI, r3
 8004210:	f3bf 8f6f 	isb	sy
 8004214:	f3bf 8f4f 	dsb	sy
 8004218:	617b      	str	r3, [r7, #20]
    }
 800421a:	bf00      	nop
 800421c:	e7fe      	b.n	800421c <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800421e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004220:	699a      	ldr	r2, [r3, #24]
 8004222:	6a3b      	ldr	r3, [r7, #32]
 8004224:	18d1      	adds	r1, r2, r3
 8004226:	6a3b      	ldr	r3, [r7, #32]
 8004228:	6a3a      	ldr	r2, [r7, #32]
 800422a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800422c:	f7ff ff22 	bl	8004074 <prvInsertTimerInActiveList>
                        break;
 8004230:	e015      	b.n	800425e <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004234:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d103      	bne.n	8004248 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8004240:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004242:	f000 fc73 	bl	8004b2c <vPortFree>
 8004246:	e00a      	b.n	800425e <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800424e:	f023 0301 	bic.w	r3, r3, #1
 8004252:	b2da      	uxtb	r2, r3
 8004254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004256:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800425a:	e000      	b.n	800425e <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800425c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800425e:	4b08      	ldr	r3, [pc, #32]	; (8004280 <prvProcessReceivedCommands+0x188>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f107 0108 	add.w	r1, r7, #8
 8004266:	2200      	movs	r2, #0
 8004268:	4618      	mov	r0, r3
 800426a:	f7fe fc0f 	bl	8002a8c <xQueueReceive>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	f47f af45 	bne.w	8004100 <prvProcessReceivedCommands+0x8>
        }
    }
 8004276:	bf00      	nop
 8004278:	bf00      	nop
 800427a:	3728      	adds	r7, #40	; 0x28
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	200001f0 	.word	0x200001f0

08004284 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004284:	b580      	push	{r7, lr}
 8004286:	b088      	sub	sp, #32
 8004288:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800428a:	e048      	b.n	800431e <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800428c:	4b2d      	ldr	r3, [pc, #180]	; (8004344 <prvSwitchTimerLists+0xc0>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004296:	4b2b      	ldr	r3, [pc, #172]	; (8004344 <prvSwitchTimerLists+0xc0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	3304      	adds	r3, #4
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7fe f8f3 	bl	8002490 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042b8:	f003 0304 	and.w	r3, r3, #4
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d02e      	beq.n	800431e <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	4413      	add	r3, r2
 80042c8:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80042ca:	68ba      	ldr	r2, [r7, #8]
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d90e      	bls.n	80042f0 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	68ba      	ldr	r2, [r7, #8]
 80042d6:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80042de:	4b19      	ldr	r3, [pc, #100]	; (8004344 <prvSwitchTimerLists+0xc0>)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	3304      	adds	r3, #4
 80042e6:	4619      	mov	r1, r3
 80042e8:	4610      	mov	r0, r2
 80042ea:	f7fe f898 	bl	800241e <vListInsert>
 80042ee:	e016      	b.n	800431e <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80042f0:	2300      	movs	r3, #0
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	2300      	movs	r3, #0
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	2100      	movs	r1, #0
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f7ff fd7c 	bl	8003df8 <xTimerGenericCommand>
 8004300:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d10a      	bne.n	800431e <prvSwitchTimerLists+0x9a>
        __asm volatile
 8004308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800430c:	f383 8811 	msr	BASEPRI, r3
 8004310:	f3bf 8f6f 	isb	sy
 8004314:	f3bf 8f4f 	dsb	sy
 8004318:	603b      	str	r3, [r7, #0]
    }
 800431a:	bf00      	nop
 800431c:	e7fe      	b.n	800431c <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800431e:	4b09      	ldr	r3, [pc, #36]	; (8004344 <prvSwitchTimerLists+0xc0>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1b1      	bne.n	800428c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8004328:	4b06      	ldr	r3, [pc, #24]	; (8004344 <prvSwitchTimerLists+0xc0>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800432e:	4b06      	ldr	r3, [pc, #24]	; (8004348 <prvSwitchTimerLists+0xc4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a04      	ldr	r2, [pc, #16]	; (8004344 <prvSwitchTimerLists+0xc0>)
 8004334:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004336:	4a04      	ldr	r2, [pc, #16]	; (8004348 <prvSwitchTimerLists+0xc4>)
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	6013      	str	r3, [r2, #0]
    }
 800433c:	bf00      	nop
 800433e:	3718      	adds	r7, #24
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	200001e8 	.word	0x200001e8
 8004348:	200001ec 	.word	0x200001ec

0800434c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800434c:	b580      	push	{r7, lr}
 800434e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004350:	f000 f9e0 	bl	8004714 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004354:	4b12      	ldr	r3, [pc, #72]	; (80043a0 <prvCheckForValidListAndQueue+0x54>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d11d      	bne.n	8004398 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800435c:	4811      	ldr	r0, [pc, #68]	; (80043a4 <prvCheckForValidListAndQueue+0x58>)
 800435e:	f7fe f80d 	bl	800237c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004362:	4811      	ldr	r0, [pc, #68]	; (80043a8 <prvCheckForValidListAndQueue+0x5c>)
 8004364:	f7fe f80a 	bl	800237c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004368:	4b10      	ldr	r3, [pc, #64]	; (80043ac <prvCheckForValidListAndQueue+0x60>)
 800436a:	4a0e      	ldr	r2, [pc, #56]	; (80043a4 <prvCheckForValidListAndQueue+0x58>)
 800436c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800436e:	4b10      	ldr	r3, [pc, #64]	; (80043b0 <prvCheckForValidListAndQueue+0x64>)
 8004370:	4a0d      	ldr	r2, [pc, #52]	; (80043a8 <prvCheckForValidListAndQueue+0x5c>)
 8004372:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004374:	2200      	movs	r2, #0
 8004376:	210c      	movs	r1, #12
 8004378:	200a      	movs	r0, #10
 800437a:	f7fe f91b 	bl	80025b4 <xQueueGenericCreate>
 800437e:	4603      	mov	r3, r0
 8004380:	4a07      	ldr	r2, [pc, #28]	; (80043a0 <prvCheckForValidListAndQueue+0x54>)
 8004382:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004384:	4b06      	ldr	r3, [pc, #24]	; (80043a0 <prvCheckForValidListAndQueue+0x54>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d005      	beq.n	8004398 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800438c:	4b04      	ldr	r3, [pc, #16]	; (80043a0 <prvCheckForValidListAndQueue+0x54>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4908      	ldr	r1, [pc, #32]	; (80043b4 <prvCheckForValidListAndQueue+0x68>)
 8004392:	4618      	mov	r0, r3
 8004394:	f7fe fd9a 	bl	8002ecc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004398:	f000 f9ec 	bl	8004774 <vPortExitCritical>
    }
 800439c:	bf00      	nop
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	200001f0 	.word	0x200001f0
 80043a4:	200001c0 	.word	0x200001c0
 80043a8:	200001d4 	.word	0x200001d4
 80043ac:	200001e8 	.word	0x200001e8
 80043b0:	200001ec 	.word	0x200001ec
 80043b4:	080070b0 	.word	0x080070b0

080043b8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	3b04      	subs	r3, #4
 80043c8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80043d0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	3b04      	subs	r3, #4
 80043d6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	f023 0201 	bic.w	r2, r3, #1
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	3b04      	subs	r3, #4
 80043e6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80043e8:	4a0c      	ldr	r2, [pc, #48]	; (800441c <pxPortInitialiseStack+0x64>)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	3b14      	subs	r3, #20
 80043f2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3b04      	subs	r3, #4
 80043fe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f06f 0202 	mvn.w	r2, #2
 8004406:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	3b20      	subs	r3, #32
 800440c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800440e:	68fb      	ldr	r3, [r7, #12]
}
 8004410:	4618      	mov	r0, r3
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr
 800441c:	08004421 	.word	0x08004421

08004420 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004426:	2300      	movs	r3, #0
 8004428:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800442a:	4b12      	ldr	r3, [pc, #72]	; (8004474 <prvTaskExitError+0x54>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004432:	d00a      	beq.n	800444a <prvTaskExitError+0x2a>
        __asm volatile
 8004434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004438:	f383 8811 	msr	BASEPRI, r3
 800443c:	f3bf 8f6f 	isb	sy
 8004440:	f3bf 8f4f 	dsb	sy
 8004444:	60fb      	str	r3, [r7, #12]
    }
 8004446:	bf00      	nop
 8004448:	e7fe      	b.n	8004448 <prvTaskExitError+0x28>
        __asm volatile
 800444a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800444e:	f383 8811 	msr	BASEPRI, r3
 8004452:	f3bf 8f6f 	isb	sy
 8004456:	f3bf 8f4f 	dsb	sy
 800445a:	60bb      	str	r3, [r7, #8]
    }
 800445c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800445e:	bf00      	nop
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0fc      	beq.n	8004460 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004466:	bf00      	nop
 8004468:	bf00      	nop
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	20000010 	.word	0x20000010
	...

08004480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004480:	4b07      	ldr	r3, [pc, #28]	; (80044a0 <pxCurrentTCBConst2>)
 8004482:	6819      	ldr	r1, [r3, #0]
 8004484:	6808      	ldr	r0, [r1, #0]
 8004486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800448a:	f380 8809 	msr	PSP, r0
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f04f 0000 	mov.w	r0, #0
 8004496:	f380 8811 	msr	BASEPRI, r0
 800449a:	4770      	bx	lr
 800449c:	f3af 8000 	nop.w

080044a0 <pxCurrentTCBConst2>:
 80044a0:	200000bc 	.word	0x200000bc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80044a4:	bf00      	nop
 80044a6:	bf00      	nop

080044a8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80044a8:	4808      	ldr	r0, [pc, #32]	; (80044cc <prvPortStartFirstTask+0x24>)
 80044aa:	6800      	ldr	r0, [r0, #0]
 80044ac:	6800      	ldr	r0, [r0, #0]
 80044ae:	f380 8808 	msr	MSP, r0
 80044b2:	f04f 0000 	mov.w	r0, #0
 80044b6:	f380 8814 	msr	CONTROL, r0
 80044ba:	b662      	cpsie	i
 80044bc:	b661      	cpsie	f
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	f3bf 8f6f 	isb	sy
 80044c6:	df00      	svc	0
 80044c8:	bf00      	nop
 80044ca:	0000      	.short	0x0000
 80044cc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80044d0:	bf00      	nop
 80044d2:	bf00      	nop

080044d4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80044da:	4b46      	ldr	r3, [pc, #280]	; (80045f4 <xPortStartScheduler+0x120>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a46      	ldr	r2, [pc, #280]	; (80045f8 <xPortStartScheduler+0x124>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d10a      	bne.n	80044fa <xPortStartScheduler+0x26>
        __asm volatile
 80044e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e8:	f383 8811 	msr	BASEPRI, r3
 80044ec:	f3bf 8f6f 	isb	sy
 80044f0:	f3bf 8f4f 	dsb	sy
 80044f4:	613b      	str	r3, [r7, #16]
    }
 80044f6:	bf00      	nop
 80044f8:	e7fe      	b.n	80044f8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80044fa:	4b3e      	ldr	r3, [pc, #248]	; (80045f4 <xPortStartScheduler+0x120>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a3f      	ldr	r2, [pc, #252]	; (80045fc <xPortStartScheduler+0x128>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d10a      	bne.n	800451a <xPortStartScheduler+0x46>
        __asm volatile
 8004504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004508:	f383 8811 	msr	BASEPRI, r3
 800450c:	f3bf 8f6f 	isb	sy
 8004510:	f3bf 8f4f 	dsb	sy
 8004514:	60fb      	str	r3, [r7, #12]
    }
 8004516:	bf00      	nop
 8004518:	e7fe      	b.n	8004518 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800451a:	4b39      	ldr	r3, [pc, #228]	; (8004600 <xPortStartScheduler+0x12c>)
 800451c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	b2db      	uxtb	r3, r3
 8004524:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	22ff      	movs	r2, #255	; 0xff
 800452a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	b2db      	uxtb	r3, r3
 8004532:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004534:	78fb      	ldrb	r3, [r7, #3]
 8004536:	b2db      	uxtb	r3, r3
 8004538:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800453c:	b2da      	uxtb	r2, r3
 800453e:	4b31      	ldr	r3, [pc, #196]	; (8004604 <xPortStartScheduler+0x130>)
 8004540:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004542:	4b31      	ldr	r3, [pc, #196]	; (8004608 <xPortStartScheduler+0x134>)
 8004544:	2207      	movs	r2, #7
 8004546:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004548:	e009      	b.n	800455e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800454a:	4b2f      	ldr	r3, [pc, #188]	; (8004608 <xPortStartScheduler+0x134>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	3b01      	subs	r3, #1
 8004550:	4a2d      	ldr	r2, [pc, #180]	; (8004608 <xPortStartScheduler+0x134>)
 8004552:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004554:	78fb      	ldrb	r3, [r7, #3]
 8004556:	b2db      	uxtb	r3, r3
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	b2db      	uxtb	r3, r3
 800455c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800455e:	78fb      	ldrb	r3, [r7, #3]
 8004560:	b2db      	uxtb	r3, r3
 8004562:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004566:	2b80      	cmp	r3, #128	; 0x80
 8004568:	d0ef      	beq.n	800454a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800456a:	4b27      	ldr	r3, [pc, #156]	; (8004608 <xPortStartScheduler+0x134>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f1c3 0307 	rsb	r3, r3, #7
 8004572:	2b04      	cmp	r3, #4
 8004574:	d00a      	beq.n	800458c <xPortStartScheduler+0xb8>
        __asm volatile
 8004576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457a:	f383 8811 	msr	BASEPRI, r3
 800457e:	f3bf 8f6f 	isb	sy
 8004582:	f3bf 8f4f 	dsb	sy
 8004586:	60bb      	str	r3, [r7, #8]
    }
 8004588:	bf00      	nop
 800458a:	e7fe      	b.n	800458a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800458c:	4b1e      	ldr	r3, [pc, #120]	; (8004608 <xPortStartScheduler+0x134>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	021b      	lsls	r3, r3, #8
 8004592:	4a1d      	ldr	r2, [pc, #116]	; (8004608 <xPortStartScheduler+0x134>)
 8004594:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004596:	4b1c      	ldr	r3, [pc, #112]	; (8004608 <xPortStartScheduler+0x134>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800459e:	4a1a      	ldr	r2, [pc, #104]	; (8004608 <xPortStartScheduler+0x134>)
 80045a0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80045aa:	4b18      	ldr	r3, [pc, #96]	; (800460c <xPortStartScheduler+0x138>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a17      	ldr	r2, [pc, #92]	; (800460c <xPortStartScheduler+0x138>)
 80045b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045b4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80045b6:	4b15      	ldr	r3, [pc, #84]	; (800460c <xPortStartScheduler+0x138>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a14      	ldr	r2, [pc, #80]	; (800460c <xPortStartScheduler+0x138>)
 80045bc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80045c0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80045c2:	f000 f963 	bl	800488c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80045c6:	4b12      	ldr	r3, [pc, #72]	; (8004610 <xPortStartScheduler+0x13c>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80045cc:	f000 f982 	bl	80048d4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80045d0:	4b10      	ldr	r3, [pc, #64]	; (8004614 <xPortStartScheduler+0x140>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a0f      	ldr	r2, [pc, #60]	; (8004614 <xPortStartScheduler+0x140>)
 80045d6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80045da:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80045dc:	f7ff ff64 	bl	80044a8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80045e0:	f7ff f864 	bl	80036ac <vTaskSwitchContext>
    prvTaskExitError();
 80045e4:	f7ff ff1c 	bl	8004420 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3718      	adds	r7, #24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	e000ed00 	.word	0xe000ed00
 80045f8:	410fc271 	.word	0x410fc271
 80045fc:	410fc270 	.word	0x410fc270
 8004600:	e000e400 	.word	0xe000e400
 8004604:	200001fc 	.word	0x200001fc
 8004608:	20000200 	.word	0x20000200
 800460c:	e000ed20 	.word	0xe000ed20
 8004610:	20000010 	.word	0x20000010
 8004614:	e000ef34 	.word	0xe000ef34

08004618 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800461e:	4b37      	ldr	r3, [pc, #220]	; (80046fc <vInitPrioGroupValue+0xe4>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a37      	ldr	r2, [pc, #220]	; (8004700 <vInitPrioGroupValue+0xe8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d10a      	bne.n	800463e <vInitPrioGroupValue+0x26>
        __asm volatile
 8004628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800462c:	f383 8811 	msr	BASEPRI, r3
 8004630:	f3bf 8f6f 	isb	sy
 8004634:	f3bf 8f4f 	dsb	sy
 8004638:	613b      	str	r3, [r7, #16]
    }
 800463a:	bf00      	nop
 800463c:	e7fe      	b.n	800463c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800463e:	4b2f      	ldr	r3, [pc, #188]	; (80046fc <vInitPrioGroupValue+0xe4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a30      	ldr	r2, [pc, #192]	; (8004704 <vInitPrioGroupValue+0xec>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d10a      	bne.n	800465e <vInitPrioGroupValue+0x46>
        __asm volatile
 8004648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464c:	f383 8811 	msr	BASEPRI, r3
 8004650:	f3bf 8f6f 	isb	sy
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	60fb      	str	r3, [r7, #12]
    }
 800465a:	bf00      	nop
 800465c:	e7fe      	b.n	800465c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800465e:	4b2a      	ldr	r3, [pc, #168]	; (8004708 <vInitPrioGroupValue+0xf0>)
 8004660:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	b2db      	uxtb	r3, r3
 8004668:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	22ff      	movs	r2, #255	; 0xff
 800466e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	781b      	ldrb	r3, [r3, #0]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004678:	78fb      	ldrb	r3, [r7, #3]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004680:	b2da      	uxtb	r2, r3
 8004682:	4b22      	ldr	r3, [pc, #136]	; (800470c <vInitPrioGroupValue+0xf4>)
 8004684:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004686:	4b22      	ldr	r3, [pc, #136]	; (8004710 <vInitPrioGroupValue+0xf8>)
 8004688:	2207      	movs	r2, #7
 800468a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800468c:	e009      	b.n	80046a2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800468e:	4b20      	ldr	r3, [pc, #128]	; (8004710 <vInitPrioGroupValue+0xf8>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3b01      	subs	r3, #1
 8004694:	4a1e      	ldr	r2, [pc, #120]	; (8004710 <vInitPrioGroupValue+0xf8>)
 8004696:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	b2db      	uxtb	r3, r3
 800469c:	005b      	lsls	r3, r3, #1
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80046a2:	78fb      	ldrb	r3, [r7, #3]
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046aa:	2b80      	cmp	r3, #128	; 0x80
 80046ac:	d0ef      	beq.n	800468e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80046ae:	4b18      	ldr	r3, [pc, #96]	; (8004710 <vInitPrioGroupValue+0xf8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f1c3 0307 	rsb	r3, r3, #7
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d00a      	beq.n	80046d0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 80046ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046be:	f383 8811 	msr	BASEPRI, r3
 80046c2:	f3bf 8f6f 	isb	sy
 80046c6:	f3bf 8f4f 	dsb	sy
 80046ca:	60bb      	str	r3, [r7, #8]
    }
 80046cc:	bf00      	nop
 80046ce:	e7fe      	b.n	80046ce <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80046d0:	4b0f      	ldr	r3, [pc, #60]	; (8004710 <vInitPrioGroupValue+0xf8>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	021b      	lsls	r3, r3, #8
 80046d6:	4a0e      	ldr	r2, [pc, #56]	; (8004710 <vInitPrioGroupValue+0xf8>)
 80046d8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80046da:	4b0d      	ldr	r3, [pc, #52]	; (8004710 <vInitPrioGroupValue+0xf8>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046e2:	4a0b      	ldr	r2, [pc, #44]	; (8004710 <vInitPrioGroupValue+0xf8>)
 80046e4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80046ee:	bf00      	nop
 80046f0:	371c      	adds	r7, #28
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	e000ed00 	.word	0xe000ed00
 8004700:	410fc271 	.word	0x410fc271
 8004704:	410fc270 	.word	0x410fc270
 8004708:	e000e400 	.word	0xe000e400
 800470c:	200001fc 	.word	0x200001fc
 8004710:	20000200 	.word	0x20000200

08004714 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
        __asm volatile
 800471a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800471e:	f383 8811 	msr	BASEPRI, r3
 8004722:	f3bf 8f6f 	isb	sy
 8004726:	f3bf 8f4f 	dsb	sy
 800472a:	607b      	str	r3, [r7, #4]
    }
 800472c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800472e:	4b0f      	ldr	r3, [pc, #60]	; (800476c <vPortEnterCritical+0x58>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3301      	adds	r3, #1
 8004734:	4a0d      	ldr	r2, [pc, #52]	; (800476c <vPortEnterCritical+0x58>)
 8004736:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004738:	4b0c      	ldr	r3, [pc, #48]	; (800476c <vPortEnterCritical+0x58>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d10f      	bne.n	8004760 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004740:	4b0b      	ldr	r3, [pc, #44]	; (8004770 <vPortEnterCritical+0x5c>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <vPortEnterCritical+0x4c>
        __asm volatile
 800474a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800474e:	f383 8811 	msr	BASEPRI, r3
 8004752:	f3bf 8f6f 	isb	sy
 8004756:	f3bf 8f4f 	dsb	sy
 800475a:	603b      	str	r3, [r7, #0]
    }
 800475c:	bf00      	nop
 800475e:	e7fe      	b.n	800475e <vPortEnterCritical+0x4a>
    }
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	20000010 	.word	0x20000010
 8004770:	e000ed04 	.word	0xe000ed04

08004774 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800477a:	4b12      	ldr	r3, [pc, #72]	; (80047c4 <vPortExitCritical+0x50>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10a      	bne.n	8004798 <vPortExitCritical+0x24>
        __asm volatile
 8004782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004786:	f383 8811 	msr	BASEPRI, r3
 800478a:	f3bf 8f6f 	isb	sy
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	607b      	str	r3, [r7, #4]
    }
 8004794:	bf00      	nop
 8004796:	e7fe      	b.n	8004796 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004798:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <vPortExitCritical+0x50>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3b01      	subs	r3, #1
 800479e:	4a09      	ldr	r2, [pc, #36]	; (80047c4 <vPortExitCritical+0x50>)
 80047a0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80047a2:	4b08      	ldr	r3, [pc, #32]	; (80047c4 <vPortExitCritical+0x50>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d105      	bne.n	80047b6 <vPortExitCritical+0x42>
 80047aa:	2300      	movs	r3, #0
 80047ac:	603b      	str	r3, [r7, #0]
        __asm volatile
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	f383 8811 	msr	BASEPRI, r3
    }
 80047b4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80047b6:	bf00      	nop
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	20000010 	.word	0x20000010
	...

080047d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80047d0:	f3ef 8009 	mrs	r0, PSP
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	4b15      	ldr	r3, [pc, #84]	; (8004830 <pxCurrentTCBConst>)
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	f01e 0f10 	tst.w	lr, #16
 80047e0:	bf08      	it	eq
 80047e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80047e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ea:	6010      	str	r0, [r2, #0]
 80047ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80047f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80047f4:	f380 8811 	msr	BASEPRI, r0
 80047f8:	f3bf 8f4f 	dsb	sy
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f7fe ff54 	bl	80036ac <vTaskSwitchContext>
 8004804:	f04f 0000 	mov.w	r0, #0
 8004808:	f380 8811 	msr	BASEPRI, r0
 800480c:	bc09      	pop	{r0, r3}
 800480e:	6819      	ldr	r1, [r3, #0]
 8004810:	6808      	ldr	r0, [r1, #0]
 8004812:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004816:	f01e 0f10 	tst.w	lr, #16
 800481a:	bf08      	it	eq
 800481c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004820:	f380 8809 	msr	PSP, r0
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	f3af 8000 	nop.w

08004830 <pxCurrentTCBConst>:
 8004830:	200000bc 	.word	0x200000bc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004834:	bf00      	nop
 8004836:	bf00      	nop

08004838 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
        __asm volatile
 800483e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004842:	f383 8811 	msr	BASEPRI, r3
 8004846:	f3bf 8f6f 	isb	sy
 800484a:	f3bf 8f4f 	dsb	sy
 800484e:	607b      	str	r3, [r7, #4]
    }
 8004850:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004852:	f001 ff57 	bl	8006704 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004856:	f7fe fe6d 	bl	8003534 <xTaskIncrementTick>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d006      	beq.n	800486e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004860:	f001 ffae 	bl	80067c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004864:	4b08      	ldr	r3, [pc, #32]	; (8004888 <SysTick_Handler+0x50>)
 8004866:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800486a:	601a      	str	r2, [r3, #0]
 800486c:	e001      	b.n	8004872 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800486e:	f001 ff8b 	bl	8006788 <SEGGER_SYSVIEW_RecordExitISR>
 8004872:	2300      	movs	r3, #0
 8004874:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	f383 8811 	msr	BASEPRI, r3
    }
 800487c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800487e:	bf00      	nop
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	e000ed04 	.word	0xe000ed04

0800488c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800488c:	b480      	push	{r7}
 800488e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004890:	4b0b      	ldr	r3, [pc, #44]	; (80048c0 <vPortSetupTimerInterrupt+0x34>)
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004896:	4b0b      	ldr	r3, [pc, #44]	; (80048c4 <vPortSetupTimerInterrupt+0x38>)
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800489c:	4b0a      	ldr	r3, [pc, #40]	; (80048c8 <vPortSetupTimerInterrupt+0x3c>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a0a      	ldr	r2, [pc, #40]	; (80048cc <vPortSetupTimerInterrupt+0x40>)
 80048a2:	fba2 2303 	umull	r2, r3, r2, r3
 80048a6:	099b      	lsrs	r3, r3, #6
 80048a8:	4a09      	ldr	r2, [pc, #36]	; (80048d0 <vPortSetupTimerInterrupt+0x44>)
 80048aa:	3b01      	subs	r3, #1
 80048ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80048ae:	4b04      	ldr	r3, [pc, #16]	; (80048c0 <vPortSetupTimerInterrupt+0x34>)
 80048b0:	2207      	movs	r2, #7
 80048b2:	601a      	str	r2, [r3, #0]
}
 80048b4:	bf00      	nop
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	e000e010 	.word	0xe000e010
 80048c4:	e000e018 	.word	0xe000e018
 80048c8:	20000000 	.word	0x20000000
 80048cc:	10624dd3 	.word	0x10624dd3
 80048d0:	e000e014 	.word	0xe000e014

080048d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80048d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80048e4 <vPortEnableVFP+0x10>
 80048d8:	6801      	ldr	r1, [r0, #0]
 80048da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80048de:	6001      	str	r1, [r0, #0]
 80048e0:	4770      	bx	lr
 80048e2:	0000      	.short	0x0000
 80048e4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80048e8:	bf00      	nop
 80048ea:	bf00      	nop

080048ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80048f2:	f3ef 8305 	mrs	r3, IPSR
 80048f6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2b0f      	cmp	r3, #15
 80048fc:	d914      	bls.n	8004928 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80048fe:	4a17      	ldr	r2, [pc, #92]	; (800495c <vPortValidateInterruptPriority+0x70>)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	4413      	add	r3, r2
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004908:	4b15      	ldr	r3, [pc, #84]	; (8004960 <vPortValidateInterruptPriority+0x74>)
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	7afa      	ldrb	r2, [r7, #11]
 800490e:	429a      	cmp	r2, r3
 8004910:	d20a      	bcs.n	8004928 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004916:	f383 8811 	msr	BASEPRI, r3
 800491a:	f3bf 8f6f 	isb	sy
 800491e:	f3bf 8f4f 	dsb	sy
 8004922:	607b      	str	r3, [r7, #4]
    }
 8004924:	bf00      	nop
 8004926:	e7fe      	b.n	8004926 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004928:	4b0e      	ldr	r3, [pc, #56]	; (8004964 <vPortValidateInterruptPriority+0x78>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004930:	4b0d      	ldr	r3, [pc, #52]	; (8004968 <vPortValidateInterruptPriority+0x7c>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d90a      	bls.n	800494e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493c:	f383 8811 	msr	BASEPRI, r3
 8004940:	f3bf 8f6f 	isb	sy
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	603b      	str	r3, [r7, #0]
    }
 800494a:	bf00      	nop
 800494c:	e7fe      	b.n	800494c <vPortValidateInterruptPriority+0x60>
    }
 800494e:	bf00      	nop
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	e000e3f0 	.word	0xe000e3f0
 8004960:	200001fc 	.word	0x200001fc
 8004964:	e000ed0c 	.word	0xe000ed0c
 8004968:	20000200 	.word	0x20000200

0800496c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b08a      	sub	sp, #40	; 0x28
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004974:	2300      	movs	r3, #0
 8004976:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004978:	f7fe fd0c 	bl	8003394 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800497c:	4b65      	ldr	r3, [pc, #404]	; (8004b14 <pvPortMalloc+0x1a8>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d101      	bne.n	8004988 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004984:	f000 f934 	bl	8004bf0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004988:	4b63      	ldr	r3, [pc, #396]	; (8004b18 <pvPortMalloc+0x1ac>)
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4013      	ands	r3, r2
 8004990:	2b00      	cmp	r3, #0
 8004992:	f040 80a7 	bne.w	8004ae4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d02d      	beq.n	80049f8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800499c:	2208      	movs	r2, #8
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d227      	bcs.n	80049f8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80049a8:	2208      	movs	r2, #8
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4413      	add	r3, r2
 80049ae:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d021      	beq.n	80049fe <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f023 0307 	bic.w	r3, r3, #7
 80049c0:	3308      	adds	r3, #8
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d214      	bcs.n	80049f2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f023 0307 	bic.w	r3, r3, #7
 80049ce:	3308      	adds	r3, #8
 80049d0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f003 0307 	and.w	r3, r3, #7
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d010      	beq.n	80049fe <pvPortMalloc+0x92>
        __asm volatile
 80049dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	617b      	str	r3, [r7, #20]
    }
 80049ee:	bf00      	nop
 80049f0:	e7fe      	b.n	80049f0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80049f2:	2300      	movs	r3, #0
 80049f4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049f6:	e002      	b.n	80049fe <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80049f8:	2300      	movs	r3, #0
 80049fa:	607b      	str	r3, [r7, #4]
 80049fc:	e000      	b.n	8004a00 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049fe:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d06e      	beq.n	8004ae4 <pvPortMalloc+0x178>
 8004a06:	4b45      	ldr	r3, [pc, #276]	; (8004b1c <pvPortMalloc+0x1b0>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d869      	bhi.n	8004ae4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004a10:	4b43      	ldr	r3, [pc, #268]	; (8004b20 <pvPortMalloc+0x1b4>)
 8004a12:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004a14:	4b42      	ldr	r3, [pc, #264]	; (8004b20 <pvPortMalloc+0x1b4>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a1a:	e004      	b.n	8004a26 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8004a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d903      	bls.n	8004a38 <pvPortMalloc+0xcc>
 8004a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1f1      	bne.n	8004a1c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004a38:	4b36      	ldr	r3, [pc, #216]	; (8004b14 <pvPortMalloc+0x1a8>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d050      	beq.n	8004ae4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004a42:	6a3b      	ldr	r3, [r7, #32]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2208      	movs	r2, #8
 8004a48:	4413      	add	r3, r2
 8004a4a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	6a3b      	ldr	r3, [r7, #32]
 8004a52:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	1ad2      	subs	r2, r2, r3
 8004a5c:	2308      	movs	r3, #8
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d91f      	bls.n	8004aa4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004a64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4413      	add	r3, r2
 8004a6a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00a      	beq.n	8004a8c <pvPortMalloc+0x120>
        __asm volatile
 8004a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a7a:	f383 8811 	msr	BASEPRI, r3
 8004a7e:	f3bf 8f6f 	isb	sy
 8004a82:	f3bf 8f4f 	dsb	sy
 8004a86:	613b      	str	r3, [r7, #16]
    }
 8004a88:	bf00      	nop
 8004a8a:	e7fe      	b.n	8004a8a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	685a      	ldr	r2, [r3, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	1ad2      	subs	r2, r2, r3
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004a9e:	69b8      	ldr	r0, [r7, #24]
 8004aa0:	f000 f908 	bl	8004cb4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004aa4:	4b1d      	ldr	r3, [pc, #116]	; (8004b1c <pvPortMalloc+0x1b0>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	4a1b      	ldr	r2, [pc, #108]	; (8004b1c <pvPortMalloc+0x1b0>)
 8004ab0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004ab2:	4b1a      	ldr	r3, [pc, #104]	; (8004b1c <pvPortMalloc+0x1b0>)
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	4b1b      	ldr	r3, [pc, #108]	; (8004b24 <pvPortMalloc+0x1b8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d203      	bcs.n	8004ac6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004abe:	4b17      	ldr	r3, [pc, #92]	; (8004b1c <pvPortMalloc+0x1b0>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a18      	ldr	r2, [pc, #96]	; (8004b24 <pvPortMalloc+0x1b8>)
 8004ac4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac8:	685a      	ldr	r2, [r3, #4]
 8004aca:	4b13      	ldr	r3, [pc, #76]	; (8004b18 <pvPortMalloc+0x1ac>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	431a      	orrs	r2, r3
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004ada:	4b13      	ldr	r3, [pc, #76]	; (8004b28 <pvPortMalloc+0x1bc>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	4a11      	ldr	r2, [pc, #68]	; (8004b28 <pvPortMalloc+0x1bc>)
 8004ae2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004ae4:	f7fe fc64 	bl	80033b0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	f003 0307 	and.w	r3, r3, #7
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00a      	beq.n	8004b08 <pvPortMalloc+0x19c>
        __asm volatile
 8004af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af6:	f383 8811 	msr	BASEPRI, r3
 8004afa:	f3bf 8f6f 	isb	sy
 8004afe:	f3bf 8f4f 	dsb	sy
 8004b02:	60fb      	str	r3, [r7, #12]
    }
 8004b04:	bf00      	nop
 8004b06:	e7fe      	b.n	8004b06 <pvPortMalloc+0x19a>
    return pvReturn;
 8004b08:	69fb      	ldr	r3, [r7, #28]
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3728      	adds	r7, #40	; 0x28
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	20012e0c 	.word	0x20012e0c
 8004b18:	20012e20 	.word	0x20012e20
 8004b1c:	20012e10 	.word	0x20012e10
 8004b20:	20012e04 	.word	0x20012e04
 8004b24:	20012e14 	.word	0x20012e14
 8004b28:	20012e18 	.word	0x20012e18

08004b2c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d04d      	beq.n	8004bda <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004b3e:	2308      	movs	r3, #8
 8004b40:	425b      	negs	r3, r3
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	4413      	add	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	4b24      	ldr	r3, [pc, #144]	; (8004be4 <vPortFree+0xb8>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10a      	bne.n	8004b70 <vPortFree+0x44>
        __asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	60fb      	str	r3, [r7, #12]
    }
 8004b6c:	bf00      	nop
 8004b6e:	e7fe      	b.n	8004b6e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00a      	beq.n	8004b8e <vPortFree+0x62>
        __asm volatile
 8004b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7c:	f383 8811 	msr	BASEPRI, r3
 8004b80:	f3bf 8f6f 	isb	sy
 8004b84:	f3bf 8f4f 	dsb	sy
 8004b88:	60bb      	str	r3, [r7, #8]
    }
 8004b8a:	bf00      	nop
 8004b8c:	e7fe      	b.n	8004b8c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	4b14      	ldr	r3, [pc, #80]	; (8004be4 <vPortFree+0xb8>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4013      	ands	r3, r2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d01e      	beq.n	8004bda <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d11a      	bne.n	8004bda <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	4b0e      	ldr	r3, [pc, #56]	; (8004be4 <vPortFree+0xb8>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	43db      	mvns	r3, r3
 8004bae:	401a      	ands	r2, r3
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004bb4:	f7fe fbee 	bl	8003394 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	685a      	ldr	r2, [r3, #4]
 8004bbc:	4b0a      	ldr	r3, [pc, #40]	; (8004be8 <vPortFree+0xbc>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	4a09      	ldr	r2, [pc, #36]	; (8004be8 <vPortFree+0xbc>)
 8004bc4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004bc6:	6938      	ldr	r0, [r7, #16]
 8004bc8:	f000 f874 	bl	8004cb4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004bcc:	4b07      	ldr	r3, [pc, #28]	; (8004bec <vPortFree+0xc0>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	4a06      	ldr	r2, [pc, #24]	; (8004bec <vPortFree+0xc0>)
 8004bd4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004bd6:	f7fe fbeb 	bl	80033b0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004bda:	bf00      	nop
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	20012e20 	.word	0x20012e20
 8004be8:	20012e10 	.word	0x20012e10
 8004bec:	20012e1c 	.word	0x20012e1c

08004bf0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004bf6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004bfa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004bfc:	4b27      	ldr	r3, [pc, #156]	; (8004c9c <prvHeapInit+0xac>)
 8004bfe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f003 0307 	and.w	r3, r3, #7
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00c      	beq.n	8004c24 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	3307      	adds	r3, #7
 8004c0e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f023 0307 	bic.w	r3, r3, #7
 8004c16:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004c18:	68ba      	ldr	r2, [r7, #8]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	4a1f      	ldr	r2, [pc, #124]	; (8004c9c <prvHeapInit+0xac>)
 8004c20:	4413      	add	r3, r2
 8004c22:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004c28:	4a1d      	ldr	r2, [pc, #116]	; (8004ca0 <prvHeapInit+0xb0>)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004c2e:	4b1c      	ldr	r3, [pc, #112]	; (8004ca0 <prvHeapInit+0xb0>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	4413      	add	r3, r2
 8004c3a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004c3c:	2208      	movs	r2, #8
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	1a9b      	subs	r3, r3, r2
 8004c42:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f023 0307 	bic.w	r3, r3, #7
 8004c4a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	4a15      	ldr	r2, [pc, #84]	; (8004ca4 <prvHeapInit+0xb4>)
 8004c50:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004c52:	4b14      	ldr	r3, [pc, #80]	; (8004ca4 <prvHeapInit+0xb4>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2200      	movs	r2, #0
 8004c58:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004c5a:	4b12      	ldr	r3, [pc, #72]	; (8004ca4 <prvHeapInit+0xb4>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	1ad2      	subs	r2, r2, r3
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004c70:	4b0c      	ldr	r3, [pc, #48]	; (8004ca4 <prvHeapInit+0xb4>)
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ca8 <prvHeapInit+0xb8>)
 8004c7e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	4a09      	ldr	r2, [pc, #36]	; (8004cac <prvHeapInit+0xbc>)
 8004c86:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004c88:	4b09      	ldr	r3, [pc, #36]	; (8004cb0 <prvHeapInit+0xc0>)
 8004c8a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004c8e:	601a      	str	r2, [r3, #0]
}
 8004c90:	bf00      	nop
 8004c92:	3714      	adds	r7, #20
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr
 8004c9c:	20000204 	.word	0x20000204
 8004ca0:	20012e04 	.word	0x20012e04
 8004ca4:	20012e0c 	.word	0x20012e0c
 8004ca8:	20012e14 	.word	0x20012e14
 8004cac:	20012e10 	.word	0x20012e10
 8004cb0:	20012e20 	.word	0x20012e20

08004cb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004cbc:	4b28      	ldr	r3, [pc, #160]	; (8004d60 <prvInsertBlockIntoFreeList+0xac>)
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	e002      	b.n	8004cc8 <prvInsertBlockIntoFreeList+0x14>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d8f7      	bhi.n	8004cc2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	68ba      	ldr	r2, [r7, #8]
 8004cdc:	4413      	add	r3, r2
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d108      	bne.n	8004cf6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	441a      	add	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	441a      	add	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d118      	bne.n	8004d3c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	4b15      	ldr	r3, [pc, #84]	; (8004d64 <prvInsertBlockIntoFreeList+0xb0>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d00d      	beq.n	8004d32 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685a      	ldr	r2, [r3, #4]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	441a      	add	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	e008      	b.n	8004d44 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004d32:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <prvInsertBlockIntoFreeList+0xb0>)
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	601a      	str	r2, [r3, #0]
 8004d3a:	e003      	b.n	8004d44 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d002      	beq.n	8004d52 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004d52:	bf00      	nop
 8004d54:	3714      	adds	r7, #20
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	20012e04 	.word	0x20012e04
 8004d64:	20012e0c 	.word	0x20012e0c

08004d68 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004d6e:	4b26      	ldr	r3, [pc, #152]	; (8004e08 <_DoInit+0xa0>)
 8004d70:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8004d72:	22a8      	movs	r2, #168	; 0xa8
 8004d74:	2100      	movs	r1, #0
 8004d76:	6838      	ldr	r0, [r7, #0]
 8004d78:	f002 f958 	bl	800702c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2203      	movs	r2, #3
 8004d80:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	2203      	movs	r2, #3
 8004d86:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	4a20      	ldr	r2, [pc, #128]	; (8004e0c <_DoInit+0xa4>)
 8004d8c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	4a1f      	ldr	r2, [pc, #124]	; (8004e10 <_DoInit+0xa8>)
 8004d92:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d9a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2200      	movs	r2, #0
 8004da6:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	2200      	movs	r2, #0
 8004dac:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	4a16      	ldr	r2, [pc, #88]	; (8004e0c <_DoInit+0xa4>)
 8004db2:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	4a17      	ldr	r2, [pc, #92]	; (8004e14 <_DoInit+0xac>)
 8004db8:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2210      	movs	r2, #16
 8004dbe:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004dd2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	607b      	str	r3, [r7, #4]
 8004dda:	e00c      	b.n	8004df6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f1c3 030f 	rsb	r3, r3, #15
 8004de2:	4a0d      	ldr	r2, [pc, #52]	; (8004e18 <_DoInit+0xb0>)
 8004de4:	5cd1      	ldrb	r1, [r2, r3]
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4413      	add	r3, r2
 8004dec:	460a      	mov	r2, r1
 8004dee:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	3301      	adds	r3, #1
 8004df4:	607b      	str	r3, [r7, #4]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2b0f      	cmp	r3, #15
 8004dfa:	d9ef      	bls.n	8004ddc <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004dfc:	f3bf 8f5f 	dmb	sy
}
 8004e00:	bf00      	nop
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	20012e24 	.word	0x20012e24
 8004e0c:	080070b8 	.word	0x080070b8
 8004e10:	20012ecc 	.word	0x20012ecc
 8004e14:	200132cc 	.word	0x200132cc
 8004e18:	08007190 	.word	0x08007190

08004e1c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b08c      	sub	sp, #48	; 0x30
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004e28:	4b3e      	ldr	r3, [pc, #248]	; (8004f24 <SEGGER_RTT_ReadNoLock+0x108>)
 8004e2a:	623b      	str	r3, [r7, #32]
 8004e2c:	6a3b      	ldr	r3, [r7, #32]
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <SEGGER_RTT_ReadNoLock+0x1e>
 8004e36:	f7ff ff97 	bl	8004d68 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	4413      	add	r3, r2
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	3360      	adds	r3, #96	; 0x60
 8004e46:	4a37      	ldr	r2, [pc, #220]	; (8004f24 <SEGGER_RTT_ReadNoLock+0x108>)
 8004e48:	4413      	add	r3, r2
 8004e4a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	691b      	ldr	r3, [r3, #16]
 8004e54:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004e60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d92b      	bls.n	8004ec0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	689a      	ldr	r2, [r3, #8]
 8004e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4293      	cmp	r3, r2
 8004e78:	bf28      	it	cs
 8004e7a:	4613      	movcs	r3, r2
 8004e7c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e84:	4413      	add	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004e88:	697a      	ldr	r2, [r7, #20]
 8004e8a:	6939      	ldr	r1, [r7, #16]
 8004e8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e8e:	f002 f8bf 	bl	8007010 <memcpy>
    NumBytesRead += NumBytesRem;
 8004e92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	4413      	add	r3, r2
 8004e98:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004e9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004eaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	4413      	add	r3, r2
 8004eb0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d101      	bne.n	8004ec0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	bf28      	it	cs
 8004ed0:	4613      	movcs	r3, r2
 8004ed2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d019      	beq.n	8004f0e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee0:	4413      	add	r3, r2
 8004ee2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	6939      	ldr	r1, [r7, #16]
 8004ee8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004eea:	f002 f891 	bl	8007010 <memcpy>
    NumBytesRead += NumBytesRem;
 8004eee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	4413      	add	r3, r2
 8004efc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004f06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	4413      	add	r3, r2
 8004f0c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d002      	beq.n	8004f1a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f18:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3730      	adds	r7, #48	; 0x30
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	20012e24 	.word	0x20012e24

08004f28 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b088      	sub	sp, #32
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004f36:	4b3d      	ldr	r3, [pc, #244]	; (800502c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004f38:	61bb      	str	r3, [r7, #24]
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <SEGGER_RTT_AllocUpBuffer+0x20>
 8004f44:	f7ff ff10 	bl	8004d68 <_DoInit>
  SEGGER_RTT_LOCK();
 8004f48:	f3ef 8311 	mrs	r3, BASEPRI
 8004f4c:	f04f 0120 	mov.w	r1, #32
 8004f50:	f381 8811 	msr	BASEPRI, r1
 8004f54:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004f56:	4b35      	ldr	r3, [pc, #212]	; (800502c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004f58:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004f5e:	6939      	ldr	r1, [r7, #16]
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	4613      	mov	r3, r2
 8004f66:	005b      	lsls	r3, r3, #1
 8004f68:	4413      	add	r3, r2
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	440b      	add	r3, r1
 8004f6e:	3304      	adds	r3, #4
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d008      	beq.n	8004f88 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	3301      	adds	r3, #1
 8004f7a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	69fa      	ldr	r2, [r7, #28]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	dbeb      	blt.n	8004f5e <SEGGER_RTT_AllocUpBuffer+0x36>
 8004f86:	e000      	b.n	8004f8a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004f88:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	69fa      	ldr	r2, [r7, #28]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	da3f      	bge.n	8005014 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004f94:	6939      	ldr	r1, [r7, #16]
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	005b      	lsls	r3, r3, #1
 8004f9e:	4413      	add	r3, r2
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	440b      	add	r3, r1
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004fa8:	6939      	ldr	r1, [r7, #16]
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	1c5a      	adds	r2, r3, #1
 8004fae:	4613      	mov	r3, r2
 8004fb0:	005b      	lsls	r3, r3, #1
 8004fb2:	4413      	add	r3, r2
 8004fb4:	00db      	lsls	r3, r3, #3
 8004fb6:	440b      	add	r3, r1
 8004fb8:	3304      	adds	r3, #4
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004fbe:	6939      	ldr	r1, [r7, #16]
 8004fc0:	69fa      	ldr	r2, [r7, #28]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	4413      	add	r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	440b      	add	r3, r1
 8004fcc:	3320      	adds	r3, #32
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004fd2:	6939      	ldr	r1, [r7, #16]
 8004fd4:	69fa      	ldr	r2, [r7, #28]
 8004fd6:	4613      	mov	r3, r2
 8004fd8:	005b      	lsls	r3, r3, #1
 8004fda:	4413      	add	r3, r2
 8004fdc:	00db      	lsls	r3, r3, #3
 8004fde:	440b      	add	r3, r1
 8004fe0:	3328      	adds	r3, #40	; 0x28
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004fe6:	6939      	ldr	r1, [r7, #16]
 8004fe8:	69fa      	ldr	r2, [r7, #28]
 8004fea:	4613      	mov	r3, r2
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	4413      	add	r3, r2
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	440b      	add	r3, r1
 8004ff4:	3324      	adds	r3, #36	; 0x24
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004ffa:	6939      	ldr	r1, [r7, #16]
 8004ffc:	69fa      	ldr	r2, [r7, #28]
 8004ffe:	4613      	mov	r3, r2
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	4413      	add	r3, r2
 8005004:	00db      	lsls	r3, r3, #3
 8005006:	440b      	add	r3, r1
 8005008:	332c      	adds	r3, #44	; 0x2c
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800500e:	f3bf 8f5f 	dmb	sy
 8005012:	e002      	b.n	800501a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005014:	f04f 33ff 	mov.w	r3, #4294967295
 8005018:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005020:	69fb      	ldr	r3, [r7, #28]
}
 8005022:	4618      	mov	r0, r3
 8005024:	3720      	adds	r7, #32
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	20012e24 	.word	0x20012e24

08005030 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005030:	b580      	push	{r7, lr}
 8005032:	b08a      	sub	sp, #40	; 0x28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
 800503c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800503e:	4b21      	ldr	r3, [pc, #132]	; (80050c4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005040:	623b      	str	r3, [r7, #32]
 8005042:	6a3b      	ldr	r3, [r7, #32]
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b00      	cmp	r3, #0
 800504a:	d101      	bne.n	8005050 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800504c:	f7ff fe8c 	bl	8004d68 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005050:	4b1c      	ldr	r3, [pc, #112]	; (80050c4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005052:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d82c      	bhi.n	80050b4 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800505a:	f3ef 8311 	mrs	r3, BASEPRI
 800505e:	f04f 0120 	mov.w	r1, #32
 8005062:	f381 8811 	msr	BASEPRI, r1
 8005066:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	4613      	mov	r3, r2
 800506c:	005b      	lsls	r3, r3, #1
 800506e:	4413      	add	r3, r2
 8005070:	00db      	lsls	r3, r3, #3
 8005072:	3360      	adds	r3, #96	; 0x60
 8005074:	69fa      	ldr	r2, [r7, #28]
 8005076:	4413      	add	r3, r2
 8005078:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00e      	beq.n	800509e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	687a      	ldr	r2, [r7, #4]
 800508a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2200      	movs	r2, #0
 8005096:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	2200      	movs	r2, #0
 800509c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050a2:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80050a4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80050ae:	2300      	movs	r3, #0
 80050b0:	627b      	str	r3, [r7, #36]	; 0x24
 80050b2:	e002      	b.n	80050ba <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 80050b4:	f04f 33ff 	mov.w	r3, #4294967295
 80050b8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 80050ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3728      	adds	r7, #40	; 0x28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	20012e24 	.word	0x20012e24

080050c8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80050d4:	2300      	movs	r3, #0
 80050d6:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00f      	beq.n	80050fe <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 80050de:	e002      	b.n	80050e6 <_EncodeStr+0x1e>
      Len++;
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	3301      	adds	r3, #1
 80050e4:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 80050e6:	68ba      	ldr	r2, [r7, #8]
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	4413      	add	r3, r2
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1f6      	bne.n	80050e0 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d901      	bls.n	80050fe <_EncodeStr+0x36>
      Len = Limit;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	2bfe      	cmp	r3, #254	; 0xfe
 8005102:	d806      	bhi.n	8005112 <_EncodeStr+0x4a>
    *pPayload++ = (U8)Len;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	1c5a      	adds	r2, r3, #1
 8005108:	60fa      	str	r2, [r7, #12]
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	b2d2      	uxtb	r2, r2
 800510e:	701a      	strb	r2, [r3, #0]
 8005110:	e011      	b.n	8005136 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	1c5a      	adds	r2, r3, #1
 8005116:	60fa      	str	r2, [r7, #12]
 8005118:	22ff      	movs	r2, #255	; 0xff
 800511a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	1c5a      	adds	r2, r3, #1
 8005120:	60fa      	str	r2, [r7, #12]
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	b2d2      	uxtb	r2, r2
 8005126:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	0a19      	lsrs	r1, r3, #8
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	1c5a      	adds	r2, r3, #1
 8005130:	60fa      	str	r2, [r7, #12]
 8005132:	b2ca      	uxtb	r2, r1
 8005134:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800513a:	e00a      	b.n	8005152 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	1c53      	adds	r3, r2, #1
 8005140:	60bb      	str	r3, [r7, #8]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	1c59      	adds	r1, r3, #1
 8005146:	60f9      	str	r1, [r7, #12]
 8005148:	7812      	ldrb	r2, [r2, #0]
 800514a:	701a      	strb	r2, [r3, #0]
    n++;
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	3301      	adds	r3, #1
 8005150:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	429a      	cmp	r2, r3
 8005158:	d3f0      	bcc.n	800513c <_EncodeStr+0x74>
  }
  return pPayload;
 800515a:	68fb      	ldr	r3, [r7, #12]
}
 800515c:	4618      	mov	r0, r3
 800515e:	371c      	adds	r7, #28
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	3307      	adds	r3, #7
}
 8005174:	4618      	mov	r0, r3
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005186:	4b35      	ldr	r3, [pc, #212]	; (800525c <_HandleIncomingPacket+0xdc>)
 8005188:	7e1b      	ldrb	r3, [r3, #24]
 800518a:	4618      	mov	r0, r3
 800518c:	1cfb      	adds	r3, r7, #3
 800518e:	2201      	movs	r2, #1
 8005190:	4619      	mov	r1, r3
 8005192:	f7ff fe43 	bl	8004e1c <SEGGER_RTT_ReadNoLock>
 8005196:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d052      	beq.n	8005244 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 800519e:	78fb      	ldrb	r3, [r7, #3]
 80051a0:	2b80      	cmp	r3, #128	; 0x80
 80051a2:	d031      	beq.n	8005208 <_HandleIncomingPacket+0x88>
 80051a4:	2b80      	cmp	r3, #128	; 0x80
 80051a6:	dc40      	bgt.n	800522a <_HandleIncomingPacket+0xaa>
 80051a8:	2b07      	cmp	r3, #7
 80051aa:	dc15      	bgt.n	80051d8 <_HandleIncomingPacket+0x58>
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	dd3c      	ble.n	800522a <_HandleIncomingPacket+0xaa>
 80051b0:	3b01      	subs	r3, #1
 80051b2:	2b06      	cmp	r3, #6
 80051b4:	d839      	bhi.n	800522a <_HandleIncomingPacket+0xaa>
 80051b6:	a201      	add	r2, pc, #4	; (adr r2, 80051bc <_HandleIncomingPacket+0x3c>)
 80051b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051bc:	080051df 	.word	0x080051df
 80051c0:	080051e5 	.word	0x080051e5
 80051c4:	080051eb 	.word	0x080051eb
 80051c8:	080051f1 	.word	0x080051f1
 80051cc:	080051f7 	.word	0x080051f7
 80051d0:	080051fd 	.word	0x080051fd
 80051d4:	08005203 	.word	0x08005203
 80051d8:	2b7f      	cmp	r3, #127	; 0x7f
 80051da:	d035      	beq.n	8005248 <_HandleIncomingPacket+0xc8>
 80051dc:	e025      	b.n	800522a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80051de:	f000 ffc9 	bl	8006174 <SEGGER_SYSVIEW_Start>
      break;
 80051e2:	e036      	b.n	8005252 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80051e4:	f001 f880 	bl	80062e8 <SEGGER_SYSVIEW_Stop>
      break;
 80051e8:	e033      	b.n	8005252 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80051ea:	f001 fa59 	bl	80066a0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80051ee:	e030      	b.n	8005252 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80051f0:	f001 fa1e 	bl	8006630 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80051f4:	e02d      	b.n	8005252 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80051f6:	f001 f89d 	bl	8006334 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80051fa:	e02a      	b.n	8005252 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80051fc:	f001 fcec 	bl	8006bd8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005200:	e027      	b.n	8005252 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005202:	f001 fccb 	bl	8006b9c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005206:	e024      	b.n	8005252 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005208:	4b14      	ldr	r3, [pc, #80]	; (800525c <_HandleIncomingPacket+0xdc>)
 800520a:	7e1b      	ldrb	r3, [r3, #24]
 800520c:	4618      	mov	r0, r3
 800520e:	1cfb      	adds	r3, r7, #3
 8005210:	2201      	movs	r2, #1
 8005212:	4619      	mov	r1, r3
 8005214:	f7ff fe02 	bl	8004e1c <SEGGER_RTT_ReadNoLock>
 8005218:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d015      	beq.n	800524c <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005220:	78fb      	ldrb	r3, [r7, #3]
 8005222:	4618      	mov	r0, r3
 8005224:	f001 fc3a 	bl	8006a9c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005228:	e010      	b.n	800524c <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800522a:	78fb      	ldrb	r3, [r7, #3]
 800522c:	b25b      	sxtb	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	da0e      	bge.n	8005250 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005232:	4b0a      	ldr	r3, [pc, #40]	; (800525c <_HandleIncomingPacket+0xdc>)
 8005234:	7e1b      	ldrb	r3, [r3, #24]
 8005236:	4618      	mov	r0, r3
 8005238:	1cfb      	adds	r3, r7, #3
 800523a:	2201      	movs	r2, #1
 800523c:	4619      	mov	r1, r3
 800523e:	f7ff fded 	bl	8004e1c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005242:	e005      	b.n	8005250 <_HandleIncomingPacket+0xd0>
    }
  }
 8005244:	bf00      	nop
 8005246:	e004      	b.n	8005252 <_HandleIncomingPacket+0xd2>
      break;
 8005248:	bf00      	nop
 800524a:	e002      	b.n	8005252 <_HandleIncomingPacket+0xd2>
      break;
 800524c:	bf00      	nop
 800524e:	e000      	b.n	8005252 <_HandleIncomingPacket+0xd2>
      break;
 8005250:	bf00      	nop
}
 8005252:	bf00      	nop
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	200142e4 	.word	0x200142e4

08005260 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005260:	b580      	push	{r7, lr}
 8005262:	b08c      	sub	sp, #48	; 0x30
 8005264:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005266:	2301      	movs	r3, #1
 8005268:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800526a:	1d3b      	adds	r3, r7, #4
 800526c:	3301      	adds	r3, #1
 800526e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005274:	4b31      	ldr	r3, [pc, #196]	; (800533c <_TrySendOverflowPacket+0xdc>)
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	62bb      	str	r3, [r7, #40]	; 0x28
 800527a:	e00b      	b.n	8005294 <_TrySendOverflowPacket+0x34>
 800527c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800527e:	b2da      	uxtb	r2, r3
 8005280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005282:	1c59      	adds	r1, r3, #1
 8005284:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005286:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800528a:	b2d2      	uxtb	r2, r2
 800528c:	701a      	strb	r2, [r3, #0]
 800528e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005290:	09db      	lsrs	r3, r3, #7
 8005292:	62bb      	str	r3, [r7, #40]	; 0x28
 8005294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005296:	2b7f      	cmp	r3, #127	; 0x7f
 8005298:	d8f0      	bhi.n	800527c <_TrySendOverflowPacket+0x1c>
 800529a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800529c:	1c5a      	adds	r2, r3, #1
 800529e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80052a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052a2:	b2d2      	uxtb	r2, r2
 80052a4:	701a      	strb	r2, [r3, #0]
 80052a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80052aa:	4b25      	ldr	r3, [pc, #148]	; (8005340 <_TrySendOverflowPacket+0xe0>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80052b0:	4b22      	ldr	r3, [pc, #136]	; (800533c <_TrySendOverflowPacket+0xdc>)
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	69ba      	ldr	r2, [r7, #24]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	627b      	str	r3, [r7, #36]	; 0x24
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	623b      	str	r3, [r7, #32]
 80052c2:	e00b      	b.n	80052dc <_TrySendOverflowPacket+0x7c>
 80052c4:	6a3b      	ldr	r3, [r7, #32]
 80052c6:	b2da      	uxtb	r2, r3
 80052c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ca:	1c59      	adds	r1, r3, #1
 80052cc:	6279      	str	r1, [r7, #36]	; 0x24
 80052ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052d2:	b2d2      	uxtb	r2, r2
 80052d4:	701a      	strb	r2, [r3, #0]
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	09db      	lsrs	r3, r3, #7
 80052da:	623b      	str	r3, [r7, #32]
 80052dc:	6a3b      	ldr	r3, [r7, #32]
 80052de:	2b7f      	cmp	r3, #127	; 0x7f
 80052e0:	d8f0      	bhi.n	80052c4 <_TrySendOverflowPacket+0x64>
 80052e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e4:	1c5a      	adds	r2, r3, #1
 80052e6:	627a      	str	r2, [r7, #36]	; 0x24
 80052e8:	6a3a      	ldr	r2, [r7, #32]
 80052ea:	b2d2      	uxtb	r2, r2
 80052ec:	701a      	strb	r2, [r3, #0]
 80052ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 80052f2:	4b12      	ldr	r3, [pc, #72]	; (800533c <_TrySendOverflowPacket+0xdc>)
 80052f4:	785b      	ldrb	r3, [r3, #1]
 80052f6:	4618      	mov	r0, r3
 80052f8:	1d3b      	adds	r3, r7, #4
 80052fa:	69fa      	ldr	r2, [r7, #28]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	461a      	mov	r2, r3
 8005300:	1d3b      	adds	r3, r7, #4
 8005302:	4619      	mov	r1, r3
 8005304:	f7fa ff74 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005308:	4603      	mov	r3, r0
 800530a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d009      	beq.n	8005326 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005312:	4a0a      	ldr	r2, [pc, #40]	; (800533c <_TrySendOverflowPacket+0xdc>)
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005318:	4b08      	ldr	r3, [pc, #32]	; (800533c <_TrySendOverflowPacket+0xdc>)
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	3b01      	subs	r3, #1
 800531e:	b2da      	uxtb	r2, r3
 8005320:	4b06      	ldr	r3, [pc, #24]	; (800533c <_TrySendOverflowPacket+0xdc>)
 8005322:	701a      	strb	r2, [r3, #0]
 8005324:	e004      	b.n	8005330 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005326:	4b05      	ldr	r3, [pc, #20]	; (800533c <_TrySendOverflowPacket+0xdc>)
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	3301      	adds	r3, #1
 800532c:	4a03      	ldr	r2, [pc, #12]	; (800533c <_TrySendOverflowPacket+0xdc>)
 800532e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005330:	693b      	ldr	r3, [r7, #16]
}
 8005332:	4618      	mov	r0, r3
 8005334:	3730      	adds	r7, #48	; 0x30
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	200142e4 	.word	0x200142e4
 8005340:	e0001004 	.word	0xe0001004

08005344 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005344:	b580      	push	{r7, lr}
 8005346:	b08a      	sub	sp, #40	; 0x28
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005350:	4b98      	ldr	r3, [pc, #608]	; (80055b4 <_SendPacket+0x270>)
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d010      	beq.n	800537a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005358:	4b96      	ldr	r3, [pc, #600]	; (80055b4 <_SendPacket+0x270>)
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 812d 	beq.w	80055bc <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005362:	4b94      	ldr	r3, [pc, #592]	; (80055b4 <_SendPacket+0x270>)
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	2b02      	cmp	r3, #2
 8005368:	d109      	bne.n	800537e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800536a:	f7ff ff79 	bl	8005260 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800536e:	4b91      	ldr	r3, [pc, #580]	; (80055b4 <_SendPacket+0x270>)
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	2b01      	cmp	r3, #1
 8005374:	f040 8124 	bne.w	80055c0 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8005378:	e001      	b.n	800537e <_SendPacket+0x3a>
    goto Send;
 800537a:	bf00      	nop
 800537c:	e000      	b.n	8005380 <_SendPacket+0x3c>
Send:
 800537e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2b1f      	cmp	r3, #31
 8005384:	d809      	bhi.n	800539a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005386:	4b8b      	ldr	r3, [pc, #556]	; (80055b4 <_SendPacket+0x270>)
 8005388:	69da      	ldr	r2, [r3, #28]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	fa22 f303 	lsr.w	r3, r2, r3
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	2b00      	cmp	r3, #0
 8005396:	f040 8115 	bne.w	80055c4 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2b17      	cmp	r3, #23
 800539e:	d807      	bhi.n	80053b0 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	3b01      	subs	r3, #1
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	b2da      	uxtb	r2, r3
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	701a      	strb	r2, [r3, #0]
 80053ae:	e0c4      	b.n	800553a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	2b7f      	cmp	r3, #127	; 0x7f
 80053bc:	d912      	bls.n	80053e4 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	09da      	lsrs	r2, r3, #7
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	3b01      	subs	r3, #1
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	b2d2      	uxtb	r2, r2
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	3a01      	subs	r2, #1
 80053d6:	60fa      	str	r2, [r7, #12]
 80053d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053dc:	b2da      	uxtb	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	701a      	strb	r2, [r3, #0]
 80053e2:	e006      	b.n	80053f2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	3b01      	subs	r3, #1
 80053e8:	60fb      	str	r3, [r7, #12]
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	b2da      	uxtb	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b7e      	cmp	r3, #126	; 0x7e
 80053f6:	d807      	bhi.n	8005408 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	3b01      	subs	r3, #1
 80053fc:	60fb      	str	r3, [r7, #12]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	b2da      	uxtb	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	701a      	strb	r2, [r3, #0]
 8005406:	e098      	b.n	800553a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800540e:	d212      	bcs.n	8005436 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	09da      	lsrs	r2, r3, #7
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	3b01      	subs	r3, #1
 8005418:	60fb      	str	r3, [r7, #12]
 800541a:	b2d2      	uxtb	r2, r2
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	b2db      	uxtb	r3, r3
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	3a01      	subs	r2, #1
 8005428:	60fa      	str	r2, [r7, #12]
 800542a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800542e:	b2da      	uxtb	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	701a      	strb	r2, [r3, #0]
 8005434:	e081      	b.n	800553a <_SendPacket+0x1f6>
      } else if (EventId < (1u << 21)) {    // Encodes in 3 bytes
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800543c:	d21d      	bcs.n	800547a <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	0b9a      	lsrs	r2, r3, #14
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	3b01      	subs	r3, #1
 8005446:	60fb      	str	r3, [r7, #12]
 8005448:	b2d2      	uxtb	r2, r2
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	09db      	lsrs	r3, r3, #7
 8005452:	b2db      	uxtb	r3, r3
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	3a01      	subs	r2, #1
 8005458:	60fa      	str	r2, [r7, #12]
 800545a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800545e:	b2da      	uxtb	r2, r3
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	b2db      	uxtb	r3, r3
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	3a01      	subs	r2, #1
 800546c:	60fa      	str	r2, [r7, #12]
 800546e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005472:	b2da      	uxtb	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	701a      	strb	r2, [r3, #0]
 8005478:	e05f      	b.n	800553a <_SendPacket+0x1f6>
      } else if (EventId < (1u << 28)) {    // Encodes in 4 bytes
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005480:	d228      	bcs.n	80054d4 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	0d5a      	lsrs	r2, r3, #21
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	3b01      	subs	r3, #1
 800548a:	60fb      	str	r3, [r7, #12]
 800548c:	b2d2      	uxtb	r2, r2
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	0b9b      	lsrs	r3, r3, #14
 8005496:	b2db      	uxtb	r3, r3
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	3a01      	subs	r2, #1
 800549c:	60fa      	str	r2, [r7, #12]
 800549e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	09db      	lsrs	r3, r3, #7
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	3a01      	subs	r2, #1
 80054b2:	60fa      	str	r2, [r7, #12]
 80054b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	3a01      	subs	r2, #1
 80054c6:	60fa      	str	r2, [r7, #12]
 80054c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054cc:	b2da      	uxtb	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	701a      	strb	r2, [r3, #0]
 80054d2:	e032      	b.n	800553a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	0f1a      	lsrs	r2, r3, #28
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	3b01      	subs	r3, #1
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	b2d2      	uxtb	r2, r2
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	0d5b      	lsrs	r3, r3, #21
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	3a01      	subs	r2, #1
 80054ee:	60fa      	str	r2, [r7, #12]
 80054f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80054f4:	b2da      	uxtb	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	0b9b      	lsrs	r3, r3, #14
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	3a01      	subs	r2, #1
 8005504:	60fa      	str	r2, [r7, #12]
 8005506:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800550a:	b2da      	uxtb	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	09db      	lsrs	r3, r3, #7
 8005514:	b2db      	uxtb	r3, r3
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	3a01      	subs	r2, #1
 800551a:	60fa      	str	r2, [r7, #12]
 800551c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005520:	b2da      	uxtb	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	b2db      	uxtb	r3, r3
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	3a01      	subs	r2, #1
 800552e:	60fa      	str	r2, [r7, #12]
 8005530:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005534:	b2da      	uxtb	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800553a:	4b1f      	ldr	r3, [pc, #124]	; (80055b8 <_SendPacket+0x274>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005540:	4b1c      	ldr	r3, [pc, #112]	; (80055b4 <_SendPacket+0x270>)
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	69ba      	ldr	r2, [r7, #24]
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	627b      	str	r3, [r7, #36]	; 0x24
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	623b      	str	r3, [r7, #32]
 8005552:	e00b      	b.n	800556c <_SendPacket+0x228>
 8005554:	6a3b      	ldr	r3, [r7, #32]
 8005556:	b2da      	uxtb	r2, r3
 8005558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555a:	1c59      	adds	r1, r3, #1
 800555c:	6279      	str	r1, [r7, #36]	; 0x24
 800555e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005562:	b2d2      	uxtb	r2, r2
 8005564:	701a      	strb	r2, [r3, #0]
 8005566:	6a3b      	ldr	r3, [r7, #32]
 8005568:	09db      	lsrs	r3, r3, #7
 800556a:	623b      	str	r3, [r7, #32]
 800556c:	6a3b      	ldr	r3, [r7, #32]
 800556e:	2b7f      	cmp	r3, #127	; 0x7f
 8005570:	d8f0      	bhi.n	8005554 <_SendPacket+0x210>
 8005572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005574:	1c5a      	adds	r2, r3, #1
 8005576:	627a      	str	r2, [r7, #36]	; 0x24
 8005578:	6a3a      	ldr	r2, [r7, #32]
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	701a      	strb	r2, [r3, #0]
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005580:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8005582:	4b0c      	ldr	r3, [pc, #48]	; (80055b4 <_SendPacket+0x270>)
 8005584:	785b      	ldrb	r3, [r3, #1]
 8005586:	4618      	mov	r0, r3
 8005588:	68ba      	ldr	r2, [r7, #8]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	461a      	mov	r2, r3
 8005590:	68f9      	ldr	r1, [r7, #12]
 8005592:	f7fa fe2d 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005596:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d003      	beq.n	80055a6 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800559e:	4a05      	ldr	r2, [pc, #20]	; (80055b4 <_SendPacket+0x270>)
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	60d3      	str	r3, [r2, #12]
 80055a4:	e00f      	b.n	80055c6 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80055a6:	4b03      	ldr	r3, [pc, #12]	; (80055b4 <_SendPacket+0x270>)
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	3301      	adds	r3, #1
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	4b01      	ldr	r3, [pc, #4]	; (80055b4 <_SendPacket+0x270>)
 80055b0:	701a      	strb	r2, [r3, #0]
 80055b2:	e008      	b.n	80055c6 <_SendPacket+0x282>
 80055b4:	200142e4 	.word	0x200142e4
 80055b8:	e0001004 	.word	0xe0001004
    goto SendDone;
 80055bc:	bf00      	nop
 80055be:	e002      	b.n	80055c6 <_SendPacket+0x282>
      goto SendDone;
 80055c0:	bf00      	nop
 80055c2:	e000      	b.n	80055c6 <_SendPacket+0x282>
      goto SendDone;
 80055c4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80055c6:	4b14      	ldr	r3, [pc, #80]	; (8005618 <_SendPacket+0x2d4>)
 80055c8:	7e1b      	ldrb	r3, [r3, #24]
 80055ca:	4619      	mov	r1, r3
 80055cc:	4a13      	ldr	r2, [pc, #76]	; (800561c <_SendPacket+0x2d8>)
 80055ce:	460b      	mov	r3, r1
 80055d0:	005b      	lsls	r3, r3, #1
 80055d2:	440b      	add	r3, r1
 80055d4:	00db      	lsls	r3, r3, #3
 80055d6:	4413      	add	r3, r2
 80055d8:	336c      	adds	r3, #108	; 0x6c
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	4b0e      	ldr	r3, [pc, #56]	; (8005618 <_SendPacket+0x2d4>)
 80055de:	7e1b      	ldrb	r3, [r3, #24]
 80055e0:	4618      	mov	r0, r3
 80055e2:	490e      	ldr	r1, [pc, #56]	; (800561c <_SendPacket+0x2d8>)
 80055e4:	4603      	mov	r3, r0
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	4403      	add	r3, r0
 80055ea:	00db      	lsls	r3, r3, #3
 80055ec:	440b      	add	r3, r1
 80055ee:	3370      	adds	r3, #112	; 0x70
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d00b      	beq.n	800560e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80055f6:	4b08      	ldr	r3, [pc, #32]	; (8005618 <_SendPacket+0x2d4>)
 80055f8:	789b      	ldrb	r3, [r3, #2]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d107      	bne.n	800560e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80055fe:	4b06      	ldr	r3, [pc, #24]	; (8005618 <_SendPacket+0x2d4>)
 8005600:	2201      	movs	r2, #1
 8005602:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005604:	f7ff fdbc 	bl	8005180 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005608:	4b03      	ldr	r3, [pc, #12]	; (8005618 <_SendPacket+0x2d4>)
 800560a:	2200      	movs	r2, #0
 800560c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800560e:	bf00      	nop
 8005610:	3728      	adds	r7, #40	; 0x28
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	200142e4 	.word	0x200142e4
 800561c:	20012e24 	.word	0x20012e24

08005620 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8005620:	b580      	push	{r7, lr}
 8005622:	b08a      	sub	sp, #40	; 0x28
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	460b      	mov	r3, r1
 800562a:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	3301      	adds	r3, #1
 8005636:	2b80      	cmp	r3, #128	; 0x80
 8005638:	d80a      	bhi.n	8005650 <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	1c59      	adds	r1, r3, #1
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	6051      	str	r1, [r2, #4]
 8005644:	78fa      	ldrb	r2, [r7, #3]
 8005646:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	1c5a      	adds	r2, r3, #1
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	691b      	ldr	r3, [r3, #16]
 8005654:	2b80      	cmp	r3, #128	; 0x80
 8005656:	d15a      	bne.n	800570e <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	691a      	ldr	r2, [r3, #16]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	b2d2      	uxtb	r2, r2
 8005662:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	627b      	str	r3, [r7, #36]	; 0x24
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	623b      	str	r3, [r7, #32]
 8005678:	e00b      	b.n	8005692 <_StoreChar+0x72>
 800567a:	6a3b      	ldr	r3, [r7, #32]
 800567c:	b2da      	uxtb	r2, r3
 800567e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005680:	1c59      	adds	r1, r3, #1
 8005682:	6279      	str	r1, [r7, #36]	; 0x24
 8005684:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005688:	b2d2      	uxtb	r2, r2
 800568a:	701a      	strb	r2, [r3, #0]
 800568c:	6a3b      	ldr	r3, [r7, #32]
 800568e:	09db      	lsrs	r3, r3, #7
 8005690:	623b      	str	r3, [r7, #32]
 8005692:	6a3b      	ldr	r3, [r7, #32]
 8005694:	2b7f      	cmp	r3, #127	; 0x7f
 8005696:	d8f0      	bhi.n	800567a <_StoreChar+0x5a>
 8005698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569a:	1c5a      	adds	r2, r3, #1
 800569c:	627a      	str	r2, [r7, #36]	; 0x24
 800569e:	6a3a      	ldr	r2, [r7, #32]
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	701a      	strb	r2, [r3, #0]
 80056a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a6:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	61fb      	str	r3, [r7, #28]
 80056ac:	2300      	movs	r3, #0
 80056ae:	61bb      	str	r3, [r7, #24]
 80056b0:	e00b      	b.n	80056ca <_StoreChar+0xaa>
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	1c59      	adds	r1, r3, #1
 80056ba:	61f9      	str	r1, [r7, #28]
 80056bc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056c0:	b2d2      	uxtb	r2, r2
 80056c2:	701a      	strb	r2, [r3, #0]
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	09db      	lsrs	r3, r3, #7
 80056c8:	61bb      	str	r3, [r7, #24]
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	2b7f      	cmp	r3, #127	; 0x7f
 80056ce:	d8f0      	bhi.n	80056b2 <_StoreChar+0x92>
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	1c5a      	adds	r2, r3, #1
 80056d4:	61fa      	str	r2, [r7, #28]
 80056d6:	69ba      	ldr	r2, [r7, #24]
 80056d8:	b2d2      	uxtb	r2, r2
 80056da:	701a      	strb	r2, [r3, #0]
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	221a      	movs	r2, #26
 80056e6:	6939      	ldr	r1, [r7, #16]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff fe2b 	bl	8005344 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7ff fd38 	bl	8005168 <_PreparePacket>
 80056f8:	4602      	mov	r2, r0
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	1c5a      	adds	r2, r3, #1
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	611a      	str	r2, [r3, #16]
  }
}
 800570e:	bf00      	nop
 8005710:	3728      	adds	r7, #40	; 0x28
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
	...

08005718 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005718:	b580      	push	{r7, lr}
 800571a:	b08a      	sub	sp, #40	; 0x28
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
 8005724:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800572a:	2301      	movs	r3, #1
 800572c:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800572e:	2301      	movs	r3, #1
 8005730:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005732:	e007      	b.n	8005744 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005734:	6a3a      	ldr	r2, [r7, #32]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	fbb2 f3f3 	udiv	r3, r2, r3
 800573c:	623b      	str	r3, [r7, #32]
    Width++;
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	3301      	adds	r3, #1
 8005742:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005744:	6a3a      	ldr	r2, [r7, #32]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	429a      	cmp	r2, r3
 800574a:	d2f3      	bcs.n	8005734 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800574c:	683a      	ldr	r2, [r7, #0]
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	429a      	cmp	r2, r3
 8005752:	d901      	bls.n	8005758 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005758:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	2b00      	cmp	r3, #0
 8005760:	d11f      	bne.n	80057a2 <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8005762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005764:	2b00      	cmp	r3, #0
 8005766:	d01c      	beq.n	80057a2 <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	2b00      	cmp	r3, #0
 8005770:	d005      	beq.n	800577e <_PrintUnsigned+0x66>
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d102      	bne.n	800577e <_PrintUnsigned+0x66>
        c = '0';
 8005778:	2330      	movs	r3, #48	; 0x30
 800577a:	76fb      	strb	r3, [r7, #27]
 800577c:	e001      	b.n	8005782 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 800577e:	2320      	movs	r3, #32
 8005780:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005782:	e007      	b.n	8005794 <_PrintUnsigned+0x7c>
        FieldWidth--;
 8005784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005786:	3b01      	subs	r3, #1
 8005788:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 800578a:	7efb      	ldrb	r3, [r7, #27]
 800578c:	4619      	mov	r1, r3
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f7ff ff46 	bl	8005620 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005796:	2b00      	cmp	r3, #0
 8005798:	d003      	beq.n	80057a2 <_PrintUnsigned+0x8a>
 800579a:	69fa      	ldr	r2, [r7, #28]
 800579c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800579e:	429a      	cmp	r2, r3
 80057a0:	d3f0      	bcc.n	8005784 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d903      	bls.n	80057b0 <_PrintUnsigned+0x98>
      NumDigits--;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	3b01      	subs	r3, #1
 80057ac:	603b      	str	r3, [r7, #0]
 80057ae:	e009      	b.n	80057c4 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b8:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d200      	bcs.n	80057c4 <_PrintUnsigned+0xac>
        break;
 80057c2:	e005      	b.n	80057d0 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	fb02 f303 	mul.w	r3, r2, r3
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80057ce:	e7e8      	b.n	80057a2 <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80057d0:	68ba      	ldr	r2, [r7, #8]
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d8:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057de:	fb02 f303 	mul.w	r3, r2, r3
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 80057e8:	4a15      	ldr	r2, [pc, #84]	; (8005840 <_PrintUnsigned+0x128>)
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	4413      	add	r3, r2
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	4619      	mov	r1, r3
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f7ff ff14 	bl	8005620 <_StoreChar>
    Digit /= Base;
 80057f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005800:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8005802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1e3      	bne.n	80057d0 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d011      	beq.n	8005836 <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8005812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00e      	beq.n	8005836 <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005818:	e006      	b.n	8005828 <_PrintUnsigned+0x110>
        FieldWidth--;
 800581a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800581c:	3b01      	subs	r3, #1
 800581e:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8005820:	2120      	movs	r1, #32
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f7ff fefc 	bl	8005620 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <_PrintUnsigned+0x11e>
 800582e:	69fa      	ldr	r2, [r7, #28]
 8005830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005832:	429a      	cmp	r2, r3
 8005834:	d3f1      	bcc.n	800581a <_PrintUnsigned+0x102>
      }
    }
  }
}
 8005836:	bf00      	nop
 8005838:	3728      	adds	r7, #40	; 0x28
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	080071b0 	.word	0x080071b0

08005844 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005844:	b580      	push	{r7, lr}
 8005846:	b088      	sub	sp, #32
 8005848:	af02      	add	r7, sp, #8
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
 8005850:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	bfb8      	it	lt
 8005858:	425b      	neglt	r3, r3
 800585a:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 800585c:	2301      	movs	r3, #1
 800585e:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005860:	e007      	b.n	8005872 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	693a      	ldr	r2, [r7, #16]
 8005866:	fb92 f3f3 	sdiv	r3, r2, r3
 800586a:	613b      	str	r3, [r7, #16]
    Width++;
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	3301      	adds	r3, #1
 8005870:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	693a      	ldr	r2, [r7, #16]
 8005876:	429a      	cmp	r2, r3
 8005878:	daf3      	bge.n	8005862 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800587a:	683a      	ldr	r2, [r7, #0]
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	429a      	cmp	r2, r3
 8005880:	d901      	bls.n	8005886 <_PrintInt+0x42>
    Width = NumDigits;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8005886:	6a3b      	ldr	r3, [r7, #32]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d00a      	beq.n	80058a2 <_PrintInt+0x5e>
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2b00      	cmp	r3, #0
 8005890:	db04      	blt.n	800589c <_PrintInt+0x58>
 8005892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005894:	f003 0304 	and.w	r3, r3, #4
 8005898:	2b00      	cmp	r3, #0
 800589a:	d002      	beq.n	80058a2 <_PrintInt+0x5e>
    FieldWidth--;
 800589c:	6a3b      	ldr	r3, [r7, #32]
 800589e:	3b01      	subs	r3, #1
 80058a0:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80058a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d002      	beq.n	80058b2 <_PrintInt+0x6e>
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d016      	beq.n	80058e0 <_PrintInt+0x9c>
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	f003 0301 	and.w	r3, r3, #1
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d111      	bne.n	80058e0 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80058bc:	6a3b      	ldr	r3, [r7, #32]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00e      	beq.n	80058e0 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80058c2:	e006      	b.n	80058d2 <_PrintInt+0x8e>
        FieldWidth--;
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	3b01      	subs	r3, #1
 80058c8:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80058ca:	2120      	movs	r1, #32
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f7ff fea7 	bl	8005620 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <_PrintInt+0x9c>
 80058d8:	697a      	ldr	r2, [r7, #20]
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d3f1      	bcc.n	80058c4 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	da07      	bge.n	80058f6 <_PrintInt+0xb2>
    v = -v;
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	425b      	negs	r3, r3
 80058ea:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 80058ec:	212d      	movs	r1, #45	; 0x2d
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f7ff fe96 	bl	8005620 <_StoreChar>
 80058f4:	e008      	b.n	8005908 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 80058f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f8:	f003 0304 	and.w	r3, r3, #4
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d003      	beq.n	8005908 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8005900:	212b      	movs	r1, #43	; 0x2b
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f7ff fe8c 	bl	8005620 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d019      	beq.n	8005946 <_PrintInt+0x102>
 8005912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	d114      	bne.n	8005946 <_PrintInt+0x102>
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d111      	bne.n	8005946 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00e      	beq.n	8005946 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005928:	e006      	b.n	8005938 <_PrintInt+0xf4>
        FieldWidth--;
 800592a:	6a3b      	ldr	r3, [r7, #32]
 800592c:	3b01      	subs	r3, #1
 800592e:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8005930:	2130      	movs	r1, #48	; 0x30
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f7ff fe74 	bl	8005620 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005938:	6a3b      	ldr	r3, [r7, #32]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <_PrintInt+0x102>
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	6a3b      	ldr	r3, [r7, #32]
 8005942:	429a      	cmp	r2, r3
 8005944:	d3f1      	bcc.n	800592a <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8005946:	68b9      	ldr	r1, [r7, #8]
 8005948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594a:	9301      	str	r3, [sp, #4]
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	9300      	str	r3, [sp, #0]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f7ff fedf 	bl	8005718 <_PrintUnsigned>
}
 800595a:	bf00      	nop
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005964:	b580      	push	{r7, lr}
 8005966:	b098      	sub	sp, #96	; 0x60
 8005968:	af02      	add	r7, sp, #8
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005970:	f3ef 8311 	mrs	r3, BASEPRI
 8005974:	f04f 0120 	mov.w	r1, #32
 8005978:	f381 8811 	msr	BASEPRI, r1
 800597c:	633b      	str	r3, [r7, #48]	; 0x30
 800597e:	48b7      	ldr	r0, [pc, #732]	; (8005c5c <_VPrintTarget+0x2f8>)
 8005980:	f7ff fbf2 	bl	8005168 <_PreparePacket>
 8005984:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8005986:	4bb5      	ldr	r3, [pc, #724]	; (8005c5c <_VPrintTarget+0x2f8>)
 8005988:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 800598a:	2300      	movs	r3, #0
 800598c:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 800598e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005990:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	3301      	adds	r3, #1
 8005996:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	3301      	adds	r3, #1
 80059a8:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80059aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f000 8183 	beq.w	8005cba <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 80059b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80059b8:	2b25      	cmp	r3, #37	; 0x25
 80059ba:	f040 8170 	bne.w	8005c9e <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80059be:	2300      	movs	r3, #0
 80059c0:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 80059c2:	2301      	movs	r3, #1
 80059c4:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 80059ce:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80059d2:	3b23      	subs	r3, #35	; 0x23
 80059d4:	2b0d      	cmp	r3, #13
 80059d6:	d83f      	bhi.n	8005a58 <_VPrintTarget+0xf4>
 80059d8:	a201      	add	r2, pc, #4	; (adr r2, 80059e0 <_VPrintTarget+0x7c>)
 80059da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059de:	bf00      	nop
 80059e0:	08005a49 	.word	0x08005a49
 80059e4:	08005a59 	.word	0x08005a59
 80059e8:	08005a59 	.word	0x08005a59
 80059ec:	08005a59 	.word	0x08005a59
 80059f0:	08005a59 	.word	0x08005a59
 80059f4:	08005a59 	.word	0x08005a59
 80059f8:	08005a59 	.word	0x08005a59
 80059fc:	08005a59 	.word	0x08005a59
 8005a00:	08005a39 	.word	0x08005a39
 8005a04:	08005a59 	.word	0x08005a59
 8005a08:	08005a19 	.word	0x08005a19
 8005a0c:	08005a59 	.word	0x08005a59
 8005a10:	08005a59 	.word	0x08005a59
 8005a14:	08005a29 	.word	0x08005a29
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005a18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a1a:	f043 0301 	orr.w	r3, r3, #1
 8005a1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	3301      	adds	r3, #1
 8005a24:	60fb      	str	r3, [r7, #12]
 8005a26:	e01a      	b.n	8005a5e <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005a28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a2a:	f043 0302 	orr.w	r3, r3, #2
 8005a2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	3301      	adds	r3, #1
 8005a34:	60fb      	str	r3, [r7, #12]
 8005a36:	e012      	b.n	8005a5e <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005a38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a3a:	f043 0304 	orr.w	r3, r3, #4
 8005a3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	3301      	adds	r3, #1
 8005a44:	60fb      	str	r3, [r7, #12]
 8005a46:	e00a      	b.n	8005a5e <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005a48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a4a:	f043 0308 	orr.w	r3, r3, #8
 8005a4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	3301      	adds	r3, #1
 8005a54:	60fb      	str	r3, [r7, #12]
 8005a56:	e002      	b.n	8005a5e <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	653b      	str	r3, [r7, #80]	; 0x50
 8005a5c:	bf00      	nop
        }
      } while (v);
 8005a5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1b0      	bne.n	80059c6 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005a64:	2300      	movs	r3, #0
 8005a66:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8005a70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005a74:	2b2f      	cmp	r3, #47	; 0x2f
 8005a76:	d912      	bls.n	8005a9e <_VPrintTarget+0x13a>
 8005a78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005a7c:	2b39      	cmp	r3, #57	; 0x39
 8005a7e:	d80e      	bhi.n	8005a9e <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	3301      	adds	r3, #1
 8005a84:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8005a86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a88:	4613      	mov	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	005b      	lsls	r3, r3, #1
 8005a90:	461a      	mov	r2, r3
 8005a92:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005a96:	4413      	add	r3, r2
 8005a98:	3b30      	subs	r3, #48	; 0x30
 8005a9a:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8005a9c:	e7e4      	b.n	8005a68 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8005aaa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005aae:	2b2e      	cmp	r3, #46	; 0x2e
 8005ab0:	d11d      	bne.n	8005aee <_VPrintTarget+0x18a>
        sFormat++;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8005ac0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ac4:	2b2f      	cmp	r3, #47	; 0x2f
 8005ac6:	d912      	bls.n	8005aee <_VPrintTarget+0x18a>
 8005ac8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005acc:	2b39      	cmp	r3, #57	; 0x39
 8005ace:	d80e      	bhi.n	8005aee <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8005ad6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ad8:	4613      	mov	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4413      	add	r3, r2
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ae6:	4413      	add	r3, r2
 8005ae8:	3b30      	subs	r3, #48	; 0x30
 8005aea:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8005aec:	e7e4      	b.n	8005ab8 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005af6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005afa:	2b6c      	cmp	r3, #108	; 0x6c
 8005afc:	d003      	beq.n	8005b06 <_VPrintTarget+0x1a2>
 8005afe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b02:	2b68      	cmp	r3, #104	; 0x68
 8005b04:	d107      	bne.n	8005b16 <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	781b      	ldrb	r3, [r3, #0]
 8005b0a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	3301      	adds	r3, #1
 8005b12:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005b14:	e7ef      	b.n	8005af6 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005b16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b1a:	2b25      	cmp	r3, #37	; 0x25
 8005b1c:	f000 80b3 	beq.w	8005c86 <_VPrintTarget+0x322>
 8005b20:	2b25      	cmp	r3, #37	; 0x25
 8005b22:	f2c0 80b7 	blt.w	8005c94 <_VPrintTarget+0x330>
 8005b26:	2b78      	cmp	r3, #120	; 0x78
 8005b28:	f300 80b4 	bgt.w	8005c94 <_VPrintTarget+0x330>
 8005b2c:	2b58      	cmp	r3, #88	; 0x58
 8005b2e:	f2c0 80b1 	blt.w	8005c94 <_VPrintTarget+0x330>
 8005b32:	3b58      	subs	r3, #88	; 0x58
 8005b34:	2b20      	cmp	r3, #32
 8005b36:	f200 80ad 	bhi.w	8005c94 <_VPrintTarget+0x330>
 8005b3a:	a201      	add	r2, pc, #4	; (adr r2, 8005b40 <_VPrintTarget+0x1dc>)
 8005b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b40:	08005c37 	.word	0x08005c37
 8005b44:	08005c95 	.word	0x08005c95
 8005b48:	08005c95 	.word	0x08005c95
 8005b4c:	08005c95 	.word	0x08005c95
 8005b50:	08005c95 	.word	0x08005c95
 8005b54:	08005c95 	.word	0x08005c95
 8005b58:	08005c95 	.word	0x08005c95
 8005b5c:	08005c95 	.word	0x08005c95
 8005b60:	08005c95 	.word	0x08005c95
 8005b64:	08005c95 	.word	0x08005c95
 8005b68:	08005c95 	.word	0x08005c95
 8005b6c:	08005bc5 	.word	0x08005bc5
 8005b70:	08005beb 	.word	0x08005beb
 8005b74:	08005c95 	.word	0x08005c95
 8005b78:	08005c95 	.word	0x08005c95
 8005b7c:	08005c95 	.word	0x08005c95
 8005b80:	08005c95 	.word	0x08005c95
 8005b84:	08005c95 	.word	0x08005c95
 8005b88:	08005c95 	.word	0x08005c95
 8005b8c:	08005c95 	.word	0x08005c95
 8005b90:	08005c95 	.word	0x08005c95
 8005b94:	08005c95 	.word	0x08005c95
 8005b98:	08005c95 	.word	0x08005c95
 8005b9c:	08005c95 	.word	0x08005c95
 8005ba0:	08005c61 	.word	0x08005c61
 8005ba4:	08005c95 	.word	0x08005c95
 8005ba8:	08005c95 	.word	0x08005c95
 8005bac:	08005c95 	.word	0x08005c95
 8005bb0:	08005c95 	.word	0x08005c95
 8005bb4:	08005c11 	.word	0x08005c11
 8005bb8:	08005c95 	.word	0x08005c95
 8005bbc:	08005c95 	.word	0x08005c95
 8005bc0:	08005c37 	.word	0x08005c37
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	1d19      	adds	r1, r3, #4
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	6011      	str	r1, [r2, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8005bd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8005bd8:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8005bdc:	f107 0314 	add.w	r3, r7, #20
 8005be0:	4611      	mov	r1, r2
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7ff fd1c 	bl	8005620 <_StoreChar>
        break;
 8005be8:	e055      	b.n	8005c96 <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	1d19      	adds	r1, r3, #4
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	6011      	str	r1, [r2, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005bf8:	f107 0014 	add.w	r0, r7, #20
 8005bfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bfe:	9301      	str	r3, [sp, #4]
 8005c00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c06:	220a      	movs	r2, #10
 8005c08:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005c0a:	f7ff fe1b 	bl	8005844 <_PrintInt>
        break;
 8005c0e:	e042      	b.n	8005c96 <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	1d19      	adds	r1, r3, #4
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	6011      	str	r1, [r2, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005c1e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005c20:	f107 0014 	add.w	r0, r7, #20
 8005c24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c26:	9301      	str	r3, [sp, #4]
 8005c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c2e:	220a      	movs	r2, #10
 8005c30:	f7ff fd72 	bl	8005718 <_PrintUnsigned>
        break;
 8005c34:	e02f      	b.n	8005c96 <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	1d19      	adds	r1, r3, #4
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	6011      	str	r1, [r2, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005c44:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005c46:	f107 0014 	add.w	r0, r7, #20
 8005c4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c4c:	9301      	str	r3, [sp, #4]
 8005c4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c50:	9300      	str	r3, [sp, #0]
 8005c52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c54:	2210      	movs	r2, #16
 8005c56:	f7ff fd5f 	bl	8005718 <_PrintUnsigned>
        break;
 8005c5a:	e01c      	b.n	8005c96 <_VPrintTarget+0x332>
 8005c5c:	20014314 	.word	0x20014314
      case 'p':
        v = va_arg(*pParamList, int);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	1d19      	adds	r1, r3, #4
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	6011      	str	r1, [r2, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005c6e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005c70:	f107 0014 	add.w	r0, r7, #20
 8005c74:	2300      	movs	r3, #0
 8005c76:	9301      	str	r3, [sp, #4]
 8005c78:	2308      	movs	r3, #8
 8005c7a:	9300      	str	r3, [sp, #0]
 8005c7c:	2308      	movs	r3, #8
 8005c7e:	2210      	movs	r2, #16
 8005c80:	f7ff fd4a 	bl	8005718 <_PrintUnsigned>
        break;
 8005c84:	e007      	b.n	8005c96 <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8005c86:	f107 0314 	add.w	r3, r7, #20
 8005c8a:	2125      	movs	r1, #37	; 0x25
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f7ff fcc7 	bl	8005620 <_StoreChar>
        break;
 8005c92:	e000      	b.n	8005c96 <_VPrintTarget+0x332>
      default:
        break;
 8005c94:	bf00      	nop
      }
      sFormat++;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	60fb      	str	r3, [r7, #12]
 8005c9c:	e007      	b.n	8005cae <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8005c9e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005ca2:	f107 0314 	add.w	r3, r7, #20
 8005ca6:	4611      	mov	r1, r2
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7ff fcb9 	bl	8005620 <_StoreChar>
    }
  } while (*sFormat);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f47f ae72 	bne.w	800599c <_VPrintTarget+0x38>
 8005cb8:	e000      	b.n	8005cbc <_VPrintTarget+0x358>
      break;
 8005cba:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d041      	beq.n	8005d46 <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 8005cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005cca:	69bb      	ldr	r3, [r7, #24]
 8005ccc:	643b      	str	r3, [r7, #64]	; 0x40
 8005cce:	6a3b      	ldr	r3, [r7, #32]
 8005cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cd2:	e00b      	b.n	8005cec <_VPrintTarget+0x388>
 8005cd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cd6:	b2da      	uxtb	r2, r3
 8005cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cda:	1c59      	adds	r1, r3, #1
 8005cdc:	6439      	str	r1, [r7, #64]	; 0x40
 8005cde:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ce2:	b2d2      	uxtb	r2, r2
 8005ce4:	701a      	strb	r2, [r3, #0]
 8005ce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ce8:	09db      	lsrs	r3, r3, #7
 8005cea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cee:	2b7f      	cmp	r3, #127	; 0x7f
 8005cf0:	d8f0      	bhi.n	8005cd4 <_VPrintTarget+0x370>
 8005cf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cf4:	1c5a      	adds	r2, r3, #1
 8005cf6:	643a      	str	r2, [r7, #64]	; 0x40
 8005cf8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	701a      	strb	r2, [r3, #0]
 8005cfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d00:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d06:	2300      	movs	r3, #0
 8005d08:	637b      	str	r3, [r7, #52]	; 0x34
 8005d0a:	e00b      	b.n	8005d24 <_VPrintTarget+0x3c0>
 8005d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d12:	1c59      	adds	r1, r3, #1
 8005d14:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d1a:	b2d2      	uxtb	r2, r2
 8005d1c:	701a      	strb	r2, [r3, #0]
 8005d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d20:	09db      	lsrs	r3, r3, #7
 8005d22:	637b      	str	r3, [r7, #52]	; 0x34
 8005d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d26:	2b7f      	cmp	r3, #127	; 0x7f
 8005d28:	d8f0      	bhi.n	8005d0c <_VPrintTarget+0x3a8>
 8005d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2c:	1c5a      	adds	r2, r3, #1
 8005d2e:	63ba      	str	r2, [r7, #56]	; 0x38
 8005d30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d38:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	69b9      	ldr	r1, [r7, #24]
 8005d3e:	221a      	movs	r2, #26
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7ff faff 	bl	8005344 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d48:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005d4c:	bf00      	nop
 8005d4e:	3758      	adds	r7, #88	; 0x58
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b086      	sub	sp, #24
 8005d58:	af02      	add	r7, sp, #8
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005d62:	2300      	movs	r3, #0
 8005d64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005d68:	4917      	ldr	r1, [pc, #92]	; (8005dc8 <SEGGER_SYSVIEW_Init+0x74>)
 8005d6a:	4818      	ldr	r0, [pc, #96]	; (8005dcc <SEGGER_SYSVIEW_Init+0x78>)
 8005d6c:	f7ff f8dc 	bl	8004f28 <SEGGER_RTT_AllocUpBuffer>
 8005d70:	4603      	mov	r3, r0
 8005d72:	b2da      	uxtb	r2, r3
 8005d74:	4b16      	ldr	r3, [pc, #88]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005d76:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005d78:	4b15      	ldr	r3, [pc, #84]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005d7a:	785a      	ldrb	r2, [r3, #1]
 8005d7c:	4b14      	ldr	r3, [pc, #80]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005d7e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005d80:	4b13      	ldr	r3, [pc, #76]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005d82:	7e1b      	ldrb	r3, [r3, #24]
 8005d84:	4618      	mov	r0, r3
 8005d86:	2300      	movs	r3, #0
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	2308      	movs	r3, #8
 8005d8c:	4a11      	ldr	r2, [pc, #68]	; (8005dd4 <SEGGER_SYSVIEW_Init+0x80>)
 8005d8e:	490f      	ldr	r1, [pc, #60]	; (8005dcc <SEGGER_SYSVIEW_Init+0x78>)
 8005d90:	f7ff f94e 	bl	8005030 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005d94:	4b0e      	ldr	r3, [pc, #56]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005d9a:	4b0f      	ldr	r3, [pc, #60]	; (8005dd8 <SEGGER_SYSVIEW_Init+0x84>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a0c      	ldr	r2, [pc, #48]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005da0:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005da2:	4a0b      	ldr	r2, [pc, #44]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005da8:	4a09      	ldr	r2, [pc, #36]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005dae:	4a08      	ldr	r2, [pc, #32]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005db4:	4a06      	ldr	r2, [pc, #24]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005dba:	4b05      	ldr	r3, [pc, #20]	; (8005dd0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005dc0:	bf00      	nop
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	200132dc 	.word	0x200132dc
 8005dcc:	080070c4 	.word	0x080070c4
 8005dd0:	200142e4 	.word	0x200142e4
 8005dd4:	200142dc 	.word	0x200142dc
 8005dd8:	e0001004 	.word	0xe0001004

08005ddc <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005de4:	4a04      	ldr	r2, [pc, #16]	; (8005df8 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6113      	str	r3, [r2, #16]
}
 8005dea:	bf00      	nop
 8005dec:	370c      	adds	r7, #12
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	200142e4 	.word	0x200142e4

08005dfc <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005e04:	f3ef 8311 	mrs	r3, BASEPRI
 8005e08:	f04f 0120 	mov.w	r1, #32
 8005e0c:	f381 8811 	msr	BASEPRI, r1
 8005e10:	60fb      	str	r3, [r7, #12]
 8005e12:	4808      	ldr	r0, [pc, #32]	; (8005e34 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005e14:	f7ff f9a8 	bl	8005168 <_PreparePacket>
 8005e18:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	68b9      	ldr	r1, [r7, #8]
 8005e1e:	68b8      	ldr	r0, [r7, #8]
 8005e20:	f7ff fa90 	bl	8005344 <_SendPacket>
  RECORD_END();
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f383 8811 	msr	BASEPRI, r3
}
 8005e2a:	bf00      	nop
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	20014314 	.word	0x20014314

08005e38 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b088      	sub	sp, #32
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005e42:	f3ef 8311 	mrs	r3, BASEPRI
 8005e46:	f04f 0120 	mov.w	r1, #32
 8005e4a:	f381 8811 	msr	BASEPRI, r1
 8005e4e:	617b      	str	r3, [r7, #20]
 8005e50:	4816      	ldr	r0, [pc, #88]	; (8005eac <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005e52:	f7ff f989 	bl	8005168 <_PreparePacket>
 8005e56:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	61fb      	str	r3, [r7, #28]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	61bb      	str	r3, [r7, #24]
 8005e64:	e00b      	b.n	8005e7e <SEGGER_SYSVIEW_RecordU32+0x46>
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	1c59      	adds	r1, r3, #1
 8005e6e:	61f9      	str	r1, [r7, #28]
 8005e70:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e74:	b2d2      	uxtb	r2, r2
 8005e76:	701a      	strb	r2, [r3, #0]
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	09db      	lsrs	r3, r3, #7
 8005e7c:	61bb      	str	r3, [r7, #24]
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	2b7f      	cmp	r3, #127	; 0x7f
 8005e82:	d8f0      	bhi.n	8005e66 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	1c5a      	adds	r2, r3, #1
 8005e88:	61fa      	str	r2, [r7, #28]
 8005e8a:	69ba      	ldr	r2, [r7, #24]
 8005e8c:	b2d2      	uxtb	r2, r2
 8005e8e:	701a      	strb	r2, [r3, #0]
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	68f9      	ldr	r1, [r7, #12]
 8005e98:	6938      	ldr	r0, [r7, #16]
 8005e9a:	f7ff fa53 	bl	8005344 <_SendPacket>
  RECORD_END();
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	f383 8811 	msr	BASEPRI, r3
}
 8005ea4:	bf00      	nop
 8005ea6:	3720      	adds	r7, #32
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	20014314 	.word	0x20014314

08005eb0 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b08c      	sub	sp, #48	; 0x30
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005ebc:	f3ef 8311 	mrs	r3, BASEPRI
 8005ec0:	f04f 0120 	mov.w	r1, #32
 8005ec4:	f381 8811 	msr	BASEPRI, r1
 8005ec8:	61fb      	str	r3, [r7, #28]
 8005eca:	4825      	ldr	r0, [pc, #148]	; (8005f60 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005ecc:	f7ff f94c 	bl	8005168 <_PreparePacket>
 8005ed0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ede:	e00b      	b.n	8005ef8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee2:	b2da      	uxtb	r2, r3
 8005ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee6:	1c59      	adds	r1, r3, #1
 8005ee8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005eea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005eee:	b2d2      	uxtb	r2, r2
 8005ef0:	701a      	strb	r2, [r3, #0]
 8005ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ef4:	09db      	lsrs	r3, r3, #7
 8005ef6:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efa:	2b7f      	cmp	r3, #127	; 0x7f
 8005efc:	d8f0      	bhi.n	8005ee0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f00:	1c5a      	adds	r2, r3, #1
 8005f02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f06:	b2d2      	uxtb	r2, r2
 8005f08:	701a      	strb	r2, [r3, #0]
 8005f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f0c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	627b      	str	r3, [r7, #36]	; 0x24
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	623b      	str	r3, [r7, #32]
 8005f16:	e00b      	b.n	8005f30 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1e:	1c59      	adds	r1, r3, #1
 8005f20:	6279      	str	r1, [r7, #36]	; 0x24
 8005f22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f26:	b2d2      	uxtb	r2, r2
 8005f28:	701a      	strb	r2, [r3, #0]
 8005f2a:	6a3b      	ldr	r3, [r7, #32]
 8005f2c:	09db      	lsrs	r3, r3, #7
 8005f2e:	623b      	str	r3, [r7, #32]
 8005f30:	6a3b      	ldr	r3, [r7, #32]
 8005f32:	2b7f      	cmp	r3, #127	; 0x7f
 8005f34:	d8f0      	bhi.n	8005f18 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	627a      	str	r2, [r7, #36]	; 0x24
 8005f3c:	6a3a      	ldr	r2, [r7, #32]
 8005f3e:	b2d2      	uxtb	r2, r2
 8005f40:	701a      	strb	r2, [r3, #0]
 8005f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f44:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	6979      	ldr	r1, [r7, #20]
 8005f4a:	69b8      	ldr	r0, [r7, #24]
 8005f4c:	f7ff f9fa 	bl	8005344 <_SendPacket>
  RECORD_END();
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	f383 8811 	msr	BASEPRI, r3
}
 8005f56:	bf00      	nop
 8005f58:	3730      	adds	r7, #48	; 0x30
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	20014314 	.word	0x20014314

08005f64 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b08e      	sub	sp, #56	; 0x38
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
 8005f70:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005f72:	f3ef 8311 	mrs	r3, BASEPRI
 8005f76:	f04f 0120 	mov.w	r1, #32
 8005f7a:	f381 8811 	msr	BASEPRI, r1
 8005f7e:	61fb      	str	r3, [r7, #28]
 8005f80:	4832      	ldr	r0, [pc, #200]	; (800604c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005f82:	f7ff f8f1 	bl	8005168 <_PreparePacket>
 8005f86:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	637b      	str	r3, [r7, #52]	; 0x34
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	633b      	str	r3, [r7, #48]	; 0x30
 8005f94:	e00b      	b.n	8005fae <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8005f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f9c:	1c59      	adds	r1, r3, #1
 8005f9e:	6379      	str	r1, [r7, #52]	; 0x34
 8005fa0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fa4:	b2d2      	uxtb	r2, r2
 8005fa6:	701a      	strb	r2, [r3, #0]
 8005fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005faa:	09db      	lsrs	r3, r3, #7
 8005fac:	633b      	str	r3, [r7, #48]	; 0x30
 8005fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb0:	2b7f      	cmp	r3, #127	; 0x7f
 8005fb2:	d8f0      	bhi.n	8005f96 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8005fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fb6:	1c5a      	adds	r2, r3, #1
 8005fb8:	637a      	str	r2, [r7, #52]	; 0x34
 8005fba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fbc:	b2d2      	uxtb	r2, r2
 8005fbe:	701a      	strb	r2, [r3, #0]
 8005fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fc2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fcc:	e00b      	b.n	8005fe6 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8005fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd0:	b2da      	uxtb	r2, r3
 8005fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd4:	1c59      	adds	r1, r3, #1
 8005fd6:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005fd8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fdc:	b2d2      	uxtb	r2, r2
 8005fde:	701a      	strb	r2, [r3, #0]
 8005fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe2:	09db      	lsrs	r3, r3, #7
 8005fe4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe8:	2b7f      	cmp	r3, #127	; 0x7f
 8005fea:	d8f0      	bhi.n	8005fce <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fee:	1c5a      	adds	r2, r3, #1
 8005ff0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ff2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ff4:	b2d2      	uxtb	r2, r2
 8005ff6:	701a      	strb	r2, [r3, #0]
 8005ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ffa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	627b      	str	r3, [r7, #36]	; 0x24
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	623b      	str	r3, [r7, #32]
 8006004:	e00b      	b.n	800601e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006006:	6a3b      	ldr	r3, [r7, #32]
 8006008:	b2da      	uxtb	r2, r3
 800600a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600c:	1c59      	adds	r1, r3, #1
 800600e:	6279      	str	r1, [r7, #36]	; 0x24
 8006010:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006014:	b2d2      	uxtb	r2, r2
 8006016:	701a      	strb	r2, [r3, #0]
 8006018:	6a3b      	ldr	r3, [r7, #32]
 800601a:	09db      	lsrs	r3, r3, #7
 800601c:	623b      	str	r3, [r7, #32]
 800601e:	6a3b      	ldr	r3, [r7, #32]
 8006020:	2b7f      	cmp	r3, #127	; 0x7f
 8006022:	d8f0      	bhi.n	8006006 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006026:	1c5a      	adds	r2, r3, #1
 8006028:	627a      	str	r2, [r7, #36]	; 0x24
 800602a:	6a3a      	ldr	r2, [r7, #32]
 800602c:	b2d2      	uxtb	r2, r2
 800602e:	701a      	strb	r2, [r3, #0]
 8006030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006032:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	6979      	ldr	r1, [r7, #20]
 8006038:	69b8      	ldr	r0, [r7, #24]
 800603a:	f7ff f983 	bl	8005344 <_SendPacket>
  RECORD_END();
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	f383 8811 	msr	BASEPRI, r3
}
 8006044:	bf00      	nop
 8006046:	3738      	adds	r7, #56	; 0x38
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	20014314 	.word	0x20014314

08006050 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8006050:	b580      	push	{r7, lr}
 8006052:	b090      	sub	sp, #64	; 0x40
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	607a      	str	r2, [r7, #4]
 800605c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800605e:	f3ef 8311 	mrs	r3, BASEPRI
 8006062:	f04f 0120 	mov.w	r1, #32
 8006066:	f381 8811 	msr	BASEPRI, r1
 800606a:	61fb      	str	r3, [r7, #28]
 800606c:	4840      	ldr	r0, [pc, #256]	; (8006170 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800606e:	f7ff f87b 	bl	8005168 <_PreparePacket>
 8006072:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006080:	e00b      	b.n	800609a <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8006082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006084:	b2da      	uxtb	r2, r3
 8006086:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006088:	1c59      	adds	r1, r3, #1
 800608a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800608c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006090:	b2d2      	uxtb	r2, r2
 8006092:	701a      	strb	r2, [r3, #0]
 8006094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006096:	09db      	lsrs	r3, r3, #7
 8006098:	63bb      	str	r3, [r7, #56]	; 0x38
 800609a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800609c:	2b7f      	cmp	r3, #127	; 0x7f
 800609e:	d8f0      	bhi.n	8006082 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80060a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060a2:	1c5a      	adds	r2, r3, #1
 80060a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80060a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060a8:	b2d2      	uxtb	r2, r2
 80060aa:	701a      	strb	r2, [r3, #0]
 80060ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ae:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	637b      	str	r3, [r7, #52]	; 0x34
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	633b      	str	r3, [r7, #48]	; 0x30
 80060b8:	e00b      	b.n	80060d2 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80060ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060c0:	1c59      	adds	r1, r3, #1
 80060c2:	6379      	str	r1, [r7, #52]	; 0x34
 80060c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060c8:	b2d2      	uxtb	r2, r2
 80060ca:	701a      	strb	r2, [r3, #0]
 80060cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ce:	09db      	lsrs	r3, r3, #7
 80060d0:	633b      	str	r3, [r7, #48]	; 0x30
 80060d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d4:	2b7f      	cmp	r3, #127	; 0x7f
 80060d6:	d8f0      	bhi.n	80060ba <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80060d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	637a      	str	r2, [r7, #52]	; 0x34
 80060de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060e0:	b2d2      	uxtb	r2, r2
 80060e2:	701a      	strb	r2, [r3, #0]
 80060e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060e6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80060f0:	e00b      	b.n	800610a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80060f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060f4:	b2da      	uxtb	r2, r3
 80060f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f8:	1c59      	adds	r1, r3, #1
 80060fa:	62f9      	str	r1, [r7, #44]	; 0x2c
 80060fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006100:	b2d2      	uxtb	r2, r2
 8006102:	701a      	strb	r2, [r3, #0]
 8006104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006106:	09db      	lsrs	r3, r3, #7
 8006108:	62bb      	str	r3, [r7, #40]	; 0x28
 800610a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800610c:	2b7f      	cmp	r3, #127	; 0x7f
 800610e:	d8f0      	bhi.n	80060f2 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8006110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006112:	1c5a      	adds	r2, r3, #1
 8006114:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006116:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006118:	b2d2      	uxtb	r2, r2
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800611e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	627b      	str	r3, [r7, #36]	; 0x24
 8006124:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006126:	623b      	str	r3, [r7, #32]
 8006128:	e00b      	b.n	8006142 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	b2da      	uxtb	r2, r3
 800612e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006130:	1c59      	adds	r1, r3, #1
 8006132:	6279      	str	r1, [r7, #36]	; 0x24
 8006134:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006138:	b2d2      	uxtb	r2, r2
 800613a:	701a      	strb	r2, [r3, #0]
 800613c:	6a3b      	ldr	r3, [r7, #32]
 800613e:	09db      	lsrs	r3, r3, #7
 8006140:	623b      	str	r3, [r7, #32]
 8006142:	6a3b      	ldr	r3, [r7, #32]
 8006144:	2b7f      	cmp	r3, #127	; 0x7f
 8006146:	d8f0      	bhi.n	800612a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	627a      	str	r2, [r7, #36]	; 0x24
 800614e:	6a3a      	ldr	r2, [r7, #32]
 8006150:	b2d2      	uxtb	r2, r2
 8006152:	701a      	strb	r2, [r3, #0]
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	6979      	ldr	r1, [r7, #20]
 800615c:	69b8      	ldr	r0, [r7, #24]
 800615e:	f7ff f8f1 	bl	8005344 <_SendPacket>
  RECORD_END();
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	f383 8811 	msr	BASEPRI, r3
}
 8006168:	bf00      	nop
 800616a:	3740      	adds	r7, #64	; 0x40
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}
 8006170:	20014314 	.word	0x20014314

08006174 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006174:	b580      	push	{r7, lr}
 8006176:	b08c      	sub	sp, #48	; 0x30
 8006178:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800617a:	4b58      	ldr	r3, [pc, #352]	; (80062dc <SEGGER_SYSVIEW_Start+0x168>)
 800617c:	2201      	movs	r2, #1
 800617e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006180:	f3ef 8311 	mrs	r3, BASEPRI
 8006184:	f04f 0120 	mov.w	r1, #32
 8006188:	f381 8811 	msr	BASEPRI, r1
 800618c:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800618e:	4b53      	ldr	r3, [pc, #332]	; (80062dc <SEGGER_SYSVIEW_Start+0x168>)
 8006190:	785b      	ldrb	r3, [r3, #1]
 8006192:	220a      	movs	r2, #10
 8006194:	4952      	ldr	r1, [pc, #328]	; (80062e0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006196:	4618      	mov	r0, r3
 8006198:	f7fa f82a 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80061a2:	200a      	movs	r0, #10
 80061a4:	f7ff fe2a 	bl	8005dfc <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80061a8:	f3ef 8311 	mrs	r3, BASEPRI
 80061ac:	f04f 0120 	mov.w	r1, #32
 80061b0:	f381 8811 	msr	BASEPRI, r1
 80061b4:	60bb      	str	r3, [r7, #8]
 80061b6:	484b      	ldr	r0, [pc, #300]	; (80062e4 <SEGGER_SYSVIEW_Start+0x170>)
 80061b8:	f7fe ffd6 	bl	8005168 <_PreparePacket>
 80061bc:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061c6:	4b45      	ldr	r3, [pc, #276]	; (80062dc <SEGGER_SYSVIEW_Start+0x168>)
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80061cc:	e00b      	b.n	80061e6 <SEGGER_SYSVIEW_Start+0x72>
 80061ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061d4:	1c59      	adds	r1, r3, #1
 80061d6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80061d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061dc:	b2d2      	uxtb	r2, r2
 80061de:	701a      	strb	r2, [r3, #0]
 80061e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e2:	09db      	lsrs	r3, r3, #7
 80061e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80061e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e8:	2b7f      	cmp	r3, #127	; 0x7f
 80061ea:	d8f0      	bhi.n	80061ce <SEGGER_SYSVIEW_Start+0x5a>
 80061ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061f4:	b2d2      	uxtb	r2, r2
 80061f6:	701a      	strb	r2, [r3, #0]
 80061f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061fa:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	627b      	str	r3, [r7, #36]	; 0x24
 8006200:	4b36      	ldr	r3, [pc, #216]	; (80062dc <SEGGER_SYSVIEW_Start+0x168>)
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	623b      	str	r3, [r7, #32]
 8006206:	e00b      	b.n	8006220 <SEGGER_SYSVIEW_Start+0xac>
 8006208:	6a3b      	ldr	r3, [r7, #32]
 800620a:	b2da      	uxtb	r2, r3
 800620c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620e:	1c59      	adds	r1, r3, #1
 8006210:	6279      	str	r1, [r7, #36]	; 0x24
 8006212:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006216:	b2d2      	uxtb	r2, r2
 8006218:	701a      	strb	r2, [r3, #0]
 800621a:	6a3b      	ldr	r3, [r7, #32]
 800621c:	09db      	lsrs	r3, r3, #7
 800621e:	623b      	str	r3, [r7, #32]
 8006220:	6a3b      	ldr	r3, [r7, #32]
 8006222:	2b7f      	cmp	r3, #127	; 0x7f
 8006224:	d8f0      	bhi.n	8006208 <SEGGER_SYSVIEW_Start+0x94>
 8006226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006228:	1c5a      	adds	r2, r3, #1
 800622a:	627a      	str	r2, [r7, #36]	; 0x24
 800622c:	6a3a      	ldr	r2, [r7, #32]
 800622e:	b2d2      	uxtb	r2, r2
 8006230:	701a      	strb	r2, [r3, #0]
 8006232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006234:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	61fb      	str	r3, [r7, #28]
 800623a:	4b28      	ldr	r3, [pc, #160]	; (80062dc <SEGGER_SYSVIEW_Start+0x168>)
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	61bb      	str	r3, [r7, #24]
 8006240:	e00b      	b.n	800625a <SEGGER_SYSVIEW_Start+0xe6>
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	b2da      	uxtb	r2, r3
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	1c59      	adds	r1, r3, #1
 800624a:	61f9      	str	r1, [r7, #28]
 800624c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006250:	b2d2      	uxtb	r2, r2
 8006252:	701a      	strb	r2, [r3, #0]
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	09db      	lsrs	r3, r3, #7
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	2b7f      	cmp	r3, #127	; 0x7f
 800625e:	d8f0      	bhi.n	8006242 <SEGGER_SYSVIEW_Start+0xce>
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	1c5a      	adds	r2, r3, #1
 8006264:	61fa      	str	r2, [r7, #28]
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	b2d2      	uxtb	r2, r2
 800626a:	701a      	strb	r2, [r3, #0]
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	617b      	str	r3, [r7, #20]
 8006274:	2300      	movs	r3, #0
 8006276:	613b      	str	r3, [r7, #16]
 8006278:	e00b      	b.n	8006292 <SEGGER_SYSVIEW_Start+0x11e>
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	b2da      	uxtb	r2, r3
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	1c59      	adds	r1, r3, #1
 8006282:	6179      	str	r1, [r7, #20]
 8006284:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006288:	b2d2      	uxtb	r2, r2
 800628a:	701a      	strb	r2, [r3, #0]
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	09db      	lsrs	r3, r3, #7
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	2b7f      	cmp	r3, #127	; 0x7f
 8006296:	d8f0      	bhi.n	800627a <SEGGER_SYSVIEW_Start+0x106>
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	1c5a      	adds	r2, r3, #1
 800629c:	617a      	str	r2, [r7, #20]
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	b2d2      	uxtb	r2, r2
 80062a2:	701a      	strb	r2, [r3, #0]
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80062a8:	2218      	movs	r2, #24
 80062aa:	6839      	ldr	r1, [r7, #0]
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7ff f849 	bl	8005344 <_SendPacket>
      RECORD_END();
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80062b8:	4b08      	ldr	r3, [pc, #32]	; (80062dc <SEGGER_SYSVIEW_Start+0x168>)
 80062ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80062c0:	4b06      	ldr	r3, [pc, #24]	; (80062dc <SEGGER_SYSVIEW_Start+0x168>)
 80062c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c4:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80062c6:	f000 f9eb 	bl	80066a0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80062ca:	f000 f9b1 	bl	8006630 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80062ce:	f000 fc83 	bl	8006bd8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80062d2:	bf00      	nop
 80062d4:	3730      	adds	r7, #48	; 0x30
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	200142e4 	.word	0x200142e4
 80062e0:	080071a4 	.word	0x080071a4
 80062e4:	20014314 	.word	0x20014314

080062e8 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80062ee:	f3ef 8311 	mrs	r3, BASEPRI
 80062f2:	f04f 0120 	mov.w	r1, #32
 80062f6:	f381 8811 	msr	BASEPRI, r1
 80062fa:	607b      	str	r3, [r7, #4]
 80062fc:	480b      	ldr	r0, [pc, #44]	; (800632c <SEGGER_SYSVIEW_Stop+0x44>)
 80062fe:	f7fe ff33 	bl	8005168 <_PreparePacket>
 8006302:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8006304:	4b0a      	ldr	r3, [pc, #40]	; (8006330 <SEGGER_SYSVIEW_Stop+0x48>)
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d007      	beq.n	800631c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800630c:	220b      	movs	r2, #11
 800630e:	6839      	ldr	r1, [r7, #0]
 8006310:	6838      	ldr	r0, [r7, #0]
 8006312:	f7ff f817 	bl	8005344 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8006316:	4b06      	ldr	r3, [pc, #24]	; (8006330 <SEGGER_SYSVIEW_Stop+0x48>)
 8006318:	2200      	movs	r2, #0
 800631a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f383 8811 	msr	BASEPRI, r3
}
 8006322:	bf00      	nop
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	20014314 	.word	0x20014314
 8006330:	200142e4 	.word	0x200142e4

08006334 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8006334:	b580      	push	{r7, lr}
 8006336:	b08c      	sub	sp, #48	; 0x30
 8006338:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800633a:	f3ef 8311 	mrs	r3, BASEPRI
 800633e:	f04f 0120 	mov.w	r1, #32
 8006342:	f381 8811 	msr	BASEPRI, r1
 8006346:	60fb      	str	r3, [r7, #12]
 8006348:	4845      	ldr	r0, [pc, #276]	; (8006460 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800634a:	f7fe ff0d 	bl	8005168 <_PreparePacket>
 800634e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006358:	4b42      	ldr	r3, [pc, #264]	; (8006464 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	62bb      	str	r3, [r7, #40]	; 0x28
 800635e:	e00b      	b.n	8006378 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006362:	b2da      	uxtb	r2, r3
 8006364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006366:	1c59      	adds	r1, r3, #1
 8006368:	62f9      	str	r1, [r7, #44]	; 0x2c
 800636a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800636e:	b2d2      	uxtb	r2, r2
 8006370:	701a      	strb	r2, [r3, #0]
 8006372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006374:	09db      	lsrs	r3, r3, #7
 8006376:	62bb      	str	r3, [r7, #40]	; 0x28
 8006378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637a:	2b7f      	cmp	r3, #127	; 0x7f
 800637c:	d8f0      	bhi.n	8006360 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800637e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006380:	1c5a      	adds	r2, r3, #1
 8006382:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006384:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006386:	b2d2      	uxtb	r2, r2
 8006388:	701a      	strb	r2, [r3, #0]
 800638a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800638c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	627b      	str	r3, [r7, #36]	; 0x24
 8006392:	4b34      	ldr	r3, [pc, #208]	; (8006464 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	623b      	str	r3, [r7, #32]
 8006398:	e00b      	b.n	80063b2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800639a:	6a3b      	ldr	r3, [r7, #32]
 800639c:	b2da      	uxtb	r2, r3
 800639e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a0:	1c59      	adds	r1, r3, #1
 80063a2:	6279      	str	r1, [r7, #36]	; 0x24
 80063a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063a8:	b2d2      	uxtb	r2, r2
 80063aa:	701a      	strb	r2, [r3, #0]
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	09db      	lsrs	r3, r3, #7
 80063b0:	623b      	str	r3, [r7, #32]
 80063b2:	6a3b      	ldr	r3, [r7, #32]
 80063b4:	2b7f      	cmp	r3, #127	; 0x7f
 80063b6:	d8f0      	bhi.n	800639a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80063b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	627a      	str	r2, [r7, #36]	; 0x24
 80063be:	6a3a      	ldr	r2, [r7, #32]
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	701a      	strb	r2, [r3, #0]
 80063c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	61fb      	str	r3, [r7, #28]
 80063cc:	4b25      	ldr	r3, [pc, #148]	; (8006464 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	61bb      	str	r3, [r7, #24]
 80063d2:	e00b      	b.n	80063ec <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	b2da      	uxtb	r2, r3
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	1c59      	adds	r1, r3, #1
 80063dc:	61f9      	str	r1, [r7, #28]
 80063de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063e2:	b2d2      	uxtb	r2, r2
 80063e4:	701a      	strb	r2, [r3, #0]
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	09db      	lsrs	r3, r3, #7
 80063ea:	61bb      	str	r3, [r7, #24]
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	2b7f      	cmp	r3, #127	; 0x7f
 80063f0:	d8f0      	bhi.n	80063d4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	1c5a      	adds	r2, r3, #1
 80063f6:	61fa      	str	r2, [r7, #28]
 80063f8:	69ba      	ldr	r2, [r7, #24]
 80063fa:	b2d2      	uxtb	r2, r2
 80063fc:	701a      	strb	r2, [r3, #0]
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	617b      	str	r3, [r7, #20]
 8006406:	2300      	movs	r3, #0
 8006408:	613b      	str	r3, [r7, #16]
 800640a:	e00b      	b.n	8006424 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	b2da      	uxtb	r2, r3
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	1c59      	adds	r1, r3, #1
 8006414:	6179      	str	r1, [r7, #20]
 8006416:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800641a:	b2d2      	uxtb	r2, r2
 800641c:	701a      	strb	r2, [r3, #0]
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	09db      	lsrs	r3, r3, #7
 8006422:	613b      	str	r3, [r7, #16]
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	2b7f      	cmp	r3, #127	; 0x7f
 8006428:	d8f0      	bhi.n	800640c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	617a      	str	r2, [r7, #20]
 8006430:	693a      	ldr	r2, [r7, #16]
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800643a:	2218      	movs	r2, #24
 800643c:	6879      	ldr	r1, [r7, #4]
 800643e:	68b8      	ldr	r0, [r7, #8]
 8006440:	f7fe ff80 	bl	8005344 <_SendPacket>
  RECORD_END();
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800644a:	4b06      	ldr	r3, [pc, #24]	; (8006464 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800644c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644e:	2b00      	cmp	r3, #0
 8006450:	d002      	beq.n	8006458 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006452:	4b04      	ldr	r3, [pc, #16]	; (8006464 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006456:	4798      	blx	r3
  }
}
 8006458:	bf00      	nop
 800645a:	3730      	adds	r7, #48	; 0x30
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	20014314 	.word	0x20014314
 8006464:	200142e4 	.word	0x200142e4

08006468 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006468:	b580      	push	{r7, lr}
 800646a:	b092      	sub	sp, #72	; 0x48
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006470:	f3ef 8311 	mrs	r3, BASEPRI
 8006474:	f04f 0120 	mov.w	r1, #32
 8006478:	f381 8811 	msr	BASEPRI, r1
 800647c:	617b      	str	r3, [r7, #20]
 800647e:	486a      	ldr	r0, [pc, #424]	; (8006628 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006480:	f7fe fe72 	bl	8005168 <_PreparePacket>
 8006484:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	647b      	str	r3, [r7, #68]	; 0x44
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	4b66      	ldr	r3, [pc, #408]	; (800662c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	643b      	str	r3, [r7, #64]	; 0x40
 800649a:	e00b      	b.n	80064b4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800649c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800649e:	b2da      	uxtb	r2, r3
 80064a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064a2:	1c59      	adds	r1, r3, #1
 80064a4:	6479      	str	r1, [r7, #68]	; 0x44
 80064a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064aa:	b2d2      	uxtb	r2, r2
 80064ac:	701a      	strb	r2, [r3, #0]
 80064ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064b0:	09db      	lsrs	r3, r3, #7
 80064b2:	643b      	str	r3, [r7, #64]	; 0x40
 80064b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064b6:	2b7f      	cmp	r3, #127	; 0x7f
 80064b8:	d8f0      	bhi.n	800649c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80064ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064bc:	1c5a      	adds	r2, r3, #1
 80064be:	647a      	str	r2, [r7, #68]	; 0x44
 80064c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80064c2:	b2d2      	uxtb	r2, r2
 80064c4:	701a      	strb	r2, [r3, #0]
 80064c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80064d4:	e00b      	b.n	80064ee <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80064d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d8:	b2da      	uxtb	r2, r3
 80064da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064dc:	1c59      	adds	r1, r3, #1
 80064de:	63f9      	str	r1, [r7, #60]	; 0x3c
 80064e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064e4:	b2d2      	uxtb	r2, r2
 80064e6:	701a      	strb	r2, [r3, #0]
 80064e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ea:	09db      	lsrs	r3, r3, #7
 80064ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80064ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f0:	2b7f      	cmp	r3, #127	; 0x7f
 80064f2:	d8f0      	bhi.n	80064d6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80064f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064f6:	1c5a      	adds	r2, r3, #1
 80064f8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80064fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064fc:	b2d2      	uxtb	r2, r2
 80064fe:	701a      	strb	r2, [r3, #0]
 8006500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006502:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	2220      	movs	r2, #32
 800650a:	4619      	mov	r1, r3
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f7fe fddb 	bl	80050c8 <_EncodeStr>
 8006512:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006514:	2209      	movs	r2, #9
 8006516:	68f9      	ldr	r1, [r7, #12]
 8006518:	6938      	ldr	r0, [r7, #16]
 800651a:	f7fe ff13 	bl	8005344 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	637b      	str	r3, [r7, #52]	; 0x34
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	4b40      	ldr	r3, [pc, #256]	; (800662c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	633b      	str	r3, [r7, #48]	; 0x30
 8006532:	e00b      	b.n	800654c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006536:	b2da      	uxtb	r2, r3
 8006538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800653a:	1c59      	adds	r1, r3, #1
 800653c:	6379      	str	r1, [r7, #52]	; 0x34
 800653e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006542:	b2d2      	uxtb	r2, r2
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006548:	09db      	lsrs	r3, r3, #7
 800654a:	633b      	str	r3, [r7, #48]	; 0x30
 800654c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654e:	2b7f      	cmp	r3, #127	; 0x7f
 8006550:	d8f0      	bhi.n	8006534 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006554:	1c5a      	adds	r2, r3, #1
 8006556:	637a      	str	r2, [r7, #52]	; 0x34
 8006558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006560:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	62bb      	str	r3, [r7, #40]	; 0x28
 800656c:	e00b      	b.n	8006586 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800656e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006570:	b2da      	uxtb	r2, r3
 8006572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006574:	1c59      	adds	r1, r3, #1
 8006576:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006578:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800657c:	b2d2      	uxtb	r2, r2
 800657e:	701a      	strb	r2, [r3, #0]
 8006580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006582:	09db      	lsrs	r3, r3, #7
 8006584:	62bb      	str	r3, [r7, #40]	; 0x28
 8006586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006588:	2b7f      	cmp	r3, #127	; 0x7f
 800658a:	d8f0      	bhi.n	800656e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800658c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658e:	1c5a      	adds	r2, r3, #1
 8006590:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006592:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006594:	b2d2      	uxtb	r2, r2
 8006596:	701a      	strb	r2, [r3, #0]
 8006598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800659a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	627b      	str	r3, [r7, #36]	; 0x24
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	623b      	str	r3, [r7, #32]
 80065a6:	e00b      	b.n	80065c0 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80065a8:	6a3b      	ldr	r3, [r7, #32]
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ae:	1c59      	adds	r1, r3, #1
 80065b0:	6279      	str	r1, [r7, #36]	; 0x24
 80065b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065b6:	b2d2      	uxtb	r2, r2
 80065b8:	701a      	strb	r2, [r3, #0]
 80065ba:	6a3b      	ldr	r3, [r7, #32]
 80065bc:	09db      	lsrs	r3, r3, #7
 80065be:	623b      	str	r3, [r7, #32]
 80065c0:	6a3b      	ldr	r3, [r7, #32]
 80065c2:	2b7f      	cmp	r3, #127	; 0x7f
 80065c4:	d8f0      	bhi.n	80065a8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80065c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c8:	1c5a      	adds	r2, r3, #1
 80065ca:	627a      	str	r2, [r7, #36]	; 0x24
 80065cc:	6a3a      	ldr	r2, [r7, #32]
 80065ce:	b2d2      	uxtb	r2, r2
 80065d0:	701a      	strb	r2, [r3, #0]
 80065d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	61fb      	str	r3, [r7, #28]
 80065da:	2300      	movs	r3, #0
 80065dc:	61bb      	str	r3, [r7, #24]
 80065de:	e00b      	b.n	80065f8 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	b2da      	uxtb	r2, r3
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	1c59      	adds	r1, r3, #1
 80065e8:	61f9      	str	r1, [r7, #28]
 80065ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065ee:	b2d2      	uxtb	r2, r2
 80065f0:	701a      	strb	r2, [r3, #0]
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	09db      	lsrs	r3, r3, #7
 80065f6:	61bb      	str	r3, [r7, #24]
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	2b7f      	cmp	r3, #127	; 0x7f
 80065fc:	d8f0      	bhi.n	80065e0 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	1c5a      	adds	r2, r3, #1
 8006602:	61fa      	str	r2, [r7, #28]
 8006604:	69ba      	ldr	r2, [r7, #24]
 8006606:	b2d2      	uxtb	r2, r2
 8006608:	701a      	strb	r2, [r3, #0]
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800660e:	2215      	movs	r2, #21
 8006610:	68f9      	ldr	r1, [r7, #12]
 8006612:	6938      	ldr	r0, [r7, #16]
 8006614:	f7fe fe96 	bl	8005344 <_SendPacket>
  RECORD_END();
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f383 8811 	msr	BASEPRI, r3
}
 800661e:	bf00      	nop
 8006620:	3748      	adds	r7, #72	; 0x48
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	20014314 	.word	0x20014314
 800662c:	200142e4 	.word	0x200142e4

08006630 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006630:	b580      	push	{r7, lr}
 8006632:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006634:	4b07      	ldr	r3, [pc, #28]	; (8006654 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d008      	beq.n	800664e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800663c:	4b05      	ldr	r3, [pc, #20]	; (8006654 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d003      	beq.n	800664e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006646:	4b03      	ldr	r3, [pc, #12]	; (8006654 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006648:	6a1b      	ldr	r3, [r3, #32]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	4798      	blx	r3
  }
}
 800664e:	bf00      	nop
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	200142e4 	.word	0x200142e4

08006658 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006658:	b580      	push	{r7, lr}
 800665a:	b086      	sub	sp, #24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006660:	f3ef 8311 	mrs	r3, BASEPRI
 8006664:	f04f 0120 	mov.w	r1, #32
 8006668:	f381 8811 	msr	BASEPRI, r1
 800666c:	617b      	str	r3, [r7, #20]
 800666e:	480b      	ldr	r0, [pc, #44]	; (800669c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006670:	f7fe fd7a 	bl	8005168 <_PreparePacket>
 8006674:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006676:	2280      	movs	r2, #128	; 0x80
 8006678:	6879      	ldr	r1, [r7, #4]
 800667a:	6938      	ldr	r0, [r7, #16]
 800667c:	f7fe fd24 	bl	80050c8 <_EncodeStr>
 8006680:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006682:	220e      	movs	r2, #14
 8006684:	68f9      	ldr	r1, [r7, #12]
 8006686:	6938      	ldr	r0, [r7, #16]
 8006688:	f7fe fe5c 	bl	8005344 <_SendPacket>
  RECORD_END();
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	f383 8811 	msr	BASEPRI, r3
}
 8006692:	bf00      	nop
 8006694:	3718      	adds	r7, #24
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	20014314 	.word	0x20014314

080066a0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80066a0:	b590      	push	{r4, r7, lr}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80066a6:	4b15      	ldr	r3, [pc, #84]	; (80066fc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80066a8:	6a1b      	ldr	r3, [r3, #32]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d01a      	beq.n	80066e4 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80066ae:	4b13      	ldr	r3, [pc, #76]	; (80066fc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d015      	beq.n	80066e4 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80066b8:	4b10      	ldr	r3, [pc, #64]	; (80066fc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80066ba:	6a1b      	ldr	r3, [r3, #32]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4798      	blx	r3
 80066c0:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80066c4:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80066c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066ca:	f04f 0200 	mov.w	r2, #0
 80066ce:	f04f 0300 	mov.w	r3, #0
 80066d2:	000a      	movs	r2, r1
 80066d4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80066d6:	4613      	mov	r3, r2
 80066d8:	461a      	mov	r2, r3
 80066da:	4621      	mov	r1, r4
 80066dc:	200d      	movs	r0, #13
 80066de:	f7ff fbe7 	bl	8005eb0 <SEGGER_SYSVIEW_RecordU32x2>
 80066e2:	e006      	b.n	80066f2 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80066e4:	4b06      	ldr	r3, [pc, #24]	; (8006700 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4619      	mov	r1, r3
 80066ea:	200c      	movs	r0, #12
 80066ec:	f7ff fba4 	bl	8005e38 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80066f0:	bf00      	nop
 80066f2:	bf00      	nop
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd90      	pop	{r4, r7, pc}
 80066fa:	bf00      	nop
 80066fc:	200142e4 	.word	0x200142e4
 8006700:	e0001004 	.word	0xe0001004

08006704 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800670a:	f3ef 8311 	mrs	r3, BASEPRI
 800670e:	f04f 0120 	mov.w	r1, #32
 8006712:	f381 8811 	msr	BASEPRI, r1
 8006716:	60fb      	str	r3, [r7, #12]
 8006718:	4819      	ldr	r0, [pc, #100]	; (8006780 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800671a:	f7fe fd25 	bl	8005168 <_PreparePacket>
 800671e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006724:	4b17      	ldr	r3, [pc, #92]	; (8006784 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800672c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	617b      	str	r3, [r7, #20]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	613b      	str	r3, [r7, #16]
 8006736:	e00b      	b.n	8006750 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	b2da      	uxtb	r2, r3
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	1c59      	adds	r1, r3, #1
 8006740:	6179      	str	r1, [r7, #20]
 8006742:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006746:	b2d2      	uxtb	r2, r2
 8006748:	701a      	strb	r2, [r3, #0]
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	09db      	lsrs	r3, r3, #7
 800674e:	613b      	str	r3, [r7, #16]
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	2b7f      	cmp	r3, #127	; 0x7f
 8006754:	d8f0      	bhi.n	8006738 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	1c5a      	adds	r2, r3, #1
 800675a:	617a      	str	r2, [r7, #20]
 800675c:	693a      	ldr	r2, [r7, #16]
 800675e:	b2d2      	uxtb	r2, r2
 8006760:	701a      	strb	r2, [r3, #0]
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006766:	2202      	movs	r2, #2
 8006768:	6879      	ldr	r1, [r7, #4]
 800676a:	68b8      	ldr	r0, [r7, #8]
 800676c:	f7fe fdea 	bl	8005344 <_SendPacket>
  RECORD_END();
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f383 8811 	msr	BASEPRI, r3
}
 8006776:	bf00      	nop
 8006778:	3718      	adds	r7, #24
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	20014314 	.word	0x20014314
 8006784:	e000ed04 	.word	0xe000ed04

08006788 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800678e:	f3ef 8311 	mrs	r3, BASEPRI
 8006792:	f04f 0120 	mov.w	r1, #32
 8006796:	f381 8811 	msr	BASEPRI, r1
 800679a:	607b      	str	r3, [r7, #4]
 800679c:	4807      	ldr	r0, [pc, #28]	; (80067bc <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800679e:	f7fe fce3 	bl	8005168 <_PreparePacket>
 80067a2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80067a4:	2203      	movs	r2, #3
 80067a6:	6839      	ldr	r1, [r7, #0]
 80067a8:	6838      	ldr	r0, [r7, #0]
 80067aa:	f7fe fdcb 	bl	8005344 <_SendPacket>
  RECORD_END();
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f383 8811 	msr	BASEPRI, r3
}
 80067b4:	bf00      	nop
 80067b6:	3708      	adds	r7, #8
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}
 80067bc:	20014314 	.word	0x20014314

080067c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b082      	sub	sp, #8
 80067c4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80067c6:	f3ef 8311 	mrs	r3, BASEPRI
 80067ca:	f04f 0120 	mov.w	r1, #32
 80067ce:	f381 8811 	msr	BASEPRI, r1
 80067d2:	607b      	str	r3, [r7, #4]
 80067d4:	4807      	ldr	r0, [pc, #28]	; (80067f4 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80067d6:	f7fe fcc7 	bl	8005168 <_PreparePacket>
 80067da:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80067dc:	2212      	movs	r2, #18
 80067de:	6839      	ldr	r1, [r7, #0]
 80067e0:	6838      	ldr	r0, [r7, #0]
 80067e2:	f7fe fdaf 	bl	8005344 <_SendPacket>
  RECORD_END();
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f383 8811 	msr	BASEPRI, r3
}
 80067ec:	bf00      	nop
 80067ee:	3708      	adds	r7, #8
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}
 80067f4:	20014314 	.word	0x20014314

080067f8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80067fe:	f3ef 8311 	mrs	r3, BASEPRI
 8006802:	f04f 0120 	mov.w	r1, #32
 8006806:	f381 8811 	msr	BASEPRI, r1
 800680a:	607b      	str	r3, [r7, #4]
 800680c:	4807      	ldr	r0, [pc, #28]	; (800682c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800680e:	f7fe fcab 	bl	8005168 <_PreparePacket>
 8006812:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006814:	2211      	movs	r2, #17
 8006816:	6839      	ldr	r1, [r7, #0]
 8006818:	6838      	ldr	r0, [r7, #0]
 800681a:	f7fe fd93 	bl	8005344 <_SendPacket>
  RECORD_END();
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f383 8811 	msr	BASEPRI, r3
}
 8006824:	bf00      	nop
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	20014314 	.word	0x20014314

08006830 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006830:	b580      	push	{r7, lr}
 8006832:	b088      	sub	sp, #32
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006838:	f3ef 8311 	mrs	r3, BASEPRI
 800683c:	f04f 0120 	mov.w	r1, #32
 8006840:	f381 8811 	msr	BASEPRI, r1
 8006844:	617b      	str	r3, [r7, #20]
 8006846:	4819      	ldr	r0, [pc, #100]	; (80068ac <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006848:	f7fe fc8e 	bl	8005168 <_PreparePacket>
 800684c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006852:	4b17      	ldr	r3, [pc, #92]	; (80068b0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	61fb      	str	r3, [r7, #28]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	61bb      	str	r3, [r7, #24]
 8006864:	e00b      	b.n	800687e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006866:	69bb      	ldr	r3, [r7, #24]
 8006868:	b2da      	uxtb	r2, r3
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	1c59      	adds	r1, r3, #1
 800686e:	61f9      	str	r1, [r7, #28]
 8006870:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006874:	b2d2      	uxtb	r2, r2
 8006876:	701a      	strb	r2, [r3, #0]
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	09db      	lsrs	r3, r3, #7
 800687c:	61bb      	str	r3, [r7, #24]
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	2b7f      	cmp	r3, #127	; 0x7f
 8006882:	d8f0      	bhi.n	8006866 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	1c5a      	adds	r2, r3, #1
 8006888:	61fa      	str	r2, [r7, #28]
 800688a:	69ba      	ldr	r2, [r7, #24]
 800688c:	b2d2      	uxtb	r2, r2
 800688e:	701a      	strb	r2, [r3, #0]
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006894:	2208      	movs	r2, #8
 8006896:	68f9      	ldr	r1, [r7, #12]
 8006898:	6938      	ldr	r0, [r7, #16]
 800689a:	f7fe fd53 	bl	8005344 <_SendPacket>
  RECORD_END();
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f383 8811 	msr	BASEPRI, r3
}
 80068a4:	bf00      	nop
 80068a6:	3720      	adds	r7, #32
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	20014314 	.word	0x20014314
 80068b0:	200142e4 	.word	0x200142e4

080068b4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80068bc:	f3ef 8311 	mrs	r3, BASEPRI
 80068c0:	f04f 0120 	mov.w	r1, #32
 80068c4:	f381 8811 	msr	BASEPRI, r1
 80068c8:	617b      	str	r3, [r7, #20]
 80068ca:	4819      	ldr	r0, [pc, #100]	; (8006930 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80068cc:	f7fe fc4c 	bl	8005168 <_PreparePacket>
 80068d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80068d6:	4b17      	ldr	r3, [pc, #92]	; (8006934 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	61fb      	str	r3, [r7, #28]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	61bb      	str	r3, [r7, #24]
 80068e8:	e00b      	b.n	8006902 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	b2da      	uxtb	r2, r3
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	1c59      	adds	r1, r3, #1
 80068f2:	61f9      	str	r1, [r7, #28]
 80068f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80068f8:	b2d2      	uxtb	r2, r2
 80068fa:	701a      	strb	r2, [r3, #0]
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	09db      	lsrs	r3, r3, #7
 8006900:	61bb      	str	r3, [r7, #24]
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	2b7f      	cmp	r3, #127	; 0x7f
 8006906:	d8f0      	bhi.n	80068ea <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	1c5a      	adds	r2, r3, #1
 800690c:	61fa      	str	r2, [r7, #28]
 800690e:	69ba      	ldr	r2, [r7, #24]
 8006910:	b2d2      	uxtb	r2, r2
 8006912:	701a      	strb	r2, [r3, #0]
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006918:	2204      	movs	r2, #4
 800691a:	68f9      	ldr	r1, [r7, #12]
 800691c:	6938      	ldr	r0, [r7, #16]
 800691e:	f7fe fd11 	bl	8005344 <_SendPacket>
  RECORD_END();
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f383 8811 	msr	BASEPRI, r3
}
 8006928:	bf00      	nop
 800692a:	3720      	adds	r7, #32
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	20014314 	.word	0x20014314
 8006934:	200142e4 	.word	0x200142e4

08006938 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006938:	b580      	push	{r7, lr}
 800693a:	b088      	sub	sp, #32
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006940:	f3ef 8311 	mrs	r3, BASEPRI
 8006944:	f04f 0120 	mov.w	r1, #32
 8006948:	f381 8811 	msr	BASEPRI, r1
 800694c:	617b      	str	r3, [r7, #20]
 800694e:	4819      	ldr	r0, [pc, #100]	; (80069b4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006950:	f7fe fc0a 	bl	8005168 <_PreparePacket>
 8006954:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800695a:	4b17      	ldr	r3, [pc, #92]	; (80069b8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	61fb      	str	r3, [r7, #28]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	61bb      	str	r3, [r7, #24]
 800696c:	e00b      	b.n	8006986 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	b2da      	uxtb	r2, r3
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	1c59      	adds	r1, r3, #1
 8006976:	61f9      	str	r1, [r7, #28]
 8006978:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800697c:	b2d2      	uxtb	r2, r2
 800697e:	701a      	strb	r2, [r3, #0]
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	09db      	lsrs	r3, r3, #7
 8006984:	61bb      	str	r3, [r7, #24]
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	2b7f      	cmp	r3, #127	; 0x7f
 800698a:	d8f0      	bhi.n	800696e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	1c5a      	adds	r2, r3, #1
 8006990:	61fa      	str	r2, [r7, #28]
 8006992:	69ba      	ldr	r2, [r7, #24]
 8006994:	b2d2      	uxtb	r2, r2
 8006996:	701a      	strb	r2, [r3, #0]
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800699c:	2206      	movs	r2, #6
 800699e:	68f9      	ldr	r1, [r7, #12]
 80069a0:	6938      	ldr	r0, [r7, #16]
 80069a2:	f7fe fccf 	bl	8005344 <_SendPacket>
  RECORD_END();
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	f383 8811 	msr	BASEPRI, r3
}
 80069ac:	bf00      	nop
 80069ae:	3720      	adds	r7, #32
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	20014314 	.word	0x20014314
 80069b8:	200142e4 	.word	0x200142e4

080069bc <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80069bc:	b580      	push	{r7, lr}
 80069be:	b08a      	sub	sp, #40	; 0x28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80069c6:	f3ef 8311 	mrs	r3, BASEPRI
 80069ca:	f04f 0120 	mov.w	r1, #32
 80069ce:	f381 8811 	msr	BASEPRI, r1
 80069d2:	617b      	str	r3, [r7, #20]
 80069d4:	4827      	ldr	r0, [pc, #156]	; (8006a74 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80069d6:	f7fe fbc7 	bl	8005168 <_PreparePacket>
 80069da:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80069e0:	4b25      	ldr	r3, [pc, #148]	; (8006a78 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	627b      	str	r3, [r7, #36]	; 0x24
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	623b      	str	r3, [r7, #32]
 80069f2:	e00b      	b.n	8006a0c <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 80069f4:	6a3b      	ldr	r3, [r7, #32]
 80069f6:	b2da      	uxtb	r2, r3
 80069f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fa:	1c59      	adds	r1, r3, #1
 80069fc:	6279      	str	r1, [r7, #36]	; 0x24
 80069fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a02:	b2d2      	uxtb	r2, r2
 8006a04:	701a      	strb	r2, [r3, #0]
 8006a06:	6a3b      	ldr	r3, [r7, #32]
 8006a08:	09db      	lsrs	r3, r3, #7
 8006a0a:	623b      	str	r3, [r7, #32]
 8006a0c:	6a3b      	ldr	r3, [r7, #32]
 8006a0e:	2b7f      	cmp	r3, #127	; 0x7f
 8006a10:	d8f0      	bhi.n	80069f4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a14:	1c5a      	adds	r2, r3, #1
 8006a16:	627a      	str	r2, [r7, #36]	; 0x24
 8006a18:	6a3a      	ldr	r2, [r7, #32]
 8006a1a:	b2d2      	uxtb	r2, r2
 8006a1c:	701a      	strb	r2, [r3, #0]
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a20:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	61fb      	str	r3, [r7, #28]
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	61bb      	str	r3, [r7, #24]
 8006a2a:	e00b      	b.n	8006a44 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006a2c:	69bb      	ldr	r3, [r7, #24]
 8006a2e:	b2da      	uxtb	r2, r3
 8006a30:	69fb      	ldr	r3, [r7, #28]
 8006a32:	1c59      	adds	r1, r3, #1
 8006a34:	61f9      	str	r1, [r7, #28]
 8006a36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a3a:	b2d2      	uxtb	r2, r2
 8006a3c:	701a      	strb	r2, [r3, #0]
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	09db      	lsrs	r3, r3, #7
 8006a42:	61bb      	str	r3, [r7, #24]
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	2b7f      	cmp	r3, #127	; 0x7f
 8006a48:	d8f0      	bhi.n	8006a2c <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	61fa      	str	r2, [r7, #28]
 8006a50:	69ba      	ldr	r2, [r7, #24]
 8006a52:	b2d2      	uxtb	r2, r2
 8006a54:	701a      	strb	r2, [r3, #0]
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006a5a:	2207      	movs	r2, #7
 8006a5c:	68f9      	ldr	r1, [r7, #12]
 8006a5e:	6938      	ldr	r0, [r7, #16]
 8006a60:	f7fe fc70 	bl	8005344 <_SendPacket>
  RECORD_END();
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	f383 8811 	msr	BASEPRI, r3
}
 8006a6a:	bf00      	nop
 8006a6c:	3728      	adds	r7, #40	; 0x28
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	20014314 	.word	0x20014314
 8006a78:	200142e4 	.word	0x200142e4

08006a7c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006a84:	4b04      	ldr	r3, [pc, #16]	; (8006a98 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	1ad3      	subs	r3, r2, r3
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr
 8006a98:	200142e4 	.word	0x200142e4

08006a9c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b08c      	sub	sp, #48	; 0x30
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006aa6:	4b3b      	ldr	r3, [pc, #236]	; (8006b94 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d06d      	beq.n	8006b8a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006aae:	4b39      	ldr	r3, [pc, #228]	; (8006b94 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ab8:	e008      	b.n	8006acc <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8006ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d007      	beq.n	8006ad6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac8:	3301      	adds	r3, #1
 8006aca:	62bb      	str	r3, [r7, #40]	; 0x28
 8006acc:	79fb      	ldrb	r3, [r7, #7]
 8006ace:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d3f2      	bcc.n	8006aba <SEGGER_SYSVIEW_SendModule+0x1e>
 8006ad4:	e000      	b.n	8006ad8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006ad6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d055      	beq.n	8006b8a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006ade:	f3ef 8311 	mrs	r3, BASEPRI
 8006ae2:	f04f 0120 	mov.w	r1, #32
 8006ae6:	f381 8811 	msr	BASEPRI, r1
 8006aea:	617b      	str	r3, [r7, #20]
 8006aec:	482a      	ldr	r0, [pc, #168]	; (8006b98 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006aee:	f7fe fb3b 	bl	8005168 <_PreparePacket>
 8006af2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	627b      	str	r3, [r7, #36]	; 0x24
 8006afc:	79fb      	ldrb	r3, [r7, #7]
 8006afe:	623b      	str	r3, [r7, #32]
 8006b00:	e00b      	b.n	8006b1a <SEGGER_SYSVIEW_SendModule+0x7e>
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	b2da      	uxtb	r2, r3
 8006b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b08:	1c59      	adds	r1, r3, #1
 8006b0a:	6279      	str	r1, [r7, #36]	; 0x24
 8006b0c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b10:	b2d2      	uxtb	r2, r2
 8006b12:	701a      	strb	r2, [r3, #0]
 8006b14:	6a3b      	ldr	r3, [r7, #32]
 8006b16:	09db      	lsrs	r3, r3, #7
 8006b18:	623b      	str	r3, [r7, #32]
 8006b1a:	6a3b      	ldr	r3, [r7, #32]
 8006b1c:	2b7f      	cmp	r3, #127	; 0x7f
 8006b1e:	d8f0      	bhi.n	8006b02 <SEGGER_SYSVIEW_SendModule+0x66>
 8006b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b22:	1c5a      	adds	r2, r3, #1
 8006b24:	627a      	str	r2, [r7, #36]	; 0x24
 8006b26:	6a3a      	ldr	r2, [r7, #32]
 8006b28:	b2d2      	uxtb	r2, r2
 8006b2a:	701a      	strb	r2, [r3, #0]
 8006b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	61fb      	str	r3, [r7, #28]
 8006b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	61bb      	str	r3, [r7, #24]
 8006b3a:	e00b      	b.n	8006b54 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	b2da      	uxtb	r2, r3
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	1c59      	adds	r1, r3, #1
 8006b44:	61f9      	str	r1, [r7, #28]
 8006b46:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b4a:	b2d2      	uxtb	r2, r2
 8006b4c:	701a      	strb	r2, [r3, #0]
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	09db      	lsrs	r3, r3, #7
 8006b52:	61bb      	str	r3, [r7, #24]
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	2b7f      	cmp	r3, #127	; 0x7f
 8006b58:	d8f0      	bhi.n	8006b3c <SEGGER_SYSVIEW_SendModule+0xa0>
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	1c5a      	adds	r2, r3, #1
 8006b5e:	61fa      	str	r2, [r7, #28]
 8006b60:	69ba      	ldr	r2, [r7, #24]
 8006b62:	b2d2      	uxtb	r2, r2
 8006b64:	701a      	strb	r2, [r3, #0]
 8006b66:	69fb      	ldr	r3, [r7, #28]
 8006b68:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2280      	movs	r2, #128	; 0x80
 8006b70:	4619      	mov	r1, r3
 8006b72:	68f8      	ldr	r0, [r7, #12]
 8006b74:	f7fe faa8 	bl	80050c8 <_EncodeStr>
 8006b78:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006b7a:	2216      	movs	r2, #22
 8006b7c:	68f9      	ldr	r1, [r7, #12]
 8006b7e:	6938      	ldr	r0, [r7, #16]
 8006b80:	f7fe fbe0 	bl	8005344 <_SendPacket>
      RECORD_END();
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006b8a:	bf00      	nop
 8006b8c:	3730      	adds	r7, #48	; 0x30
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	2001430c 	.word	0x2001430c
 8006b98:	20014314 	.word	0x20014314

08006b9c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006ba2:	4b0c      	ldr	r3, [pc, #48]	; (8006bd4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00f      	beq.n	8006bca <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006baa:	4b0a      	ldr	r3, [pc, #40]	; (8006bd4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d002      	beq.n	8006bbe <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	691b      	ldr	r3, [r3, #16]
 8006bc2:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1f2      	bne.n	8006bb0 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006bca:	bf00      	nop
 8006bcc:	3708      	adds	r7, #8
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	2001430c 	.word	0x2001430c

08006bd8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b086      	sub	sp, #24
 8006bdc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006bde:	f3ef 8311 	mrs	r3, BASEPRI
 8006be2:	f04f 0120 	mov.w	r1, #32
 8006be6:	f381 8811 	msr	BASEPRI, r1
 8006bea:	60fb      	str	r3, [r7, #12]
 8006bec:	4817      	ldr	r0, [pc, #92]	; (8006c4c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006bee:	f7fe fabb 	bl	8005168 <_PreparePacket>
 8006bf2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	617b      	str	r3, [r7, #20]
 8006bfc:	4b14      	ldr	r3, [pc, #80]	; (8006c50 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	613b      	str	r3, [r7, #16]
 8006c02:	e00b      	b.n	8006c1c <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	b2da      	uxtb	r2, r3
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	1c59      	adds	r1, r3, #1
 8006c0c:	6179      	str	r1, [r7, #20]
 8006c0e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006c12:	b2d2      	uxtb	r2, r2
 8006c14:	701a      	strb	r2, [r3, #0]
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	09db      	lsrs	r3, r3, #7
 8006c1a:	613b      	str	r3, [r7, #16]
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	2b7f      	cmp	r3, #127	; 0x7f
 8006c20:	d8f0      	bhi.n	8006c04 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	1c5a      	adds	r2, r3, #1
 8006c26:	617a      	str	r2, [r7, #20]
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	b2d2      	uxtb	r2, r2
 8006c2c:	701a      	strb	r2, [r3, #0]
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006c32:	221b      	movs	r2, #27
 8006c34:	6879      	ldr	r1, [r7, #4]
 8006c36:	68b8      	ldr	r0, [r7, #8]
 8006c38:	f7fe fb84 	bl	8005344 <_SendPacket>
  RECORD_END();
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f383 8811 	msr	BASEPRI, r3
}
 8006c42:	bf00      	nop
 8006c44:	3718      	adds	r7, #24
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	20014314 	.word	0x20014314
 8006c50:	20014310 	.word	0x20014310

08006c54 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006c54:	b40f      	push	{r0, r1, r2, r3}
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b082      	sub	sp, #8
 8006c5a:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006c5c:	f107 0314 	add.w	r3, r7, #20
 8006c60:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006c62:	1d3b      	adds	r3, r7, #4
 8006c64:	461a      	mov	r2, r3
 8006c66:	2100      	movs	r1, #0
 8006c68:	6938      	ldr	r0, [r7, #16]
 8006c6a:	f7fe fe7b 	bl	8005964 <_VPrintTarget>
  va_end(ParamList);
}
 8006c6e:	bf00      	nop
 8006c70:	3708      	adds	r7, #8
 8006c72:	46bd      	mov	sp, r7
 8006c74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c78:	b004      	add	sp, #16
 8006c7a:	4770      	bx	lr

08006c7c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b08a      	sub	sp, #40	; 0x28
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c84:	f3ef 8311 	mrs	r3, BASEPRI
 8006c88:	f04f 0120 	mov.w	r1, #32
 8006c8c:	f381 8811 	msr	BASEPRI, r1
 8006c90:	617b      	str	r3, [r7, #20]
 8006c92:	4827      	ldr	r0, [pc, #156]	; (8006d30 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006c94:	f7fe fa68 	bl	8005168 <_PreparePacket>
 8006c98:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c9a:	2280      	movs	r2, #128	; 0x80
 8006c9c:	6879      	ldr	r1, [r7, #4]
 8006c9e:	6938      	ldr	r0, [r7, #16]
 8006ca0:	f7fe fa12 	bl	80050c8 <_EncodeStr>
 8006ca4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8006caa:	2301      	movs	r3, #1
 8006cac:	623b      	str	r3, [r7, #32]
 8006cae:	e00b      	b.n	8006cc8 <SEGGER_SYSVIEW_Warn+0x4c>
 8006cb0:	6a3b      	ldr	r3, [r7, #32]
 8006cb2:	b2da      	uxtb	r2, r3
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb6:	1c59      	adds	r1, r3, #1
 8006cb8:	6279      	str	r1, [r7, #36]	; 0x24
 8006cba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cbe:	b2d2      	uxtb	r2, r2
 8006cc0:	701a      	strb	r2, [r3, #0]
 8006cc2:	6a3b      	ldr	r3, [r7, #32]
 8006cc4:	09db      	lsrs	r3, r3, #7
 8006cc6:	623b      	str	r3, [r7, #32]
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	2b7f      	cmp	r3, #127	; 0x7f
 8006ccc:	d8f0      	bhi.n	8006cb0 <SEGGER_SYSVIEW_Warn+0x34>
 8006cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd0:	1c5a      	adds	r2, r3, #1
 8006cd2:	627a      	str	r2, [r7, #36]	; 0x24
 8006cd4:	6a3a      	ldr	r2, [r7, #32]
 8006cd6:	b2d2      	uxtb	r2, r2
 8006cd8:	701a      	strb	r2, [r3, #0]
 8006cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cdc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	61fb      	str	r3, [r7, #28]
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	61bb      	str	r3, [r7, #24]
 8006ce6:	e00b      	b.n	8006d00 <SEGGER_SYSVIEW_Warn+0x84>
 8006ce8:	69bb      	ldr	r3, [r7, #24]
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	1c59      	adds	r1, r3, #1
 8006cf0:	61f9      	str	r1, [r7, #28]
 8006cf2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cf6:	b2d2      	uxtb	r2, r2
 8006cf8:	701a      	strb	r2, [r3, #0]
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	09db      	lsrs	r3, r3, #7
 8006cfe:	61bb      	str	r3, [r7, #24]
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	2b7f      	cmp	r3, #127	; 0x7f
 8006d04:	d8f0      	bhi.n	8006ce8 <SEGGER_SYSVIEW_Warn+0x6c>
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	1c5a      	adds	r2, r3, #1
 8006d0a:	61fa      	str	r2, [r7, #28]
 8006d0c:	69ba      	ldr	r2, [r7, #24]
 8006d0e:	b2d2      	uxtb	r2, r2
 8006d10:	701a      	strb	r2, [r3, #0]
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006d16:	221a      	movs	r2, #26
 8006d18:	68f9      	ldr	r1, [r7, #12]
 8006d1a:	6938      	ldr	r0, [r7, #16]
 8006d1c:	f7fe fb12 	bl	8005344 <_SendPacket>
  RECORD_END();
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	f383 8811 	msr	BASEPRI, r3
}
 8006d26:	bf00      	nop
 8006d28:	3728      	adds	r7, #40	; 0x28
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	20014314 	.word	0x20014314

08006d34 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8006d34:	b580      	push	{r7, lr}
 8006d36:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8006d38:	4803      	ldr	r0, [pc, #12]	; (8006d48 <_cbSendSystemDesc+0x14>)
 8006d3a:	f7ff fc8d 	bl	8006658 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8006d3e:	4803      	ldr	r0, [pc, #12]	; (8006d4c <_cbSendSystemDesc+0x18>)
 8006d40:	f7ff fc8a 	bl	8006658 <SEGGER_SYSVIEW_SendSysDesc>
}
 8006d44:	bf00      	nop
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	080070cc 	.word	0x080070cc
 8006d4c:	08007110 	.word	0x08007110

08006d50 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8006d50:	b580      	push	{r7, lr}
 8006d52:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8006d54:	4b06      	ldr	r3, [pc, #24]	; (8006d70 <SEGGER_SYSVIEW_Conf+0x20>)
 8006d56:	6818      	ldr	r0, [r3, #0]
 8006d58:	4b05      	ldr	r3, [pc, #20]	; (8006d70 <SEGGER_SYSVIEW_Conf+0x20>)
 8006d5a:	6819      	ldr	r1, [r3, #0]
 8006d5c:	4b05      	ldr	r3, [pc, #20]	; (8006d74 <SEGGER_SYSVIEW_Conf+0x24>)
 8006d5e:	4a06      	ldr	r2, [pc, #24]	; (8006d78 <SEGGER_SYSVIEW_Conf+0x28>)
 8006d60:	f7fe fff8 	bl	8005d54 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8006d64:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8006d68:	f7ff f838 	bl	8005ddc <SEGGER_SYSVIEW_SetRAMBase>
}
 8006d6c:	bf00      	nop
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	20000000 	.word	0x20000000
 8006d74:	08006d35 	.word	0x08006d35
 8006d78:	080071c0 	.word	0x080071c0

08006d7c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8006d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8006d82:	2300      	movs	r3, #0
 8006d84:	607b      	str	r3, [r7, #4]
 8006d86:	e033      	b.n	8006df0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8006d88:	491e      	ldr	r1, [pc, #120]	; (8006e04 <_cbSendTaskList+0x88>)
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	4613      	mov	r3, r2
 8006d8e:	009b      	lsls	r3, r3, #2
 8006d90:	4413      	add	r3, r2
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	440b      	add	r3, r1
 8006d96:	6818      	ldr	r0, [r3, #0]
 8006d98:	491a      	ldr	r1, [pc, #104]	; (8006e04 <_cbSendTaskList+0x88>)
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	4413      	add	r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	440b      	add	r3, r1
 8006da6:	3304      	adds	r3, #4
 8006da8:	6819      	ldr	r1, [r3, #0]
 8006daa:	4c16      	ldr	r4, [pc, #88]	; (8006e04 <_cbSendTaskList+0x88>)
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	4613      	mov	r3, r2
 8006db0:	009b      	lsls	r3, r3, #2
 8006db2:	4413      	add	r3, r2
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	4423      	add	r3, r4
 8006db8:	3308      	adds	r3, #8
 8006dba:	681c      	ldr	r4, [r3, #0]
 8006dbc:	4d11      	ldr	r5, [pc, #68]	; (8006e04 <_cbSendTaskList+0x88>)
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	009b      	lsls	r3, r3, #2
 8006dc4:	4413      	add	r3, r2
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	442b      	add	r3, r5
 8006dca:	330c      	adds	r3, #12
 8006dcc:	681d      	ldr	r5, [r3, #0]
 8006dce:	4e0d      	ldr	r6, [pc, #52]	; (8006e04 <_cbSendTaskList+0x88>)
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4413      	add	r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	4433      	add	r3, r6
 8006ddc:	3310      	adds	r3, #16
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	9300      	str	r3, [sp, #0]
 8006de2:	462b      	mov	r3, r5
 8006de4:	4622      	mov	r2, r4
 8006de6:	f000 f8bd 	bl	8006f64 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	3301      	adds	r3, #1
 8006dee:	607b      	str	r3, [r7, #4]
 8006df0:	4b05      	ldr	r3, [pc, #20]	; (8006e08 <_cbSendTaskList+0x8c>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d3c6      	bcc.n	8006d88 <_cbSendTaskList+0xc>
  }
}
 8006dfa:	bf00      	nop
 8006dfc:	bf00      	nop
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e04:	200143f8 	.word	0x200143f8
 8006e08:	20014498 	.word	0x20014498

08006e0c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8006e0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e10:	b082      	sub	sp, #8
 8006e12:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8006e14:	f7fc fb7c 	bl	8003510 <xTaskGetTickCountFromISR>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	469a      	mov	sl, r3
 8006e1e:	4693      	mov	fp, r2
 8006e20:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8006e24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	f04f 0a00 	mov.w	sl, #0
 8006e30:	f04f 0b00 	mov.w	fp, #0
 8006e34:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8006e38:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8006e3c:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8006e40:	4652      	mov	r2, sl
 8006e42:	465b      	mov	r3, fp
 8006e44:	1a14      	subs	r4, r2, r0
 8006e46:	eb63 0501 	sbc.w	r5, r3, r1
 8006e4a:	f04f 0200 	mov.w	r2, #0
 8006e4e:	f04f 0300 	mov.w	r3, #0
 8006e52:	00ab      	lsls	r3, r5, #2
 8006e54:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8006e58:	00a2      	lsls	r2, r4, #2
 8006e5a:	4614      	mov	r4, r2
 8006e5c:	461d      	mov	r5, r3
 8006e5e:	eb14 0800 	adds.w	r8, r4, r0
 8006e62:	eb45 0901 	adc.w	r9, r5, r1
 8006e66:	f04f 0200 	mov.w	r2, #0
 8006e6a:	f04f 0300 	mov.w	r3, #0
 8006e6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e7a:	4690      	mov	r8, r2
 8006e7c:	4699      	mov	r9, r3
 8006e7e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8006e82:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8006e86:	4610      	mov	r0, r2
 8006e88:	4619      	mov	r1, r3
 8006e8a:	3708      	adds	r7, #8
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08006e94 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af02      	add	r7, sp, #8
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	607a      	str	r2, [r7, #4]
 8006ea0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8006ea2:	2205      	movs	r2, #5
 8006ea4:	492b      	ldr	r1, [pc, #172]	; (8006f54 <SYSVIEW_AddTask+0xc0>)
 8006ea6:	68b8      	ldr	r0, [r7, #8]
 8006ea8:	f000 f8a2 	bl	8006ff0 <memcmp>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d04b      	beq.n	8006f4a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8006eb2:	4b29      	ldr	r3, [pc, #164]	; (8006f58 <SYSVIEW_AddTask+0xc4>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b07      	cmp	r3, #7
 8006eb8:	d903      	bls.n	8006ec2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8006eba:	4828      	ldr	r0, [pc, #160]	; (8006f5c <SYSVIEW_AddTask+0xc8>)
 8006ebc:	f7ff fede 	bl	8006c7c <SEGGER_SYSVIEW_Warn>
    return;
 8006ec0:	e044      	b.n	8006f4c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8006ec2:	4b25      	ldr	r3, [pc, #148]	; (8006f58 <SYSVIEW_AddTask+0xc4>)
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	4926      	ldr	r1, [pc, #152]	; (8006f60 <SYSVIEW_AddTask+0xcc>)
 8006ec8:	4613      	mov	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	4413      	add	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	440b      	add	r3, r1
 8006ed2:	68fa      	ldr	r2, [r7, #12]
 8006ed4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8006ed6:	4b20      	ldr	r3, [pc, #128]	; (8006f58 <SYSVIEW_AddTask+0xc4>)
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	4921      	ldr	r1, [pc, #132]	; (8006f60 <SYSVIEW_AddTask+0xcc>)
 8006edc:	4613      	mov	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	4413      	add	r3, r2
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	440b      	add	r3, r1
 8006ee6:	3304      	adds	r3, #4
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8006eec:	4b1a      	ldr	r3, [pc, #104]	; (8006f58 <SYSVIEW_AddTask+0xc4>)
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	491b      	ldr	r1, [pc, #108]	; (8006f60 <SYSVIEW_AddTask+0xcc>)
 8006ef2:	4613      	mov	r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	4413      	add	r3, r2
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	440b      	add	r3, r1
 8006efc:	3308      	adds	r3, #8
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8006f02:	4b15      	ldr	r3, [pc, #84]	; (8006f58 <SYSVIEW_AddTask+0xc4>)
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	4916      	ldr	r1, [pc, #88]	; (8006f60 <SYSVIEW_AddTask+0xcc>)
 8006f08:	4613      	mov	r3, r2
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	4413      	add	r3, r2
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	440b      	add	r3, r1
 8006f12:	330c      	adds	r3, #12
 8006f14:	683a      	ldr	r2, [r7, #0]
 8006f16:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8006f18:	4b0f      	ldr	r3, [pc, #60]	; (8006f58 <SYSVIEW_AddTask+0xc4>)
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	4910      	ldr	r1, [pc, #64]	; (8006f60 <SYSVIEW_AddTask+0xcc>)
 8006f1e:	4613      	mov	r3, r2
 8006f20:	009b      	lsls	r3, r3, #2
 8006f22:	4413      	add	r3, r2
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	440b      	add	r3, r1
 8006f28:	3310      	adds	r3, #16
 8006f2a:	69ba      	ldr	r2, [r7, #24]
 8006f2c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8006f2e:	4b0a      	ldr	r3, [pc, #40]	; (8006f58 <SYSVIEW_AddTask+0xc4>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	3301      	adds	r3, #1
 8006f34:	4a08      	ldr	r2, [pc, #32]	; (8006f58 <SYSVIEW_AddTask+0xc4>)
 8006f36:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8006f38:	69bb      	ldr	r3, [r7, #24]
 8006f3a:	9300      	str	r3, [sp, #0]
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	68b9      	ldr	r1, [r7, #8]
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 f80e 	bl	8006f64 <SYSVIEW_SendTaskInfo>
 8006f48:	e000      	b.n	8006f4c <SYSVIEW_AddTask+0xb8>
    return;
 8006f4a:	bf00      	nop

}
 8006f4c:	3710      	adds	r7, #16
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	08007120 	.word	0x08007120
 8006f58:	20014498 	.word	0x20014498
 8006f5c:	08007128 	.word	0x08007128
 8006f60:	200143f8 	.word	0x200143f8

08006f64 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b08a      	sub	sp, #40	; 0x28
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
 8006f70:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8006f72:	f107 0314 	add.w	r3, r7, #20
 8006f76:	2214      	movs	r2, #20
 8006f78:	2100      	movs	r1, #0
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f000 f856 	bl	800702c <memset>
  TaskInfo.TaskID     = TaskID;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8006f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f92:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8006f94:	f107 0314 	add.w	r3, r7, #20
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff fa65 	bl	8006468 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8006f9e:	bf00      	nop
 8006fa0:	3728      	adds	r7, #40	; 0x28
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <__libc_init_array>:
 8006fa8:	b570      	push	{r4, r5, r6, lr}
 8006faa:	4d0d      	ldr	r5, [pc, #52]	; (8006fe0 <__libc_init_array+0x38>)
 8006fac:	4c0d      	ldr	r4, [pc, #52]	; (8006fe4 <__libc_init_array+0x3c>)
 8006fae:	1b64      	subs	r4, r4, r5
 8006fb0:	10a4      	asrs	r4, r4, #2
 8006fb2:	2600      	movs	r6, #0
 8006fb4:	42a6      	cmp	r6, r4
 8006fb6:	d109      	bne.n	8006fcc <__libc_init_array+0x24>
 8006fb8:	4d0b      	ldr	r5, [pc, #44]	; (8006fe8 <__libc_init_array+0x40>)
 8006fba:	4c0c      	ldr	r4, [pc, #48]	; (8006fec <__libc_init_array+0x44>)
 8006fbc:	f000 f83e 	bl	800703c <_init>
 8006fc0:	1b64      	subs	r4, r4, r5
 8006fc2:	10a4      	asrs	r4, r4, #2
 8006fc4:	2600      	movs	r6, #0
 8006fc6:	42a6      	cmp	r6, r4
 8006fc8:	d105      	bne.n	8006fd6 <__libc_init_array+0x2e>
 8006fca:	bd70      	pop	{r4, r5, r6, pc}
 8006fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fd0:	4798      	blx	r3
 8006fd2:	3601      	adds	r6, #1
 8006fd4:	e7ee      	b.n	8006fb4 <__libc_init_array+0xc>
 8006fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fda:	4798      	blx	r3
 8006fdc:	3601      	adds	r6, #1
 8006fde:	e7f2      	b.n	8006fc6 <__libc_init_array+0x1e>
 8006fe0:	080071d0 	.word	0x080071d0
 8006fe4:	080071d0 	.word	0x080071d0
 8006fe8:	080071d0 	.word	0x080071d0
 8006fec:	080071d4 	.word	0x080071d4

08006ff0 <memcmp>:
 8006ff0:	b510      	push	{r4, lr}
 8006ff2:	3901      	subs	r1, #1
 8006ff4:	4402      	add	r2, r0
 8006ff6:	4290      	cmp	r0, r2
 8006ff8:	d101      	bne.n	8006ffe <memcmp+0xe>
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	e005      	b.n	800700a <memcmp+0x1a>
 8006ffe:	7803      	ldrb	r3, [r0, #0]
 8007000:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007004:	42a3      	cmp	r3, r4
 8007006:	d001      	beq.n	800700c <memcmp+0x1c>
 8007008:	1b18      	subs	r0, r3, r4
 800700a:	bd10      	pop	{r4, pc}
 800700c:	3001      	adds	r0, #1
 800700e:	e7f2      	b.n	8006ff6 <memcmp+0x6>

08007010 <memcpy>:
 8007010:	440a      	add	r2, r1
 8007012:	4291      	cmp	r1, r2
 8007014:	f100 33ff 	add.w	r3, r0, #4294967295
 8007018:	d100      	bne.n	800701c <memcpy+0xc>
 800701a:	4770      	bx	lr
 800701c:	b510      	push	{r4, lr}
 800701e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007022:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007026:	4291      	cmp	r1, r2
 8007028:	d1f9      	bne.n	800701e <memcpy+0xe>
 800702a:	bd10      	pop	{r4, pc}

0800702c <memset>:
 800702c:	4402      	add	r2, r0
 800702e:	4603      	mov	r3, r0
 8007030:	4293      	cmp	r3, r2
 8007032:	d100      	bne.n	8007036 <memset+0xa>
 8007034:	4770      	bx	lr
 8007036:	f803 1b01 	strb.w	r1, [r3], #1
 800703a:	e7f9      	b.n	8007030 <memset+0x4>

0800703c <_init>:
 800703c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800703e:	bf00      	nop
 8007040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007042:	bc08      	pop	{r3}
 8007044:	469e      	mov	lr, r3
 8007046:	4770      	bx	lr

08007048 <_fini>:
 8007048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800704a:	bf00      	nop
 800704c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800704e:	bc08      	pop	{r3}
 8007050:	469e      	mov	lr, r3
 8007052:	4770      	bx	lr
