#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Aug 25 12:10:13 2022
# Process ID: 14652
# Current directory: C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8392 C:\Users\Win10Admin\GithubRepositories\I-DNN\I-DNN\vivado\I-DNN\I-DNN.xpr
# Log file: C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/vivado.log
# Journal file: C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.465 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_DNN_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_DNN_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/imports/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'init_trace_rom'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/trace_ROM.vhd:61]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'initramfromfile'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:100]
WARNING: [VRFC 10-3165] cannot call impure function 'initramfromfile' from within pure function 'init_from_file_or_zeroes' [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.srcs/sources_1/new/blk_mem_gen_1.vhd:110]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/test_sfixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/SOFT_MAX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOFT_MAX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_FSM_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_neuron_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/VAR_CNTR_PROCESS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/routing_w_sum_sig.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/routing_w_sum_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_w_sum_sig_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/I_DNN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/test_sfixed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/SOFTMAX_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOFTMAX_tb'
WARNING: [VRFC 10-393] cannot access 'text_header' from inside pure function 'gen_data_in'. [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/test/SOFTMAX_tb.vhd:72]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xelab -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_DNN_tb_behav xil_defaultlib.I_DNN_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 63630931c3274f1193fa45ad0cc3506d --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L secureip --snapshot I_DNN_tb_behav xil_defaultlib.I_DNN_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 32 is out of target constraint range 0 to 24 [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd:516]
WARNING: [VRFC 10-1537] value 32 is out of target constraint range 0 to 14 [C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/I_layer.vhd:516]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.i_dnn_package
Compiling package xil_defaultlib.nvme_framework_package
Compiling package xil_defaultlib.test_architecture_package
Compiling package xil_defaultlib.common_package
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling architecture behavioral of entity xil_defaultlib.trace_ROM [\trace_ROM(num_elemnts_rom=1570,...]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=3,init_value=0,incr...]
Compiling architecture behavioral of entity xil_defaultlib.scaler [\scaler(prescaler=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(max=1569,init_value=0,i...]
Compiling architecture behavioral of entity xil_defaultlib.intermittency_emulator [intermittency_emulator_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm_nv_reg_db [fsm_nv_reg_db_default]
Compiling architecture behavioral of entity xil_defaultlib.blk_mem_gen_1 [\blk_mem_gen_1(depth=35,width=32...]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg_emu [\nv_reg_emu(max_delay_ns=80)\]
Compiling architecture behavioral of entity xil_defaultlib.nv_reg [\nv_reg(max_delay_ns=80,nv_reg_w...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.ReLU [\ReLU(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=784,rom...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(rom_depth=784)\]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=32,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(num_inputs=784,act_fun_...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=30,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(num_outputs=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=22,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(num_outputs=20,layer_no...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.weight_memory [\weight_memory(rom_depth=20,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.I_neuron [\I_neuron(rom_width=32,rom_depth...]
Compiling architecture behavioral of entity xil_defaultlib.I_FSM_layer [\I_FSM_layer(num_outputs=10,rom_...]
Compiling architecture behavioral of entity xil_defaultlib.var_counter [\var_counter(max=12,init_value=0...]
Compiling architecture behavioral of entity xil_defaultlib.I_layer [\I_layer(num_inputs=20,num_outpu...]
Compiling architecture behavioral of entity xil_defaultlib.SOFT_MAX [soft_max_default]
Compiling architecture behavioral of entity xil_defaultlib.I_DNN [i_dnn_default]
Compiling architecture behavioral of entity xil_defaultlib.i_dnn_tb
Built simulation snapshot I_DNN_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xsim.dir/I_DNN_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xsim.dir/I_DNN_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug 25 12:11:59 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 25 12:11:59 2022...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1015.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "I_DNN_tb_behav -key {Behavioral:sim_1:Functional:I_DNN_tb} -tclbatch {I_DNN_tb.tcl} -view {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/test_sfixed_tb_behav.wcfg} -view {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/SOFTMAX_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/test_sfixed_tb_behav.wcfg
WARNING: Simulation object /test_sfixed_tb/inputa was not found in the design.
WARNING: Simulation object /test_sfixed_tb/inputa was not found in the design.
WARNING: Simulation object /test_sfixed_tb/test_sfixed_cmp/test1 was not found in the design.
WARNING: Simulation object /test_sfixed_tb/test_sfixed_cmp/test1 was not found in the design.
open_wave_config C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/SOFTMAX_tb_behav.wcfg
WARNING: Simulation object /SOFTMAX_tb/data_in_vect was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[0] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[1] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[2] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[3] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[4] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[5] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[6] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[7] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[8] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_vect[9] was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/clk was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/start was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_sampled was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/n_power_reset was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_in_sel was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/out_v was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/data_out was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/digit_out was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/num_inputs was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/SOFTMAX_comp/addr_TC was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/SOFTMAX_comp/addr was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/SOFTMAX_comp/rst was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/SOFTMAX_comp/comparator_out was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/SOFTMAX_comp/data_v was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/SOFTMAX_comp/pr_state was not found in the design.
WARNING: Simulation object /SOFTMAX_tb/SOFTMAX_comp/nx_state was not found in the design.
source I_DNN_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 55000ns
Warning: FIXED_GENERIC_PKG.">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 5  Process: /I_DNN_tb/I_DNN_cmp/soft_max_comp/line__78  File: C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/SOFT_MAX.vhd
Warning: FIXED_GENERIC_PKG.">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 5  Process: /I_DNN_tb/I_DNN_cmp/soft_max_comp/line__81  File: C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/src/DNN/SOFT_MAX.vhd
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'I_DNN_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 55000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1015.465 ; gain = 0.000
open_wave_config {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_DNN_tb_behav.wcfg}
current_wave_config {I_DNN_tb_behav.wcfg}
I_DNN_tb_behav.wcfg
add_wave {{/I_DNN_tb/I_DNN_cmp/nv_reg_comp1/busy}} {{/I_DNN_tb/I_DNN_cmp/nv_reg_comp1/en}} 
current_wave_config {I_DNN_tb_behav.wcfg}
I_DNN_tb_behav.wcfg
add_wave {{/I_DNN_tb/I_DNN_cmp/nv_reg_comp2/busy}} {{/I_DNN_tb/I_DNN_cmp/nv_reg_comp2/en}} 
save_wave_config {C:/Users/Win10Admin/GithubRepositories/I-DNN/I-DNN/vivado/I-DNN/I_DNN_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.875 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 25 12:34:44 2022...
