// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/23/2021 17:10:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Processor (
	clk,
	rst,
	bytePos,
	btn,
	hex1,
	hex2);
input 	clk;
input 	rst;
input 	[7:0] bytePos;
input 	[2:0] btn;
output 	[6:0] hex1;
output 	[6:0] hex2;

// Design Ports Information
// hex1[0]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[0]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[2]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[4]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[5]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[6]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bytePos[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bytePos[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bytePos[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bytePos[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bytePos[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bytePos[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bytePos[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bytePos[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Rom|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ;
wire \cpu|DP|PCSrcMux|C[13]~5_combout ;
wire \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \btn[2]~input_o ;
wire \btn[0]~input_o ;
wire \btn[1]~input_o ;
wire \rst~input_o ;
wire \rst~inputCLKENA0_outclk ;
wire \cpu|DP|PCSrcMux|C[15]~0_combout ;
wire \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ;
wire \muxAdressRam|C[14]~14_combout ;
wire \wm|WideOr0~0_combout ;
wire \cpu|DP|Alu|res[14]~47_combout ;
wire \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \bytePos[2]~input_o ;
wire \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ;
wire \bytePos[3]~input_o ;
wire \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ;
wire \bytePos[4]~input_o ;
wire \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ;
wire \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ;
wire \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ;
wire \bytePos[6]~input_o ;
wire \cpu|DP|PCReg|Q[8]~feeder_combout ;
wire \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ;
wire \cpu|DP|RegFile|REG12|Q[11]~feeder_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[12]~2_combout ;
wire \cpu|DP|Alu|Equal1~1_combout ;
wire \cpu|DP|Alu|res[31]~4_combout ;
wire \cpu|DP|SrcBMux|C[31]~2_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[11]~10_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ;
wire \cpu|DP|RegFile|REG08|Q[31]~DUPLICATE_q ;
wire \cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ;
wire \cpu|DP|SrcBMux|C[31]~3_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[4]~5_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ;
wire \cpu|DP|RegFile|REG06|Q[31]~DUPLICATE_q ;
wire \cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ;
wire \cpu|DP|RegFile|REG05|Q[31]~feeder_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[13]~11_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ;
wire \cpu|DP|SrcBMux|C[31]~5_combout ;
wire \cpu|DP|RegFile|REG13|Q[31]~feeder_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ;
wire \cpu|DP|RegFile|REG02|Q[12]~feeder_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ;
wire \cpu|DP|RegFile|REG01|Q[12]~feeder_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ;
wire \cpu|DP|SrcBMux|C[12]~135_combout ;
wire \cpu|DP|RegFile|REG04|Q[12]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[12]~134_combout ;
wire \cpu|DP|SrcBMux|C[12]~188_combout ;
wire \cpu|DP|SrcBMux|C[20]~29_combout ;
wire \cpu|DP|RegFile|REG14|Q[12]~feeder_combout ;
wire \cpu|DP|PCAdder1|Add0~13_sumout ;
wire \cpu|DP|PCReg|Q[2]~feeder_combout ;
wire \cpu|DP|PCAdder1|Add0~14 ;
wire \cpu|DP|PCAdder1|Add0~18 ;
wire \cpu|DP|PCAdder1|Add0~21_sumout ;
wire \cpu|DP|SrcBMux|C[12]~136_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \cpu|DP|SrcBMux|C[20]~35_combout ;
wire \cpu|DP|RegFile|REG11|Q[12]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[12]~137_combout ;
wire \cpu|DP|SrcBMux|C[12]~138_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ;
wire \cpu|DP|ra1mux|C[2]~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux19~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux19~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux19~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux19~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux19~4_combout ;
wire \cpu|DP|Alu|res[12]~31_combout ;
wire \cpu|DP|Alu|res[12]~45_combout ;
wire \cpu|DP|PCSrcMux|C[12]~18_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ;
wire \cpu|DP|ra1mux|C[3]~1_combout ;
wire \cpu|DP|RegFile|REG08|Q[4]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG10|Q[4]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux27~2_combout ;
wire \cpu|DP|RegFile|REG04|Q[4]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux27~1_combout ;
wire \cpu|DP|RegFile|REG01|Q[4]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux27~0_combout ;
wire \cpu|DP|RegFile|REG13|Q[4]~feeder_combout ;
wire \cpu|DP|PCAdder2|Add0~50_cout ;
wire \cpu|DP|PCAdder2|Add0~41_sumout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux27~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux27~4_combout ;
wire \cpu|DP|SrcBMux|C[4]~95_combout ;
wire \cpu|DP|SrcBMux|C[11]~96_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \cpu|DP|SrcBMux|C[4]~145_combout ;
wire \cpu|DP|Alu|res[4]~33_combout ;
wire \cpu|DP|SrcBMux|C[3]~1_combout ;
wire \cpu|DP|SrcBMux|C[3]~152_combout ;
wire \cpu|DP|RegFile|REG04|Q[3]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG08|Q[3]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux28~0_combout ;
wire \cpu|DP|RegFile|REG02|Q[3]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux28~2_combout ;
wire \cpu|DP|RegFile|REG03|Q[3]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux28~3_combout ;
wire \cpu|DP|RegFile|REG09|Q[3]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux28~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux28~4_combout ;
wire \cpu|DP|RegFile|REG04|Q[2]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux29~1_combout ;
wire \cpu|DP|RegFile|REG13|Q[2]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux29~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux29~2_combout ;
wire \cpu|DP|RegFile|REG03|Q[2]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG02|Q[2]~feeder_combout ;
wire \cpu|DP|RegFile|REG01|Q[2]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux29~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux29~4_combout ;
wire \cpu|DP|SrcBMux|C[2]~192_combout ;
wire \cpu|DP|RegFile|REG10|Q[1]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux30~2_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux30~0_combout ;
wire \cpu|DP|RegFile|REG03|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG07|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux30~3_combout ;
wire \cpu|DP|RegFile|REG05|Q[1]~feeder_combout ;
wire \cpu|DP|RegFile|REG09|Q[1]~feeder_combout ;
wire \cpu|DP|RegFile|REG09|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux30~1_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux30~4_combout ;
wire \cpu|DP|Alu|res[1]~52_combout ;
wire \cpu|DP|SrcBMux|C[1]~170_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \cpu|DP|RegFile|REG00|Q[0]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux31~0_combout ;
wire \cpu|DP|PCReg|Q[0]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux31~3_combout ;
wire \cpu|DP|RegFile|REG06|Q[0]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux31~2_combout ;
wire \cpu|DP|RegFile|REG13|Q[0]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG01|Q[0]~feeder_combout ;
wire \cpu|DP|RegFile|REG09|Q[0]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux31~1_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux31~4_combout ;
wire \cpu|DP|Alu|res[0]~48_combout ;
wire \cpu|DP|SrcBMux|C[0]~171_combout ;
wire \cpu|DP|Alu|_~65_sumout ;
wire \cpu|DP|Alu|res[0]~36_combout ;
wire \bytePos[0]~input_o ;
wire \muxDataRam|C[0]~0_combout ;
wire \muxAdressRam|C[0]~0_combout ;
wire \muxAdressRam|C[1]~1_combout ;
wire \cpu|DP|Alu|_~67 ;
wire \cpu|DP|Alu|_~63 ;
wire \cpu|DP|Alu|_~121_sumout ;
wire \muxAdressRam|C[2]~2_combout ;
wire \cpu|DP|Alu|_~123 ;
wire \cpu|DP|Alu|_~1_sumout ;
wire \cpu|DP|Alu|res[3]~2_combout ;
wire \muxAdressRam|C[3]~3_combout ;
wire \muxAdressRam|C[4]~4_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \cpu|DP|SrcBMux|C[5]~97_combout ;
wire \cpu|DP|Alu|res[5]~24_combout ;
wire \muxAdressRam|C[5]~5_combout ;
wire \cpu|DP|RegFile|REG09|Q[6]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux25~2_combout ;
wire \cpu|DP|RegFile|REG05|Q[6]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG04|Q[6]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux25~1_combout ;
wire \cpu|DP|PCAdder2|Add0~42 ;
wire \cpu|DP|PCAdder2|Add0~26 ;
wire \cpu|DP|PCAdder2|Add0~21_sumout ;
wire \cpu|DP|RegFile|REG13|Q[6]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux25~3_combout ;
wire \cpu|DP|RegFile|REG02|Q[6]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux25~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux25~4_combout ;
wire \cpu|DP|SrcBMux|C[6]~176_combout ;
wire \cpu|DP|Alu|_~3 ;
wire \cpu|DP|Alu|_~118 ;
wire \cpu|DP|Alu|_~119 ;
wire \cpu|DP|Alu|_~82 ;
wire \cpu|DP|Alu|_~83 ;
wire \cpu|DP|Alu|_~77_sumout ;
wire \muxAdressRam|C[6]~6_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ;
wire \cpu|DP|SrcBMux|C[7]~51_combout ;
wire \cpu|DP|RegFile|REG01|Q[7]~feeder_combout ;
wire \cpu|DP|RegFile|REG01|Q[7]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG09|Q[7]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG13|Q[7]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux24~1_combout ;
wire \cpu|DP|RegFile|REG02|Q[7]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux24~2_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux24~0_combout ;
wire \cpu|DP|PCAdder2|Add0~9_sumout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux24~3_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ;
wire \cpu|DP|Alu|res[7]~13_combout ;
wire \muxAdressRam|C[7]~7_combout ;
wire \cpu|DP|SrcBMux|C[8]~44_combout ;
wire \cpu|DP|RegFile|REG09|Q[8]~feeder_combout ;
wire \cpu|DP|RegFile|REG05|Q[8]~feeder_combout ;
wire \cpu|DP|RegFile|REG13|Q[8]~feeder_combout ;
wire \cpu|DP|RegFile|REG01|Q[8]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[8]~45_combout ;
wire \cpu|DP|RegFile|REG11|Q[8]~feeder_combout ;
wire \cpu|DP|RegFile|REG03|Q[8]~feeder_combout ;
wire \cpu|DP|PCAdder2|Add0~5_sumout ;
wire \cpu|DP|SrcBMux|C[8]~47_combout ;
wire \cpu|DP|RegFile|REG14|Q[8]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[8]~46_combout ;
wire \cpu|DP|SrcBMux|C[8]~48_combout ;
wire \cpu|DP|RegFile|REG10|Q[8]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG09|Q[8]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG11|Q[8]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux23~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux23~1_combout ;
wire \cpu|DP|RegFile|REG00|Q[8]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG02|Q[8]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG01|Q[8]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux23~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux23~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux23~4_combout ;
wire \cpu|DP|Alu|res[8]~12_combout ;
wire \muxAdressRam|C[8]~8_combout ;
wire \cpu|DP|SrcBMux|C[9]~49_combout ;
wire \cpu|DP|SrcBMux|C[9]~50_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \cpu|DP|SrcBMux|C[9]~194_combout ;
wire \cpu|DP|RegFile|REG11|Q[9]~feeder_combout ;
wire \cpu|DP|PCAdder2|Add0~45_sumout ;
wire \cpu|DP|SrcBMux|C[9]~150_combout ;
wire \cpu|DP|RegFile|REG04|Q[9]~feeder_combout ;
wire \cpu|DP|RegFile|REG08|Q[9]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[9]~147_combout ;
wire \cpu|DP|RegFile|REG14|Q[9]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG06|Q[9]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[9]~149_combout ;
wire \cpu|DP|RegFile|REG13|Q[9]~feeder_combout ;
wire \cpu|DP|RegFile|REG13|Q[9]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG05|Q[9]~feeder_combout ;
wire \cpu|DP|RegFile|REG01|Q[9]~feeder_combout ;
wire \cpu|DP|RegFile|REG01|Q[9]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG09|Q[9]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[9]~148_combout ;
wire \cpu|DP|SrcBMux|C[9]~151_combout ;
wire \cpu|DP|SrcBMux|C[9]~193_combout ;
wire \cpu|DP|SrcBMux|C[7]~162_combout ;
wire \cpu|DP|Alu|_~78 ;
wire \cpu|DP|Alu|_~79 ;
wire \cpu|DP|Alu|_~38 ;
wire \cpu|DP|Alu|_~39 ;
wire \cpu|DP|Alu|_~34 ;
wire \cpu|DP|Alu|_~35 ;
wire \cpu|DP|Alu|_~125_sumout ;
wire \muxAdressRam|C[9]~9_combout ;
wire \cpu|DP|PCAdder2|Add0~17_sumout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux21~3_combout ;
wire \cpu|DP|RegFile|REG06|Q[10]~feeder_combout ;
wire \cpu|DP|RegFile|REG07|Q[10]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux21~1_combout ;
wire \cpu|DP|RegFile|REG03|Q[10]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux21~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux21~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux21~4_combout ;
wire \cpu|DP|SrcBMux|C[11]~68_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \cpu|DP|SrcBMux|C[10]~75_combout ;
wire \cpu|DP|SrcBMux|C[10]~72_combout ;
wire \cpu|DP|RegFile|REG11|Q[10]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[10]~73_combout ;
wire \cpu|DP|RegFile|REG01|Q[10]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[10]~71_combout ;
wire \cpu|DP|RegFile|REG00|Q[10]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG04|Q[10]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[10]~70_combout ;
wire \cpu|DP|SrcBMux|C[10]~74_combout ;
wire \cpu|DP|SrcBMux|C[10]~167_combout ;
wire \cpu|DP|Alu|_~126 ;
wire \cpu|DP|Alu|_~127 ;
wire \cpu|DP|Alu|_~53_sumout ;
wire \muxAdressRam|C[10]~10_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \cpu|DP|SrcBMux|C[11]~69_combout ;
wire \cpu|DP|RegFile|REG08|Q[11]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[11]~63_combout ;
wire \cpu|DP|PCAdder2|Add0~13_sumout ;
wire \cpu|DP|SrcBMux|C[11]~66_combout ;
wire \cpu|DP|RegFile|REG13|Q[11]~feeder_combout ;
wire \cpu|DP|RegFile|REG01|Q[11]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG05|Q[11]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[11]~64_combout ;
wire \cpu|DP|RegFile|REG10|Q[11]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[11]~65_combout ;
wire \cpu|DP|SrcBMux|C[11]~67_combout ;
wire \cpu|DP|Alu|res[11]~16_combout ;
wire \muxAdressRam|C[11]~11_combout ;
wire \muxAdressRam|C[12]~12_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ;
wire \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ;
wire \cpu|DP|Alu|res[9]~44_combout ;
wire \cpu|DP|Alu|res[3]~3_combout ;
wire \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1_combout ;
wire \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2_combout ;
wire \cpu|DP|RegFile|REG04|Q[27]~feeder_combout ;
wire \cpu|DP|RegFile|REG04|Q[27]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[27]~100_combout ;
wire \cpu|DP|RegFile|REG01|Q[27]~feeder_combout ;
wire \cpu|DP|RegFile|REG00|Q[27]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[27]~101_combout ;
wire \cpu|DP|RegFile|REG11|Q[27]~feeder_combout ;
wire \cpu|DP|RegFile|REG09|Q[27]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[27]~98_combout ;
wire \cpu|DP|RegFile|REG12|Q[27]~feeder_combout ;
wire \cpu|DP|RegFile|REG12|Q[27]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG13|Q[27]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[27]~99_combout ;
wire \cpu|DP|SrcBMux|C[27]~102_combout ;
wire \cpu|DP|SrcBMux|C[27]~177_combout ;
wire \cpu|DP|RegFile|REG11|Q[26]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[26]~9_combout ;
wire \cpu|DP|SrcBMux|C[26]~12_combout ;
wire \cpu|DP|RegFile|REG14|Q[26]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[26]~10_combout ;
wire \cpu|DP|SrcBMux|C[26]~11_combout ;
wire \cpu|DP|SrcBMux|C[26]~13_combout ;
wire \cpu|DP|SrcBMux|C[26]~153_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux6~2_combout ;
wire \cpu|DP|RegFile|REG12|Q[25]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux6~0_combout ;
wire \cpu|DP|RegFile|REG01|Q[25]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux6~1_combout ;
wire \cpu|DP|RegFile|REG11|Q[25]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux6~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux6~4_combout ;
wire \cpu|DP|Alu|res[25]~7_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux7~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux7~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux7~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux7~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux7~4_combout ;
wire \cpu|DP|SrcBMux|C[24]~113_combout ;
wire \cpu|DP|SrcBMux|C[24]~114_combout ;
wire \cpu|DP|SrcBMux|C[24]~111_combout ;
wire \cpu|DP|SrcBMux|C[24]~110_combout ;
wire \cpu|DP|SrcBMux|C[24]~112_combout ;
wire \cpu|DP|Alu|res[24]~27_combout ;
wire \cpu|DP|RegFile|REG00|Q[23]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux8~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux8~2_combout ;
wire \cpu|DP|RegFile|REG06|Q[23]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux8~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux8~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux8~4_combout ;
wire \cpu|DP|SrcBMux|C[23]~61_combout ;
wire \cpu|DP|SrcBMux|C[23]~62_combout ;
wire \cpu|DP|SrcBMux|C[23]~59_combout ;
wire \cpu|DP|SrcBMux|C[23]~58_combout ;
wire \cpu|DP|SrcBMux|C[23]~60_combout ;
wire \cpu|DP|Alu|res[23]~15_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux9~2_combout ;
wire \cpu|DP|RegFile|REG00|Q[22]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux9~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux9~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux9~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux9~4_combout ;
wire \cpu|DP|SrcBMux|C[21]~80_combout ;
wire \cpu|DP|SrcBMux|C[21]~81_combout ;
wire \cpu|DP|RegFile|REG00|Q[21]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux10~0_combout ;
wire \cpu|DP|RegFile|REG06|Q[21]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux10~1_combout ;
wire \cpu|DP|RegFile|REG08|Q[21]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux10~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux10~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux10~4_combout ;
wire \cpu|DP|SrcBMux|C[21]~76_combout ;
wire \cpu|DP|SrcBMux|C[21]~78_combout ;
wire \cpu|DP|SrcBMux|C[21]~79_combout ;
wire \cpu|DP|Alu|res[21]~20_combout ;
wire \cpu|DP|RegFile|REG02|Q[20]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux11~2_combout ;
wire \cpu|DP|RegFile|REG05|Q[20]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG13|Q[20]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux11~1_combout ;
wire \cpu|DP|RegFile|REG11|Q[20]~feeder_combout ;
wire \cpu|DP|RegFile|REG11|Q[20]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux11~3_combout ;
wire \cpu|DP|RegFile|REG08|Q[20]~feeder_combout ;
wire \cpu|DP|RegFile|REG08|Q[20]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG12|Q[20]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux11~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux11~4_combout ;
wire \cpu|DP|RegFile|REG01|Q[19]~feeder_combout ;
wire \cpu|DP|RegFile|REG02|Q[19]~feeder_combout ;
wire \cpu|DP|RegFile|REG00|Q[19]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[19]~40_combout ;
wire \cpu|DP|SrcBMux|C[19]~39_combout ;
wire \cpu|DP|RegFile|REG13|Q[19]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG14|Q[19]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[19]~38_combout ;
wire \cpu|DP|SrcBMux|C[19]~41_combout ;
wire \cpu|DP|SrcBMux|C[19]~42_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ;
wire \cpu|DP|SrcBMux|C[19]~43_combout ;
wire \cpu|DP|Alu|res[19]~11_combout ;
wire \cpu|DP|SrcBMux|C[19]~159_combout ;
wire \cpu|DP|SrcBMux|C[19]~160_combout ;
wire \cpu|DP|RegFile|REG12|Q[18]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[18]~30_combout ;
wire \cpu|DP|RegFile|REG01|Q[18]~feeder_combout ;
wire \cpu|DP|RegFile|REG01|Q[18]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[18]~32_combout ;
wire \cpu|DP|RegFile|REG05|Q[18]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[18]~31_combout ;
wire \cpu|DP|SrcBMux|C[18]~157_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ;
wire \cpu|DP|SrcBMux|C[18]~36_combout ;
wire \cpu|DP|SrcBMux|C[18]~37_combout ;
wire \cpu|DP|SrcBMux|C[18]~158_combout ;
wire \cpu|DP|RegFile|REG08|Q[17]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux14~2_combout ;
wire \cpu|DP|RegFile|REG04|Q[17]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux14~1_combout ;
wire \cpu|DP|RegFile|REG00|Q[17]~feeder_combout ;
wire \cpu|DP|RegFile|REG00|Q[17]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux14~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux14~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux14~4_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux15~1_combout ;
wire \cpu|DP|RegFile|REG08|Q[16]~feeder_combout ;
wire \cpu|DP|RegFile|REG00|Q[16]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux15~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux15~2_combout ;
wire \cpu|DP|RegFile|REG11|Q[16]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux15~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux15~4_combout ;
wire \cpu|DP|SrcBMux|C[15]~115_combout ;
wire \cpu|DP|RegFile|REG01|Q[15]~feeder_combout ;
wire \cpu|DP|RegFile|REG01|Q[15]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG02|Q[15]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[15]~117_combout ;
wire \cpu|DP|RegFile|REG06|Q[15]~feeder_combout ;
wire \cpu|DP|RegFile|REG05|Q[15]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[15]~116_combout ;
wire \cpu|DP|SrcBMux|C[15]~182_combout ;
wire \cpu|DP|SrcBMux|C[15]~183_combout ;
wire \cpu|DP|RegFile|REG09|Q[14]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[14]~125_combout ;
wire \cpu|DP|SrcBMux|C[14]~126_combout ;
wire \cpu|DP|RegFile|REG06|Q[14]~feeder_combout ;
wire \cpu|DP|RegFile|REG04|Q[14]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[14]~122_combout ;
wire \cpu|DP|RegFile|REG00|Q[14]~feeder_combout ;
wire \cpu|DP|RegFile|REG00|Q[14]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG01|Q[14]~feeder_combout ;
wire \cpu|DP|RegFile|REG02|Q[14]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[14]~123_combout ;
wire \cpu|DP|SrcBMux|C[14]~184_combout ;
wire \cpu|DP|RegFile|REG12|Q[14]~feeder_combout ;
wire \cpu|DP|PCAdder2|Add0~29_sumout ;
wire \cpu|DP|SrcBMux|C[14]~121_combout ;
wire \cpu|DP|SrcBMux|C[14]~185_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux18~2_combout ;
wire \cpu|DP|RegFile|REG03|Q[13]~feeder_combout ;
wire \cpu|DP|RegFile|REG00|Q[13]~feeder_combout ;
wire \cpu|DP|RegFile|REG02|Q[13]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux18~0_combout ;
wire \cpu|DP|RegFile|REG06|Q[13]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux18~1_combout ;
wire \cpu|DP|PCAdder2|Add0~33_sumout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux18~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux18~4_combout ;
wire \cpu|DP|SrcBMux|C[11]~166_combout ;
wire \cpu|DP|Alu|_~54 ;
wire \cpu|DP|Alu|_~55 ;
wire \cpu|DP|Alu|_~50 ;
wire \cpu|DP|Alu|_~51 ;
wire \cpu|DP|Alu|_~110 ;
wire \cpu|DP|Alu|_~111 ;
wire \cpu|DP|Alu|_~106 ;
wire \cpu|DP|Alu|_~107 ;
wire \cpu|DP|Alu|_~102 ;
wire \cpu|DP|Alu|_~103 ;
wire \cpu|DP|Alu|_~98 ;
wire \cpu|DP|Alu|_~99 ;
wire \cpu|DP|Alu|_~73_sumout ;
wire \cpu|DP|SrcBMux|C[16]~92_combout ;
wire \cpu|DP|SrcBMux|C[16]~93_combout ;
wire \cpu|DP|SrcBMux|C[16]~88_combout ;
wire \cpu|DP|SrcBMux|C[16]~89_combout ;
wire \cpu|DP|SrcBMux|C[16]~91_combout ;
wire \cpu|DP|Alu|res[16]~22_combout ;
wire \cpu|DP|MemtoRegMux|C[16]~39_combout ;
wire \cpu|DP|SrcBMux|C[16]~90_combout ;
wire \cpu|DP|SrcBMux|C[16]~174_combout ;
wire \cpu|DP|SrcBMux|C[16]~175_combout ;
wire \cpu|DP|Alu|_~74 ;
wire \cpu|DP|Alu|_~75 ;
wire \cpu|DP|Alu|_~113_sumout ;
wire \cpu|DP|SrcBMux|C[17]~143_combout ;
wire \cpu|DP|SrcBMux|C[17]~144_combout ;
wire \cpu|DP|SrcBMux|C[17]~141_combout ;
wire \cpu|DP|RegFile|REG05|Q[17]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG07|Q[17]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[17]~140_combout ;
wire \cpu|DP|SrcBMux|C[17]~142_combout ;
wire \cpu|DP|Alu|res[17]~32_combout ;
wire \cpu|DP|MemtoRegMux|C[17]~49_combout ;
wire \cpu|DP|RegFile|REG14|Q[17]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[17]~139_combout ;
wire \cpu|DP|SrcBMux|C[17]~190_combout ;
wire \cpu|DP|SrcBMux|C[17]~191_combout ;
wire \cpu|DP|Alu|_~114 ;
wire \cpu|DP|Alu|_~115 ;
wire \cpu|DP|Alu|_~25_sumout ;
wire \cpu|DP|SrcBMux|C[18]~33_combout ;
wire \cpu|DP|Alu|res[18]~10_combout ;
wire \cpu|DP|MemtoRegMux|C[18]~28_combout ;
wire \cpu|DP|RegFile|REG04|Q[18]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux13~0_combout ;
wire \cpu|DP|RegFile|REG05|Q[18]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG09|Q[18]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux13~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux13~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux13~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux13~4_combout ;
wire \cpu|DP|Alu|_~26 ;
wire \cpu|DP|Alu|_~27 ;
wire \cpu|DP|Alu|_~29_sumout ;
wire \cpu|DP|MemtoRegMux|C[19]~29_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux12~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux12~2_combout ;
wire \cpu|DP|RegFile|REG00|Q[19]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux12~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux12~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux12~4_combout ;
wire \cpu|DP|Alu|_~30 ;
wire \cpu|DP|Alu|_~31 ;
wire \cpu|DP|Alu|_~69_sumout ;
wire \cpu|DP|SrcBMux|C[20]~84_combout ;
wire \cpu|DP|SrcBMux|C[20]~82_combout ;
wire \cpu|DP|SrcBMux|C[20]~85_combout ;
wire \cpu|DP|SrcBMux|C[20]~86_combout ;
wire \cpu|DP|SrcBMux|C[20]~87_combout ;
wire \cpu|DP|Alu|res[20]~21_combout ;
wire \cpu|DP|MemtoRegMux|C[20]~38_combout ;
wire \cpu|DP|SrcBMux|C[20]~83_combout ;
wire \cpu|DP|SrcBMux|C[20]~172_combout ;
wire \cpu|DP|SrcBMux|C[20]~173_combout ;
wire \cpu|DP|Alu|_~70 ;
wire \cpu|DP|Alu|_~71 ;
wire \cpu|DP|Alu|_~57_sumout ;
wire \cpu|DP|MemtoRegMux|C[21]~36_combout ;
wire \cpu|DP|RegFile|REG04|Q[21]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[21]~77_combout ;
wire \cpu|DP|SrcBMux|C[21]~168_combout ;
wire \cpu|DP|SrcBMux|C[21]~169_combout ;
wire \cpu|DP|Alu|_~58 ;
wire \cpu|DP|Alu|_~59 ;
wire \cpu|DP|Alu|_~89_sumout ;
wire \cpu|DP|SrcBMux|C[22]~103_combout ;
wire \cpu|DP|SrcBMux|C[22]~104_combout ;
wire \cpu|DP|SrcBMux|C[22]~105_combout ;
wire \cpu|DP|SrcBMux|C[22]~106_combout ;
wire \cpu|DP|Alu|res[22]~26_combout ;
wire \cpu|DP|MemtoRegMux|C[22]~43_combout ;
wire \cpu|DP|SrcBMux|C[22]~107_combout ;
wire \cpu|DP|SrcBMux|C[22]~108_combout ;
wire \cpu|DP|SrcBMux|C[22]~178_combout ;
wire \cpu|DP|SrcBMux|C[22]~179_combout ;
wire \cpu|DP|Alu|_~90 ;
wire \cpu|DP|Alu|_~91 ;
wire \cpu|DP|Alu|_~45_sumout ;
wire \cpu|DP|MemtoRegMux|C[23]~33_combout ;
wire \cpu|DP|SrcBMux|C[23]~57_combout ;
wire \cpu|DP|SrcBMux|C[23]~164_combout ;
wire \cpu|DP|SrcBMux|C[23]~165_combout ;
wire \cpu|DP|Alu|_~46 ;
wire \cpu|DP|Alu|_~47 ;
wire \cpu|DP|Alu|_~93_sumout ;
wire \cpu|DP|MemtoRegMux|C[24]~44_combout ;
wire \cpu|DP|SrcBMux|C[24]~109_combout ;
wire \cpu|DP|SrcBMux|C[24]~180_combout ;
wire \cpu|DP|SrcBMux|C[24]~181_combout ;
wire \cpu|DP|Alu|_~94 ;
wire \cpu|DP|Alu|_~95 ;
wire \cpu|DP|Alu|_~13_sumout ;
wire \cpu|DP|MemtoRegMux|C[25]~25_combout ;
wire \cpu|DP|RegFile|REG02|Q[25]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[25]~17_combout ;
wire \cpu|DP|SrcBMux|C[25]~16_combout ;
wire \cpu|DP|RegFile|REG09|Q[25]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG08|Q[25]~DUPLICATE_q ;
wire \cpu|DP|SrcBMux|C[25]~14_combout ;
wire \cpu|DP|SrcBMux|C[25]~15_combout ;
wire \cpu|DP|SrcBMux|C[25]~18_combout ;
wire \cpu|DP|SrcBMux|C[25]~154_combout ;
wire \cpu|DP|Alu|_~14 ;
wire \cpu|DP|Alu|_~15 ;
wire \cpu|DP|Alu|_~9_sumout ;
wire \cpu|DP|Alu|res[26]~6_combout ;
wire \cpu|DP|MemtoRegMux|C[26]~24_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux5~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux5~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux5~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux5~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux5~4_combout ;
wire \cpu|DP|Alu|_~10 ;
wire \cpu|DP|Alu|_~11 ;
wire \cpu|DP|Alu|_~85_sumout ;
wire \cpu|DP|MemtoRegMux|C[27]~42_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux4~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux4~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux4~1_combout ;
wire \cpu|DP|RegFile|REG11|Q[27]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux4~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux4~4_combout ;
wire \cpu|DP|Alu|res[27]~25_combout ;
wire \chipset|EnReg~10_combout ;
wire \chipset|EnReg~11_combout ;
wire \chipset|EnReg~14_combout ;
wire \chipset|EnReg~0_combout ;
wire \cpu|DP|SrcBMux|C[29]~22_combout ;
wire \cpu|DP|RegFile|REG06|Q[29]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[29]~21_combout ;
wire \cpu|DP|SrcBMux|C[29]~19_combout ;
wire \cpu|DP|RegFile|REG14|Q[29]~feeder_combout ;
wire \cpu|DP|SrcBMux|C[29]~20_combout ;
wire \cpu|DP|SrcBMux|C[29]~23_combout ;
wire \cpu|DP|SrcBMux|C[29]~155_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux3~2_combout ;
wire \cpu|DP|RegFile|REG00|Q[28]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux3~0_combout ;
wire \cpu|DP|RegFile|REG04|Q[28]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux3~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux3~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux3~4_combout ;
wire \cpu|DP|Alu|res[28]~14_combout ;
wire \cpu|DP|Alu|_~86 ;
wire \cpu|DP|Alu|_~87 ;
wire \cpu|DP|Alu|_~41_sumout ;
wire \cpu|DP|MemtoRegMux|C[28]~32_combout ;
wire \cpu|DP|SrcBMux|C[28]~55_combout ;
wire \cpu|DP|SrcBMux|C[28]~52_combout ;
wire \cpu|DP|SrcBMux|C[28]~54_combout ;
wire \cpu|DP|SrcBMux|C[28]~53_combout ;
wire \cpu|DP|SrcBMux|C[28]~56_combout ;
wire \cpu|DP|SrcBMux|C[28]~163_combout ;
wire \cpu|DP|Alu|_~42 ;
wire \cpu|DP|Alu|_~43 ;
wire \cpu|DP|Alu|_~17_sumout ;
wire \cpu|DP|MemtoRegMux|C[29]~26_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux2~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux2~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux2~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux2~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux2~4_combout ;
wire \cpu|DP|Alu|res[29]~8_combout ;
wire \chipset|EnReg~2_combout ;
wire \chipset|EnReg~3_combout ;
wire \cpu|DP|SrcBMux|C[30]~24_combout ;
wire \cpu|DP|SrcBMux|C[30]~26_combout ;
wire \cpu|DP|SrcBMux|C[30]~27_combout ;
wire \cpu|DP|SrcBMux|C[30]~25_combout ;
wire \cpu|DP|SrcBMux|C[30]~28_combout ;
wire \cpu|DP|SrcBMux|C[30]~156_combout ;
wire \cpu|DP|Alu|_~18 ;
wire \cpu|DP|Alu|_~19 ;
wire \cpu|DP|Alu|_~21_sumout ;
wire \cpu|DP|MemtoRegMux|C[30]~27_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux1~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux1~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux1~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux1~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux1~4_combout ;
wire \cpu|DP|Alu|res[30]~9_combout ;
wire \chipset|EnReg~4_combout ;
wire \chipset|EnReg~9_combout ;
wire \chipset|EnReg~7_combout ;
wire \chipset|EnReg~8_combout ;
wire \cpu|DP|Alu|res[10]~19_combout ;
wire \chipset|EnReg~5_combout ;
wire \cpu|DP|Alu|res[11]~17_combout ;
wire \chipset|EnReg~6_combout ;
wire \chipset|EnReg~20_combout ;
wire \chipset|EnReg~15_combout ;
wire \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ;
wire \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \cpu|DP|MemtoRegMux|C[0]~1_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \cpu|DP|MemtoRegMux|C[0]~0_combout ;
wire \cpu|DP|MemtoRegMux|C[0]~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux31~0_combout ;
wire \cpu|DP|RegFile|REG07|Q[0]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG03|Q[0]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux31~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux31~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux31~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux31~4_combout ;
wire \cpu|DP|Alu|_~66 ;
wire \cpu|DP|Alu|_~61_sumout ;
wire \cpu|DP|Alu|res[1]~37_combout ;
wire \bytePos[1]~input_o ;
wire \muxDataRam|C[1]~1_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \cpu|DP|MemtoRegMux|C[1]~4_combout ;
wire \cpu|DP|MemtoRegMux|C[1]~37_combout ;
wire \cpu|DP|PCReg|Q[1]~DUPLICATE_q ;
wire \cpu|DP|PCReg|Q[1]~feeder_combout ;
wire \cpu|DP|RegFile|REG11|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux30~3_combout ;
wire \cpu|DP|RegFile|REG12|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG08|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux30~0_combout ;
wire \cpu|DP|RegFile|REG14|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux30~2_combout ;
wire \cpu|DP|RegFile|REG13|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG01|Q[1]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux30~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux30~4_combout ;
wire \cpu|DP|Alu|_~62 ;
wire \cpu|DP|Alu|_~122 ;
wire \cpu|DP|Alu|_~2 ;
wire \cpu|DP|Alu|_~117_sumout ;
wire \cpu|DP|MemtoRegMux|C[4]~50_combout ;
wire \cpu|DP|PCAdder1|Add0~22 ;
wire \cpu|DP|PCAdder1|Add0~26 ;
wire \cpu|DP|PCAdder1|Add0~29_sumout ;
wire \cpu|DP|PCAdder2|Add0~22 ;
wire \cpu|DP|PCAdder2|Add0~10 ;
wire \cpu|DP|PCAdder2|Add0~6 ;
wire \cpu|DP|PCAdder2|Add0~46 ;
wire \cpu|DP|PCAdder2|Add0~18 ;
wire \cpu|DP|PCAdder2|Add0~14 ;
wire \cpu|DP|PCAdder2|Add0~37_sumout ;
wire \cpu|DP|SrcBMux|C[12]~133_combout ;
wire \cpu|DP|SrcBMux|C[12]~189_combout ;
wire \cpu|DP|Alu|_~109_sumout ;
wire \cpu|DP|MemtoRegMux|C[12]~48_combout ;
wire \cpu|DP|PCAdder1|Add0~30 ;
wire \cpu|DP|PCAdder1|Add0~34 ;
wire \cpu|DP|PCAdder1|Add0~38 ;
wire \cpu|DP|PCAdder1|Add0~42 ;
wire \cpu|DP|PCAdder1|Add0~46 ;
wire \cpu|DP|PCAdder1|Add0~50 ;
wire \cpu|DP|PCAdder1|Add0~53_sumout ;
wire \cpu|DP|PCAdder2|Add0~38 ;
wire \cpu|DP|PCAdder2|Add0~34 ;
wire \cpu|DP|PCAdder2|Add0~30 ;
wire \cpu|DP|PCAdder2|Add0~1_sumout ;
wire \cpu|DP|SrcBMux|C[31]~4_combout ;
wire \cpu|DP|SrcBMux|C[31]~6_combout ;
wire \cpu|DP|SrcBMux|C[31]~7_combout ;
wire \cpu|DP|Alu|res[31]~5_combout ;
wire \cpu|DP|SrcBMux|C[31]~8_combout ;
wire \cpu|DP|Alu|Equal1~2_combout ;
wire \cpu|DP|Alu|_~22 ;
wire \cpu|DP|Alu|_~23 ;
wire \cpu|DP|Alu|_~5_sumout ;
wire \cpu|DP|Alu|res[31]~46_combout ;
wire \cpu|DP|MemtoRegMux|C[31]~23_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux0~0_combout ;
wire \cpu|DP|RegFile|REG09|Q[31]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux0~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux0~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux0~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux0~4_combout ;
wire \cpu|CU|CLogic|FlagWrite[0]~0_combout ;
wire \cpu|DP|Alu|_~6 ;
wire \cpu|DP|Alu|_~7 ;
wire \cpu|DP|Alu|_~129_sumout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ;
wire \cpu|DP|Alu|WideOr0~0_combout ;
wire \chipset|EnReg~16_combout ;
wire \cpu|DP|Alu|WideOr0~combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ;
wire \cpu|CU|CLogic|Mux0~2_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ;
wire \cpu|CU|CLogic|Mux0~1_combout ;
wire \cpu|CU|CLogic|Mux0~3_combout ;
wire \cpu|CU|CLogic|Mux0~0_combout ;
wire \cpu|CU|CLogic|Mux0~4_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ;
wire \cpu|CU|CUDecoder|ALUDeco|NoWrite~0_combout ;
wire \cpu|CU|CLogic|RegWrite~combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[4]~4_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[12]~8_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux20~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux20~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux20~1_combout ;
wire \cpu|DP|RegFile|REG03|Q[11]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux20~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux20~4_combout ;
wire \cpu|DP|Alu|_~49_sumout ;
wire \cpu|DP|MemtoRegMux|C[11]~34_combout ;
wire \cpu|DP|PCAdder1|Add0~49_sumout ;
wire \cpu|DP|PCSrcMux|C[11]~17_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ;
wire \cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ;
wire \cpu|DP|Alu|res[1]~1_combout ;
wire \cpu|DP|Alu|res[10]~18_combout ;
wire \cpu|DP|MemtoRegMux|C[10]~35_combout ;
wire \cpu|DP|PCAdder1|Add0~45_sumout ;
wire \cpu|DP|PCSrcMux|C[10]~16_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[0]~0_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[10]~19_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux22~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux22~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux22~1_combout ;
wire \cpu|DP|RegFile|REG07|Q[9]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux22~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux22~4_combout ;
wire \cpu|DP|Alu|res[9]~35_combout ;
wire \cpu|DP|MemtoRegMux|C[9]~52_combout ;
wire \cpu|DP|PCAdder1|Add0~41_sumout ;
wire \cpu|DP|PCSrcMux|C[9]~15_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \cpu|DP|SrcBMux|C[8]~198_combout ;
wire \cpu|DP|SrcBMux|C[8]~161_combout ;
wire \cpu|DP|Alu|_~33_sumout ;
wire \cpu|DP|MemtoRegMux|C[8]~30_combout ;
wire \cpu|DP|PCAdder1|Add0~37_sumout ;
wire \cpu|DP|Alu|res[8]~43_combout ;
wire \cpu|DP|PCSrcMux|C[8]~14_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ;
wire \cpu|DP|ra1mux|C[0]~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux24~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux24~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux24~0_combout ;
wire \cpu|DP|RegFile|REG05|Q[7]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux24~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux24~4_combout ;
wire \cpu|DP|Alu|_~37_sumout ;
wire \cpu|DP|MemtoRegMux|C[7]~31_combout ;
wire \cpu|DP|PCAdder1|Add0~33_sumout ;
wire \cpu|DP|Alu|res[7]~42_combout ;
wire \cpu|DP|PCSrcMux|C[7]~13_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ;
wire \cpu|DP|SrcBMux|C[6]~94_combout ;
wire \cpu|DP|Alu|res[6]~23_combout ;
wire \cpu|DP|MemtoRegMux|C[6]~40_combout ;
wire \cpu|DP|RegFile|REG03|Q[6]~feeder_combout ;
wire \cpu|DP|RegFile|REG03|Q[6]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG07|Q[6]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux25~3_combout ;
wire \cpu|DP|RegFile|REG13|Q[6]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux25~1_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux25~2_combout ;
wire \cpu|DP|RegFile|REG08|Q[6]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux25~0_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux25~4_combout ;
wire \muxDataRam|C[6]~6_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \cpu|DP|MemtoRegMux|C[6]~20_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \cpu|DP|MemtoRegMux|C[6]~19_combout ;
wire \cpu|DP|MemtoRegMux|C[6]~21_combout ;
wire \cpu|DP|Alu|res[6]~41_combout ;
wire \cpu|DP|PCSrcMux|C[6]~12_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[0]~1_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ;
wire \cpu|DP|RegFile|REG06|Q[5]~feeder_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux26~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux26~0_combout ;
wire \cpu|DP|RegFile|REG13|Q[5]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux26~1_combout ;
wire \cpu|DP|RegFile|REG07|Q[5]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG03|Q[5]~feeder_combout ;
wire \cpu|DP|RegFile|REG11|Q[5]~feeder_combout ;
wire \cpu|DP|PCAdder2|Add0~25_sumout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux26~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux26~4_combout ;
wire \cpu|DP|Alu|_~81_sumout ;
wire \bytePos[5]~input_o ;
wire \muxDataRam|C[5]~5_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \cpu|DP|MemtoRegMux|C[5]~17_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \cpu|DP|MemtoRegMux|C[5]~16_combout ;
wire \cpu|DP|MemtoRegMux|C[5]~18_combout ;
wire \cpu|DP|MemtoRegMux|C[5]~41_combout ;
wire \cpu|DP|PCAdder1|Add0~25_sumout ;
wire \cpu|DP|Alu|res[5]~40_combout ;
wire \cpu|DP|PCSrcMux|C[5]~11_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \cpu|DP|ra2mux|C[0]~2_combout ;
wire \cpu|DP|RegFile|REG13|Q[4]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux27~1_combout ;
wire \cpu|DP|RegFile|REG07|Q[4]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG03|Q[4]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG11|Q[4]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux27~3_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux27~2_combout ;
wire \cpu|DP|RegFile|REG04|Q[4]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux27~0_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux27~4_combout ;
wire \muxDataRam|C[4]~4_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \cpu|DP|MemtoRegMux|C[4]~13_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \cpu|DP|MemtoRegMux|C[4]~14_combout ;
wire \cpu|DP|MemtoRegMux|C[4]~15_combout ;
wire \cpu|DP|Alu|res[4]~39_combout ;
wire \cpu|DP|PCSrcMux|C[4]~10_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \cpu|DP|ra2mux|C[1]~3_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux28~0_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux28~2_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux28~3_combout ;
wire \cpu|DP|RegFile|REG05|Q[3]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG13|Q[3]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux28~1_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux28~4_combout ;
wire \muxDataRam|C[3]~3_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \cpu|DP|MemtoRegMux|C[3]~10_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \cpu|DP|MemtoRegMux|C[3]~11_combout ;
wire \cpu|DP|MemtoRegMux|C[3]~22_combout ;
wire \cpu|DP|PCAdder1|Add0~17_sumout ;
wire \cpu|DP|MemtoRegMux|C[3]~12_combout ;
wire \cpu|DP|PCSrcMux|C[3]~9_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \cpu|DP|SrcBMux|C[2]~146_combout ;
wire \cpu|DP|Alu|res[2]~34_combout ;
wire \cpu|DP|Alu|res[2]~38_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \cpu|DP|MemtoRegMux|C[2]~8_combout ;
wire \cpu|DP|MemtoRegMux|C[2]~51_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux29~0_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux29~3_combout ;
wire \cpu|DP|RegFile|REG14|Q[2]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux29~2_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux29~1_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux29~4_combout ;
wire \muxDataRam|C[2]~2_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \cpu|DP|MemtoRegMux|C[2]~7_combout ;
wire \cpu|DP|MemtoRegMux|C[2]~9_combout ;
wire \cpu|DP|PCSrcMux|C[2]~8_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \cpu|DP|ra2mux|C[3]~1_combout ;
wire \cpu|DP|SrcBMux|C[13]~131_combout ;
wire \cpu|DP|SrcBMux|C[13]~132_combout ;
wire \cpu|DP|SrcBMux|C[13]~127_combout ;
wire \cpu|DP|SrcBMux|C[13]~128_combout ;
wire \cpu|DP|SrcBMux|C[13]~129_combout ;
wire \cpu|DP|SrcBMux|C[13]~186_combout ;
wire \cpu|DP|SrcBMux|C[13]~187_combout ;
wire \cpu|DP|Alu|_~105_sumout ;
wire \muxAdressRam|C[13]~13_combout ;
wire \Ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \cpu|DP|MemtoRegMux|C[1]~5_combout ;
wire \cpu|DP|MemtoRegMux|C[1]~6_combout ;
wire \cpu|DP|PCSrcMux|C[1]~7_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[14]~16_combout ;
wire \cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux16~3_combout ;
wire \cpu|DP|RegFile|REG03|Q[15]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux16~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux16~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux16~1_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux16~4_combout ;
wire \cpu|DP|Alu|_~97_sumout ;
wire \muxAdressRam|C[15]~15_combout ;
wire \cpu|DP|MemtoRegMux|C[0]~3_combout ;
wire \cpu|DP|PCSrcMux|C[0]~6_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ;
wire \cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout ;
wire \cpu|DP|AluDeco|Decoder1~0_combout ;
wire \cpu|DP|Alu|_~101_sumout ;
wire \cpu|DP|PCSrcMux|C[14]~2_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ;
wire \cpu|DP|Alu|Equal1~0_combout ;
wire \cpu|DP|SrcBMux|C[13]~130_combout ;
wire \cpu|DP|Alu|res[13]~30_combout ;
wire \cpu|DP|PCSrcMux|C[13]~4_combout ;
wire \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ;
wire \cpu|CU|CUDecoder|MainDeco|Mux1~0_combout ;
wire \cpu|CU|CLogic|PCSrc~0_combout ;
wire \cpu|DP|PCSrcMux|C[15]~1_combout ;
wire \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ;
wire \cpu|DP|ra1mux|C[1]~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux17~0_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux17~1_combout ;
wire \cpu|DP|RegFile|REG06|Q[14]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG10|Q[14]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD1|Mux17~2_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux17~3_combout ;
wire \cpu|DP|RegFile|MUX_RD1|Mux17~4_combout ;
wire \cpu|DP|SrcBMux|C[14]~124_combout ;
wire \cpu|DP|Alu|res[14]~29_combout ;
wire \cpu|DP|MemtoRegMux|C[14]~46_combout ;
wire \cpu|DP|PCAdder1|Add0~54 ;
wire \cpu|DP|PCAdder1|Add0~10 ;
wire \cpu|DP|PCAdder1|Add0~5_sumout ;
wire \cpu|DP|PCSrcMux|C[14]~3_combout ;
wire \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ;
wire \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ;
wire \cpu|DP|SrcBMux|C[20]~34_combout ;
wire \cpu|DP|SrcBMux|C[15]~119_combout ;
wire \cpu|DP|SrcBMux|C[15]~120_combout ;
wire \cpu|DP|SrcBMux|C[15]~118_combout ;
wire \cpu|DP|Alu|res[15]~28_combout ;
wire \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ;
wire \bytePos[7]~input_o ;
wire \muxDataRam|C[7]~7_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout ;
wire \Ram|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \cpu|DP|MemtoRegMux|C[15]~45_combout ;
wire \cpu|DP|PCAdder1|Add0~6 ;
wire \cpu|DP|PCAdder1|Add0~1_sumout ;
wire \Rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ;
wire \cpu|DP|SrcBMux|C[9]~0_combout ;
wire \cpu|DP|Alu|res[29]~0_combout ;
wire \cpu|DP|MemtoRegMux|C[13]~47_combout ;
wire \cpu|DP|PCAdder1|Add0~9_sumout ;
wire \Rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \Rom|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ;
wire \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ;
wire \cpu|DP|ra2mux|C[2]~0_combout ;
wire \cpu|DP|RegFile|REG03|Q[5]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux26~3_combout ;
wire \cpu|DP|RegFile|REG09|Q[5]~DUPLICATE_q ;
wire \cpu|DP|RegFile|REG01|Q[5]~DUPLICATE_q ;
wire \cpu|DP|RegFile|MUX_RD2|Mux26~1_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux26~0_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux26~2_combout ;
wire \cpu|DP|RegFile|MUX_RD2|Mux26~4_combout ;
wire \displayRegister|Q[5]~feeder_combout ;
wire \chipset|EnReg~12_combout ;
wire \chipset|EnReg~1_combout ;
wire \chipset|EnReg~13_combout ;
wire \displayRegister|Q[4]~feeder_combout ;
wire \displayRegister|Q[6]~feeder_combout ;
wire \bcd_deco|bcd~0_combout ;
wire \displayRegister|Q[2]~feeder_combout ;
wire \bcd_deco|LessThan3~0_combout ;
wire \displayRegister|Q[1]~feeder_combout ;
wire \bcd_deco|bcd~1_combout ;
wire \bcd_deco|bcd[3]~4_combout ;
wire \bcd_deco|bcd[2]~3_combout ;
wire \bcd_deco|bcd[1]~2_combout ;
wire \seg1|WideOr6~0_combout ;
wire \seg1|WideOr5~0_combout ;
wire \seg1|WideOr4~0_combout ;
wire \seg1|WideOr3~0_combout ;
wire \seg1|WideOr2~0_combout ;
wire \seg1|WideOr1~0_combout ;
wire \seg1|WideOr0~0_combout ;
wire \bcd_deco|bcd[7]~8_combout ;
wire \bcd_deco|bcd[6]~7_combout ;
wire \bcd_deco|bcd[4]~5_combout ;
wire \bcd_deco|bcd[5]~6_combout ;
wire \seg2|WideOr6~0_combout ;
wire \seg2|WideOr5~0_combout ;
wire \seg2|WideOr4~0_combout ;
wire \seg2|WideOr3~0_combout ;
wire \seg2|WideOr2~0_combout ;
wire \seg2|WideOr1~0_combout ;
wire \seg2|WideOr0~0_combout ;
wire [3:0] \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w ;
wire [3:0] \cpu|DP|Alu|flags ;
wire [1:0] \cpu|CU|CLogic|FlagWrite ;
wire [3:0] \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w ;
wire [31:0] \cpu|DP|RegFile|REG05|Q ;
wire [2:0] \Ram|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \cpu|DP|RegFile|REG01|Q ;
wire [3:0] \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w ;
wire [15:0] \cpu|DP|PCReg|Q ;
wire [31:0] \cpu|DP|RegFile|REG12|Q ;
wire [3:0] \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w ;
wire [2:0] \Ram|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \cpu|DP|RegFile|REG08|Q ;
wire [31:0] \cpu|DP|RegFile|REG04|Q ;
wire [1:0] \cpu|CU|CLogic|R2|Q ;
wire [31:0] \cpu|DP|RegFile|REG00|Q ;
wire [3:0] \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w ;
wire [31:0] \cpu|DP|RegFile|REG11|Q ;
wire [31:0] \displayRegister|Q ;
wire [31:0] \cpu|DP|RegFile|REG09|Q ;
wire [31:0] \cpu|DP|RegFile|REG13|Q ;
wire [31:0] \cpu|DP|RegFile|REG02|Q ;
wire [31:0] \cpu|DP|RegFile|REG06|Q ;
wire [2:0] \Rom|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \cpu|DP|RegFile|REG10|Q ;
wire [31:0] \cpu|DP|RegFile|REG14|Q ;
wire [31:0] \cpu|DP|RegFile|REG03|Q ;
wire [31:0] \cpu|DP|RegFile|REG07|Q ;
wire [2:0] \Rom|altsyncram_component|auto_generated|address_reg_a ;
wire [1:0] \cpu|CU|CLogic|R1|Q ;

wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \Rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \Ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;

assign \Rom|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \Rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \Rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Ram|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \Ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \hex1[0]~output (
	.i(!\seg1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[0]),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
defparam \hex1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \hex1[1]~output (
	.i(\seg1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[1]),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
defparam \hex1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \hex1[2]~output (
	.i(\seg1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[2]),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
defparam \hex1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \hex1[3]~output (
	.i(\seg1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[3]),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
defparam \hex1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \hex1[4]~output (
	.i(\seg1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[4]),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
defparam \hex1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \hex1[5]~output (
	.i(\seg1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[5]),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
defparam \hex1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \hex1[6]~output (
	.i(\seg1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[6]),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
defparam \hex1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \hex2[0]~output (
	.i(!\seg2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[0]),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
defparam \hex2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \hex2[1]~output (
	.i(\seg2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[1]),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
defparam \hex2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \hex2[2]~output (
	.i(\seg2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[2]),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
defparam \hex2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \hex2[3]~output (
	.i(\seg2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[3]),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
defparam \hex2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \hex2[4]~output (
	.i(\seg2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[4]),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
defparam \hex2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \hex2[5]~output (
	.i(\seg2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[5]),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
defparam \hex2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \hex2[6]~output (
	.i(\seg2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[6]),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
defparam \hex2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = ( \cpu|DP|PCAdder1|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|PCAdder1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N25
dffeas \Rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Rom|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N21
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = ( \Rom|altsyncram_component|auto_generated|address_reg_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N22
dffeas \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N9
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[13]~5 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[13]~5_combout  = ( !\cpu|CU|CLogic|PCSrc~0_combout  & ( \cpu|DP|PCAdder1|Add0~9_sumout  ) )

	.dataa(!\cpu|DP|PCAdder1|Add0~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[13]~5 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[13]~5 .lut_mask = 64'h5555555500000000;
defparam \cpu|DP|PCSrcMux|C[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N23
dffeas \Rom|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N19
dffeas \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \btn[2]~input (
	.i(btn[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[2]~input_o ));
// synopsys translate_off
defparam \btn[2]~input .bus_hold = "false";
defparam \btn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \btn[0]~input (
	.i(btn[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[0]~input_o ));
// synopsys translate_off
defparam \btn[0]~input .bus_hold = "false";
defparam \btn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \btn[1]~input (
	.i(btn[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[1]~input_o ));
// synopsys translate_off
defparam \btn[1]~input .bus_hold = "false";
defparam \btn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \rst~inputCLKENA0 (
	.inclk(\rst~input_o ),
	.ena(vcc),
	.outclk(\rst~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst~inputCLKENA0 .clock_type = "global clock";
defparam \rst~inputCLKENA0 .disable_mode = "low";
defparam \rst~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N9
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[15]~0 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[15]~0_combout  = ( \cpu|DP|Alu|_~97_sumout  & ( \cpu|DP|Alu|res[15]~28_combout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|Alu|res[29]~0_combout )) 
// # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\cpu|DP|Alu|_~97_sumout  & ( \cpu|DP|Alu|res[15]~28_combout  & ( 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|CU|CLogic|PCSrc~0_combout  & \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) ) # ( \cpu|DP|Alu|_~97_sumout  & ( 
// !\cpu|DP|Alu|res[15]~28_combout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\cpu|DP|Alu|_~97_sumout  & ( !\cpu|DP|Alu|res[15]~28_combout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (!\cpu|DP|Alu|res[29]~0_combout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datad(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(!\cpu|DP|Alu|_~97_sumout ),
	.dataf(!\cpu|DP|Alu|res[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[15]~0 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[15]~0 .lut_mask = 64'h080B0C0F00030407;
defparam \cpu|DP|PCSrcMux|C[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N18
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout  = ( \cpu|DP|PCSrcMux|C[15]~0_combout  & ( \cpu|DP|PCSrcMux|C[14]~2_combout  & ( (!\cpu|DP|PCSrcMux|C[13]~5_combout  & !\cpu|DP|PCSrcMux|C[13]~4_combout ) ) ) ) # ( 
// !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( \cpu|DP|PCSrcMux|C[14]~2_combout  & ( (\cpu|DP|PCSrcMux|C[15]~1_combout  & (!\cpu|DP|PCSrcMux|C[13]~5_combout  & !\cpu|DP|PCSrcMux|C[13]~4_combout )) ) ) ) # ( \cpu|DP|PCSrcMux|C[15]~0_combout  & ( 
// !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( (!\cpu|DP|PCSrcMux|C[13]~5_combout  & (!\cpu|DP|PCSrcMux|C[13]~4_combout  & \cpu|DP|PCSrcMux|C[14]~3_combout )) ) ) ) # ( !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( 
// (\cpu|DP|PCSrcMux|C[15]~1_combout  & (!\cpu|DP|PCSrcMux|C[13]~5_combout  & (!\cpu|DP|PCSrcMux|C[13]~4_combout  & \cpu|DP|PCSrcMux|C[14]~3_combout ))) ) ) )

	.dataa(!\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.datab(!\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.datac(!\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.datad(!\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.datae(!\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.dataf(!\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .lut_mask = 64'h004000C04040C0C0;
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N39
cyclonev_lcell_comb \muxAdressRam|C[14]~14 (
// Equation(s):
// \muxAdressRam|C[14]~14_combout  = ( \cpu|DP|Alu|res[14]~29_combout  & ( \cpu|DP|Alu|_~101_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[2]~input_o  & ((!\btn[0]~input_o ) # (!\btn[1]~input_o ))) # (\btn[2]~input_o  & (!\btn[0]~input_o  $ 
// (\btn[1]~input_o ))))) ) ) ) # ( !\cpu|DP|Alu|res[14]~29_combout  & ( \cpu|DP|Alu|_~101_sumout  & ( (!\btn[2]~input_o  & ((!\btn[0]~input_o ) # (!\btn[1]~input_o ))) # (\btn[2]~input_o  & (!\btn[0]~input_o  $ (\btn[1]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[14]~29_combout  & ( !\cpu|DP|Alu|_~101_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[2]~input_o  & ((!\btn[0]~input_o ) # (!\btn[1]~input_o ))) # (\btn[2]~input_o  & (!\btn[0]~input_o  $ (\btn[1]~input_o ))))) ) ) )

	.dataa(!\btn[2]~input_o ),
	.datab(!\btn[0]~input_o ),
	.datac(!\btn[1]~input_o ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|res[14]~29_combout ),
	.dataf(!\cpu|DP|Alu|_~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[14]~14 .extended_lut = "off";
defparam \muxAdressRam|C[14]~14 .lut_mask = 64'hE9000000E9E900E9;
defparam \muxAdressRam|C[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N41
dffeas \Ram|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\muxAdressRam|C[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \Ram|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N59
dffeas \Ram|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N39
cyclonev_lcell_comb \wm|WideOr0~0 (
// Equation(s):
// \wm|WideOr0~0_combout  = ( \btn[0]~input_o  & ( \btn[2]~input_o  & ( !\btn[1]~input_o  ) ) ) # ( !\btn[0]~input_o  & ( \btn[2]~input_o  & ( \btn[1]~input_o  ) ) ) # ( \btn[0]~input_o  & ( !\btn[2]~input_o  & ( \btn[1]~input_o  ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\btn[0]~input_o ),
	.dataf(!\btn[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wm|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wm|WideOr0~0 .extended_lut = "off";
defparam \wm|WideOr0~0 .lut_mask = 64'h000055555555AAAA;
defparam \wm|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N33
cyclonev_lcell_comb \cpu|DP|Alu|res[14]~47 (
// Equation(s):
// \cpu|DP|Alu|res[14]~47_combout  = ( \cpu|DP|Alu|_~101_sumout  & ( (!\cpu|DP|Alu|res[14]~29_combout ) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) # ( !\cpu|DP|Alu|_~101_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[14]~29_combout ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|Alu|res[14]~29_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[14]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[14]~47 .extended_lut = "off";
defparam \cpu|DP|Alu|res[14]~47 .lut_mask = 64'hAA00AA00FF55FF55;
defparam \cpu|DP|Alu|res[14]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N48
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = ( \muxAdressRam|C[13]~13_combout  & ( \cpu|DP|Alu|res[14]~47_combout  & ( (!\wm|WideOr0~0_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[15]~28_combout )) 
// # (\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|_~97_sumout ))))) ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\wm|WideOr0~0_combout ),
	.datac(!\cpu|DP|Alu|res[15]~28_combout ),
	.datad(!\cpu|DP|Alu|_~97_sumout ),
	.datae(!\muxAdressRam|C[13]~13_combout ),
	.dataf(!\cpu|DP|Alu|res[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 64'h00000000000080C4;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \bytePos[2]~input (
	.i(bytePos[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bytePos[2]~input_o ));
// synopsys translate_off
defparam \bytePos[2]~input .bus_hold = "false";
defparam \bytePos[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N21
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout  = ( \muxAdressRam|C[14]~14_combout  & ( !\muxAdressRam|C[13]~13_combout  & ( (!\wm|WideOr0~0_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[15]~28_combout )) 
// # (\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|_~97_sumout ))))) ) ) )

	.dataa(!\cpu|DP|Alu|res[15]~28_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\wm|WideOr0~0_combout ),
	.datad(!\cpu|DP|Alu|_~97_sumout ),
	.datae(!\muxAdressRam|C[14]~14_combout ),
	.dataf(!\muxAdressRam|C[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .lut_mask = 64'h000080B000000000;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \bytePos[3]~input (
	.i(bytePos[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bytePos[3]~input_o ));
// synopsys translate_off
defparam \bytePos[3]~input .bus_hold = "false";
defparam \bytePos[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  = ( \cpu|DP|Alu|_~105_sumout  & ( \cpu|DP|Alu|_~101_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[13]~30_combout  & \cpu|DP|Alu|res[14]~29_combout )) ) ) ) # 
// ( !\cpu|DP|Alu|_~105_sumout  & ( \cpu|DP|Alu|_~101_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[13]~30_combout  & \cpu|DP|Alu|res[14]~29_combout )) ) ) ) # ( \cpu|DP|Alu|_~105_sumout  & ( !\cpu|DP|Alu|_~101_sumout  & ( 
// (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[13]~30_combout  & \cpu|DP|Alu|res[14]~29_combout )) ) ) ) # ( !\cpu|DP|Alu|_~105_sumout  & ( !\cpu|DP|Alu|_~101_sumout  & ( ((\cpu|DP|Alu|res[13]~30_combout  & \cpu|DP|Alu|res[14]~29_combout )) # 
// (\cpu|DP|Alu|res[29]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|res[13]~30_combout ),
	.datad(!\cpu|DP|Alu|res[14]~29_combout ),
	.datae(!\cpu|DP|Alu|_~105_sumout ),
	.dataf(!\cpu|DP|Alu|_~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .lut_mask = 64'h333F000C000C000C;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3] (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3] = ( \cpu|DP|Alu|_~97_sumout  & ( \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  & ( (!\wm|WideOr0~0_combout  & ((!\cpu|DP|Alu|res[15]~28_combout ) # 
// (\cpu|DP|Alu|res[29]~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~97_sumout  & ( \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  & ( (!\wm|WideOr0~0_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[15]~28_combout )) 
// ) ) )

	.dataa(gnd),
	.datab(!\wm|WideOr0~0_combout ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|res[15]~28_combout ),
	.datae(!\cpu|DP|Alu|_~97_sumout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3] .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3] .lut_mask = 64'h00000000C000CC0C;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \bytePos[4]~input (
	.i(bytePos[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bytePos[4]~input_o ));
// synopsys translate_off
defparam \bytePos[4]~input .bus_hold = "false";
defparam \bytePos[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N36
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout  = ( \cpu|DP|PCSrcMux|C[13]~4_combout  & ( \cpu|DP|PCSrcMux|C[14]~2_combout  & ( (!\cpu|DP|PCSrcMux|C[15]~1_combout  & !\cpu|DP|PCSrcMux|C[15]~0_combout ) ) ) ) # ( 
// !\cpu|DP|PCSrcMux|C[13]~4_combout  & ( \cpu|DP|PCSrcMux|C[14]~2_combout  & ( (\cpu|DP|PCSrcMux|C[13]~5_combout  & (!\cpu|DP|PCSrcMux|C[15]~1_combout  & !\cpu|DP|PCSrcMux|C[15]~0_combout )) ) ) ) # ( \cpu|DP|PCSrcMux|C[13]~4_combout  & ( 
// !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( (\cpu|DP|PCSrcMux|C[14]~3_combout  & (!\cpu|DP|PCSrcMux|C[15]~1_combout  & !\cpu|DP|PCSrcMux|C[15]~0_combout )) ) ) ) # ( !\cpu|DP|PCSrcMux|C[13]~4_combout  & ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( 
// (\cpu|DP|PCSrcMux|C[14]~3_combout  & (\cpu|DP|PCSrcMux|C[13]~5_combout  & (!\cpu|DP|PCSrcMux|C[15]~1_combout  & !\cpu|DP|PCSrcMux|C[15]~0_combout ))) ) ) )

	.dataa(!\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.datab(!\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.datac(!\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.datad(!\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.datae(!\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.dataf(!\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .lut_mask = 64'h100050003000F000;
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y26_N10
dffeas \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout  = ( \cpu|DP|PCSrcMux|C[15]~0_combout  & ( \cpu|DP|PCSrcMux|C[14]~2_combout  & ( (\cpu|DP|PCSrcMux|C[13]~4_combout ) # (\cpu|DP|PCSrcMux|C[13]~5_combout ) ) ) ) # ( 
// !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( \cpu|DP|PCSrcMux|C[14]~2_combout  & ( (\cpu|DP|PCSrcMux|C[15]~1_combout  & ((\cpu|DP|PCSrcMux|C[13]~4_combout ) # (\cpu|DP|PCSrcMux|C[13]~5_combout ))) ) ) ) # ( \cpu|DP|PCSrcMux|C[15]~0_combout  & ( 
// !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( (\cpu|DP|PCSrcMux|C[14]~3_combout  & ((\cpu|DP|PCSrcMux|C[13]~4_combout ) # (\cpu|DP|PCSrcMux|C[13]~5_combout ))) ) ) ) # ( !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( 
// (\cpu|DP|PCSrcMux|C[15]~1_combout  & (\cpu|DP|PCSrcMux|C[14]~3_combout  & ((\cpu|DP|PCSrcMux|C[13]~4_combout ) # (\cpu|DP|PCSrcMux|C[13]~5_combout )))) ) ) )

	.dataa(!\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.datab(!\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.datac(!\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.datad(!\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.datae(!\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.dataf(!\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .lut_mask = 64'h0015003F15153F3F;
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N9
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3] (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3] = ( \muxAdressRam|C[13]~13_combout  & ( !\muxAdressRam|C[14]~14_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|res[15]~28_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & 
// (!\cpu|DP|Alu|_~97_sumout ))) # (\wm|WideOr0~0_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\wm|WideOr0~0_combout ),
	.datac(!\cpu|DP|Alu|_~97_sumout ),
	.datad(!\cpu|DP|Alu|res[15]~28_combout ),
	.datae(!\muxAdressRam|C[13]~13_combout ),
	.dataf(!\muxAdressRam|C[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3] .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3] .lut_mask = 64'h000073FB00000000;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \bytePos[6]~input (
	.i(bytePos[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bytePos[6]~input_o ));
// synopsys translate_off
defparam \bytePos[6]~input .bus_hold = "false";
defparam \bytePos[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N45
cyclonev_lcell_comb \cpu|DP|PCReg|Q[8]~feeder (
// Equation(s):
// \cpu|DP|PCReg|Q[8]~feeder_combout  = \cpu|DP|PCAdder1|Add0~37_sumout 

	.dataa(!\cpu|DP|PCAdder1|Add0~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCReg|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[8]~feeder .extended_lut = "off";
defparam \cpu|DP|PCReg|Q[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|DP|PCReg|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout  = ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( (!\cpu|DP|PCSrcMux|C[14]~3_combout  & (!\cpu|DP|PCSrcMux|C[15]~1_combout  & 
// ((\cpu|DP|PCSrcMux|C[13]~5_combout ) # (\cpu|DP|PCSrcMux|C[13]~4_combout )))) ) ) )

	.dataa(!\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.datab(!\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.datac(!\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.datad(!\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.datae(!\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.dataf(!\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .lut_mask = 64'h0888000000000000;
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG12|Q[11]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG12|Q[11]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG12|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[11]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG12|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG12|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N27
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[12]~2 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[12]~2_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \cpu|DP|Alu|Equal1~1 (
// Equation(s):
// \cpu|DP|Alu|Equal1~1_combout  = ( !\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ( (\cpu|DP|SrcBMux|C[9]~0_combout  & (!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout )) ) )

	.dataa(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|Equal1~1 .extended_lut = "off";
defparam \cpu|DP|Alu|Equal1~1 .lut_mask = 64'h0050005000000000;
defparam \cpu|DP|Alu|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \cpu|DP|Alu|res[31]~4 (
// Equation(s):
// \cpu|DP|Alu|res[31]~4_combout  = ( \cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ( (\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & \cpu|DP|SrcBMux|C[9]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[31]~4 .extended_lut = "off";
defparam \cpu|DP|Alu|res[31]~4 .lut_mask = 64'h0000000003030303;
defparam \cpu|DP|Alu|res[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N3
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[31]~2 (
// Equation(s):
// \cpu|DP|SrcBMux|C[31]~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[31]~2 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[31]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|DP|SrcBMux|C[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[11]~10 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[11]~10_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[11]~10 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[11]~10 .lut_mask = 64'h0000000033333333;
defparam \cpu|DP|RegFile|DEMUX|OUT[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N45
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[9]~14 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[9]~14_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[11]~10_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & \cpu|DP|RegFile|DEMUX|OUT[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\cpu|DP|RegFile|DEMUX|OUT[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[11]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[9]~14 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[9]~14 .lut_mask = 64'h0000000000CC00CC;
defparam \cpu|DP|RegFile|DEMUX|OUT[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N29
dffeas \cpu|DP|RegFile|REG09|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N27
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[8]~7 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[8]~7_combout  = (\cpu|DP|RegFile|DEMUX|OUT[0]~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & \cpu|DP|RegFile|DEMUX|OUT[12]~2_combout ))

	.dataa(!\cpu|DP|RegFile|DEMUX|OUT[0]~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\cpu|DP|RegFile|DEMUX|OUT[12]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[8]~7 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[8]~7 .lut_mask = 64'h0011001100110011;
defparam \cpu|DP|RegFile|DEMUX|OUT[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N4
dffeas \cpu|DP|RegFile|REG08|Q[31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[31]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N39
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[11]~24 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[11]~24_combout  = (\cpu|DP|RegFile|DEMUX|OUT[11]~10_combout  & \cpu|DP|RegFile|DEMUX|OUT[10]~19_combout )

	.dataa(gnd),
	.datab(!\cpu|DP|RegFile|DEMUX|OUT[11]~10_combout ),
	.datac(!\cpu|DP|RegFile|DEMUX|OUT[10]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[11]~24 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[11]~24 .lut_mask = 64'h0303030303030303;
defparam \cpu|DP|RegFile|DEMUX|OUT[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N49
dffeas \cpu|DP|RegFile|REG11|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N20
dffeas \cpu|DP|RegFile|REG10|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[31]~3 (
// Equation(s):
// \cpu|DP|SrcBMux|C[31]~3_combout  = ( \cpu|DP|RegFile|REG11|Q [31] & ( \cpu|DP|RegFile|REG10|Q [31] & ( ((!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q[31]~DUPLICATE_q ))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q [31]))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [31] & ( \cpu|DP|RegFile|REG10|Q [31] & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q[31]~DUPLICATE_q ))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q [31])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [31] & ( !\cpu|DP|RegFile|REG10|Q [31] & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q[31]~DUPLICATE_q ))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q [31])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( 
// !\cpu|DP|RegFile|REG11|Q [31] & ( !\cpu|DP|RegFile|REG10|Q [31] & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q[31]~DUPLICATE_q ))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q [31])))) 
// ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [31]),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG08|Q[31]~DUPLICATE_q ),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG11|Q [31]),
	.dataf(!\cpu|DP|RegFile|REG10|Q [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[31]~3 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[31]~3 .lut_mask = 64'h0C440C773F443F77;
defparam \cpu|DP|SrcBMux|C[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N21
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[4]~5 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[4]~5_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[4]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|DEMUX|OUT[4]~4_combout ),
	.datad(gnd),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~5 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~5 .lut_mask = 64'h0F0F00000F0F0000;
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N3
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[6]~18 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[6]~18_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[4]~5_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[14]~16_combout  ) )

	.dataa(!\cpu|DP|RegFile|DEMUX|OUT[14]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|RegFile|DEMUX|OUT[4]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[6]~18 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[6]~18 .lut_mask = 64'h0000555500005555;
defparam \cpu|DP|RegFile|DEMUX|OUT[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N47
dffeas \cpu|DP|RegFile|REG06|Q[31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[31]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N9
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[4]~6 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[4]~6_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[4]~5_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[12]~2_combout  ) )

	.dataa(!\cpu|DP|RegFile|DEMUX|OUT[12]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|RegFile|DEMUX|OUT[4]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~6 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~6 .lut_mask = 64'h0000555500005555;
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N22
dffeas \cpu|DP|RegFile|REG04|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG05|Q[31]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG05|Q[31]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG05|Q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[31]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG05|Q[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG05|Q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N24
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[13]~11 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[13]~11_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[13]~11 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[13]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \cpu|DP|RegFile|DEMUX|OUT[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N30
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[5]~13 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[5]~13_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[4]~5_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[13]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|DEMUX|OUT[13]~11_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|RegFile|DEMUX|OUT[4]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[5]~13 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[5]~13 .lut_mask = 64'h00000F0F00000F0F;
defparam \cpu|DP|RegFile|DEMUX|OUT[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N5
dffeas \cpu|DP|RegFile|REG05|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG05|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N57
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[7]~23 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[7]~23_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & \cpu|DP|RegFile|DEMUX|OUT[4]~5_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|RegFile|DEMUX|OUT[4]~5_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[7]~23 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[7]~23 .lut_mask = 64'h0000000000550055;
defparam \cpu|DP|RegFile|DEMUX|OUT[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N25
dffeas \cpu|DP|RegFile|REG07|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[31]~5 (
// Equation(s):
// \cpu|DP|SrcBMux|C[31]~5_combout  = ( \cpu|DP|RegFile|REG07|Q [31] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG05|Q [31]) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [31] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG05|Q [31] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [31] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [31]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG06|Q[31]~DUPLICATE_q )) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [31] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [31]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG06|Q[31]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q[31]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG04|Q [31]),
	.datac(!\cpu|DP|RegFile|REG05|Q [31]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG07|Q [31]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[31]~5 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[31]~5 .lut_mask = 64'h335533550F000FFF;
defparam \cpu|DP|SrcBMux|C[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N40
dffeas \cpu|DP|RegFile|REG12|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N36
cyclonev_lcell_comb \cpu|DP|RegFile|REG13|Q[31]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG13|Q[31]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[31]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG13|Q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[31]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG13|Q[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG13|Q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[13]~15 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[13]~15_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[12]~8_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[13]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|DEMUX|OUT[13]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[13]~15 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[13]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|DP|RegFile|DEMUX|OUT[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N37
dffeas \cpu|DP|RegFile|REG13|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N37
dffeas \cpu|DP|RegFile|REG14|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N45
cyclonev_lcell_comb \cpu|DP|RegFile|REG02|Q[12]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG02|Q[12]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[12]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG02|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[12]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG02|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG02|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N46
dffeas \cpu|DP|RegFile|REG02|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG02|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N42
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[0]~3 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[0]~3_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[12]~2_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|RegFile|DEMUX|OUT[12]~2_combout ),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~3 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N29
dffeas \cpu|DP|RegFile|REG00|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N54
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[12]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[12]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[12]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[12]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N51
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[1]~12 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[1]~12_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[0]~1_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[13]~11_combout  ) )

	.dataa(!\cpu|DP|RegFile|DEMUX|OUT[13]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[1]~12 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[1]~12 .lut_mask = 64'h0000000055555555;
defparam \cpu|DP|RegFile|DEMUX|OUT[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N55
dffeas \cpu|DP|RegFile|REG01|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N54
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[3]~22 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[3]~22_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[0]~1_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[3]~22 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[3]~22 .lut_mask = 64'h0000000005050505;
defparam \cpu|DP|RegFile|DEMUX|OUT[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y24_N26
dffeas \cpu|DP|RegFile|REG03|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N27
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[12]~135 (
// Equation(s):
// \cpu|DP|SrcBMux|C[12]~135_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG03|Q [12] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG02|Q [12] ) ) ) # 
// ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG01|Q [12] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG00|Q [12] ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [12]),
	.datab(!\cpu|DP|RegFile|REG00|Q [12]),
	.datac(!\cpu|DP|RegFile|REG01|Q [12]),
	.datad(!\cpu|DP|RegFile|REG03|Q [12]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[12]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[12]~135 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[12]~135 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|SrcBMux|C[12]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N39
cyclonev_lcell_comb \cpu|DP|RegFile|REG04|Q[12]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG04|Q[12]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[12]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG04|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[12]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG04|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG04|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N40
dffeas \cpu|DP|RegFile|REG04|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas \cpu|DP|RegFile|REG05|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N8
dffeas \cpu|DP|RegFile|REG07|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \cpu|DP|RegFile|REG06|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[12]~134 (
// Equation(s):
// \cpu|DP|SrcBMux|C[12]~134_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG07|Q [12] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG06|Q [12] ) ) ) # 
// ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG05|Q [12] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG04|Q [12] ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q [12]),
	.datab(!\cpu|DP|RegFile|REG05|Q [12]),
	.datac(!\cpu|DP|RegFile|REG07|Q [12]),
	.datad(!\cpu|DP|RegFile|REG06|Q [12]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[12]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[12]~134 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[12]~134 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|DP|SrcBMux|C[12]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N33
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[12]~188 (
// Equation(s):
// \cpu|DP|SrcBMux|C[12]~188_combout  = ( \cpu|DP|SrcBMux|C[12]~134_combout  & ( (\cpu|DP|SrcBMux|C[12]~135_combout ) # (\cpu|DP|ra2mux|C[2]~0_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[12]~134_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & 
// \cpu|DP|SrcBMux|C[12]~135_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[12]~135_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[12]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[12]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[12]~188 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[12]~188 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|DP|SrcBMux|C[12]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~29 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~29_combout  = ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|ra2mux|C[2]~0_combout ))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~29 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~29 .lut_mask = 64'hAA0AAA0A00000000;
defparam \cpu|DP|SrcBMux|C[20]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N20
dffeas \cpu|DP|RegFile|REG12|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \cpu|DP|RegFile|REG14|Q[12]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG14|Q[12]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[12]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG14|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[12]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG14|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG14|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \cpu|DP|RegFile|REG14|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG14|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N32
dffeas \cpu|DP|RegFile|REG13|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N14
dffeas \cpu|DP|PCReg|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~29_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N0
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~13 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~13_sumout  = SUM(( \cpu|DP|PCReg|Q [2] ) + ( VCC ) + ( !VCC ))
// \cpu|DP|PCAdder1|Add0~14  = CARRY(( \cpu|DP|PCReg|Q [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCReg|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~13_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~13 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \cpu|DP|PCAdder1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N42
cyclonev_lcell_comb \cpu|DP|PCReg|Q[2]~feeder (
// Equation(s):
// \cpu|DP|PCReg|Q[2]~feeder_combout  = \cpu|DP|PCAdder1|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|PCAdder1|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCReg|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[2]~feeder .extended_lut = "off";
defparam \cpu|DP|PCReg|Q[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|DP|PCReg|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N43
dffeas \cpu|DP|PCReg|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCReg|Q[2]~feeder_combout ),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N3
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~17 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~17_sumout  = SUM(( \cpu|DP|PCReg|Q [3] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~14  ))
// \cpu|DP|PCAdder1|Add0~18  = CARRY(( \cpu|DP|PCReg|Q [3] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCReg|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~17_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~17 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N6
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~21 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~21_sumout  = SUM(( \cpu|DP|PCReg|Q [4] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~18  ))
// \cpu|DP|PCAdder1|Add0~22  = CARRY(( \cpu|DP|PCReg|Q [4] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~18  ))

	.dataa(gnd),
	.datab(!\cpu|DP|PCReg|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~21_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~21 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|DP|PCAdder1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[12]~136 (
// Equation(s):
// \cpu|DP|SrcBMux|C[12]~136_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|SrcBMux|C[12]~133_combout  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|SrcBMux|C[12]~134_combout  ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|SrcBMux|C[12]~133_combout  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|SrcBMux|C[12]~135_combout  ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[12]~133_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[12]~134_combout ),
	.datad(!\cpu|DP|SrcBMux|C[12]~135_combout ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[12]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[12]~136 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[12]~136 .lut_mask = 64'h00FF55550F0F5555;
defparam \cpu|DP|SrcBMux|C[12]~136 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N45
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\Rom|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a202~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a202~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101000000000000000000000010000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h0A220A775F225F77;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~35 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~35_combout  = ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  ) ) # ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|ra2mux|C[2]~0_combout ))) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~35 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~35 .lut_mask = 64'hAF00AF00FF00FF00;
defparam \cpu|DP|SrcBMux|C[20]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N20
dffeas \cpu|DP|RegFile|REG11|Q[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \cpu|DP|RegFile|REG08|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N44
dffeas \cpu|DP|RegFile|REG10|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N2
dffeas \cpu|DP|RegFile|REG09|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[12]~137 (
// Equation(s):
// \cpu|DP|SrcBMux|C[12]~137_combout  = ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG11|Q[12]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG09|Q 
// [12] ) ) ) # ( \cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG10|Q [12] ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG08|Q [12] ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q[12]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG08|Q [12]),
	.datac(!\cpu|DP|RegFile|REG10|Q [12]),
	.datad(!\cpu|DP|RegFile|REG09|Q [12]),
	.datae(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[12]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[12]~137 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[12]~137 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|DP|SrcBMux|C[12]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[12]~138 (
// Equation(s):
// \cpu|DP|SrcBMux|C[12]~138_combout  = ( \cpu|DP|SrcBMux|C[12]~137_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & ((\cpu|DP|SrcBMux|C[20]~34_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\cpu|DP|SrcBMux|C[12]~137_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  & (!\cpu|DP|SrcBMux|C[20]~35_combout  & !\cpu|DP|SrcBMux|C[20]~34_combout )) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[12]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[12]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[12]~138 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[12]~138 .lut_mask = 64'h3000300030F030F0;
defparam \cpu|DP|SrcBMux|C[12]~138 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N30
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a178~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a242~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a178~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ))))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a178~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ))))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a178~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101101000010100000000000000010000";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N3
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h04C434F407C737F7;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N36
cyclonev_lcell_comb \cpu|DP|ra1mux|C[2]~0 (
// Equation(s):
// \cpu|DP|ra1mux|C[2]~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout )) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout  & 
// ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|ra1mux|C[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|ra1mux|C[2]~0 .extended_lut = "off";
defparam \cpu|DP|ra1mux|C[2]~0 .lut_mask = 64'hE4A0E4A044004400;
defparam \cpu|DP|ra1mux|C[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux19~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux19~0_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q [12] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG02|Q [12] ) 
// ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q [12] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q [12] ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q [12]),
	.datab(!\cpu|DP|RegFile|REG03|Q [12]),
	.datac(!\cpu|DP|RegFile|REG02|Q [12]),
	.datad(!\cpu|DP|RegFile|REG01|Q [12]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N19
dffeas \cpu|DP|RegFile|REG11|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N9
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux19~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux19~2_combout  = ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG08|Q [12] ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG09|Q [12] ) 
// ) ) # ( \cpu|DP|ra1mux|C[0]~2_combout  & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG10|Q [12] ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG11|Q [12] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [12]),
	.datab(!\cpu|DP|RegFile|REG08|Q [12]),
	.datac(!\cpu|DP|RegFile|REG11|Q [12]),
	.datad(!\cpu|DP|RegFile|REG09|Q [12]),
	.datae(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~2 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N27
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux19~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux19~1_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q [12] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG06|Q [12] ) 
// ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q [12] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q [12] ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q [12]),
	.datab(!\cpu|DP|RegFile|REG05|Q [12]),
	.datac(!\cpu|DP|RegFile|REG07|Q [12]),
	.datad(!\cpu|DP|RegFile|REG06|Q [12]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux19~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux19~3_combout  = ( \cpu|DP|RegFile|REG14|Q [12] & ( \cpu|DP|PCAdder2|Add0~37_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [12]))) # (\cpu|DP|ra1mux|C[0]~2_combout  
// & (\cpu|DP|RegFile|REG12|Q [12]))) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [12] & ( \cpu|DP|PCAdder2|Add0~37_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q [12])))) # (\cpu|DP|ra1mux|C[0]~2_combout 
//  & (\cpu|DP|RegFile|REG12|Q [12] & ((\cpu|DP|ra1mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [12] & ( !\cpu|DP|PCAdder2|Add0~37_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|RegFile|REG13|Q [12] & \cpu|DP|ra1mux|C[1]~3_combout 
// )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG12|Q [12]))) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [12] & ( !\cpu|DP|PCAdder2|Add0~37_sumout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [12]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [12])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [12]),
	.datab(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG13|Q [12]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG14|Q [12]),
	.dataf(!\cpu|DP|PCAdder2|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~3 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux19~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux19~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux19~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux19~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # ((!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux19~2_combout ))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux19~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux19~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux19~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout ) # 
// ((\cpu|DP|RegFile|MUX_RD1|Mux19~2_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux19~0_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux19~1_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux19~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux19~2_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout ) # 
// ((\cpu|DP|RegFile|MUX_RD1|Mux19~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux19~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux19~3_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux19~2_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux19~0_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datab(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux19~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux19~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux19~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N54
cyclonev_lcell_comb \cpu|DP|Alu|res[12]~31 (
// Equation(s):
// \cpu|DP|Alu|res[12]~31_combout  = ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux19~4_combout  & ( (!\cpu|DP|SrcBMux|C[12]~138_combout  & ((!\cpu|DP|SrcBMux|C[12]~136_combout ) # (!\cpu|DP|SrcBMux|C[20]~29_combout ))) ) ) ) # ( 
// \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux19~4_combout  & ( ((!\cpu|DP|SrcBMux|C[12]~138_combout  & ((!\cpu|DP|SrcBMux|C[12]~136_combout ) # (!\cpu|DP|SrcBMux|C[20]~29_combout )))) # (\cpu|DP|Alu|Equal1~0_combout ) ) ) ) # ( 
// !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux19~4_combout  & ( ((!\cpu|DP|SrcBMux|C[12]~138_combout  & ((!\cpu|DP|SrcBMux|C[12]~136_combout ) # (!\cpu|DP|SrcBMux|C[20]~29_combout )))) # (\cpu|DP|Alu|Equal1~0_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|SrcBMux|C[12]~136_combout ),
	.datac(!\cpu|DP|SrcBMux|C[12]~138_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[12]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[12]~31 .extended_lut = "off";
defparam \cpu|DP|Alu|res[12]~31 .lut_mask = 64'hF5D5F5D5F0C00000;
defparam \cpu|DP|Alu|res[12]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N24
cyclonev_lcell_comb \cpu|DP|Alu|res[12]~45 (
// Equation(s):
// \cpu|DP|Alu|res[12]~45_combout  = ( \cpu|DP|Alu|_~109_sumout  & ( (!\cpu|DP|Alu|res[12]~31_combout ) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) # ( !\cpu|DP|Alu|_~109_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[12]~31_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(gnd),
	.datad(!\cpu|DP|Alu|res[12]~31_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[12]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[12]~45 .extended_lut = "off";
defparam \cpu|DP|Alu|res[12]~45 .lut_mask = 64'hCC00CC00FF33FF33;
defparam \cpu|DP|Alu|res[12]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N51
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[12]~18 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[12]~18_combout  = ( \cpu|CU|CLogic|PCSrc~0_combout  & ( \cpu|DP|Alu|res[12]~45_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\cpu|CU|CLogic|PCSrc~0_combout  & ( \cpu|DP|Alu|res[12]~45_combout  & ( \cpu|DP|PCAdder1|Add0~53_sumout  ) ) ) # ( \cpu|CU|CLogic|PCSrc~0_combout  & ( 
// !\cpu|DP|Alu|res[12]~45_combout  & ( (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( !\cpu|CU|CLogic|PCSrc~0_combout  & ( 
// !\cpu|DP|Alu|res[12]~45_combout  & ( \cpu|DP|PCAdder1|Add0~53_sumout  ) ) )

	.dataa(!\cpu|DP|PCAdder1|Add0~53_sumout ),
	.datab(gnd),
	.datac(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.dataf(!\cpu|DP|Alu|res[12]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[12]~18 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[12]~18 .lut_mask = 64'h5555000F5555FF0F;
defparam \cpu|DP|PCSrcMux|C[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101000000011000000000000010000";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N36
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a179~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a179~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a179~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a179~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N45
cyclonev_lcell_comb \cpu|DP|ra1mux|C[3]~1 (
// Equation(s):
// \cpu|DP|ra1mux|C[3]~1_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout )) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|ra1mux|C[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|ra1mux|C[3]~1 .extended_lut = "off";
defparam \cpu|DP|ra1mux|C[3]~1 .lut_mask = 64'hB830B83088008800;
defparam \cpu|DP|ra1mux|C[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \cpu|DP|RegFile|REG08|Q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N1
dffeas \cpu|DP|RegFile|REG10|Q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N1
dffeas \cpu|DP|RegFile|REG11|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N56
dffeas \cpu|DP|RegFile|REG09|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N57
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux27~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux27~2_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG08|Q[4]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( 
// \cpu|DP|RegFile|REG10|Q[4]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG09|Q [4] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG11|Q 
// [4] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q[4]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG10|Q[4]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG11|Q [4]),
	.datad(!\cpu|DP|RegFile|REG09|Q [4]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N11
dffeas \cpu|DP|RegFile|REG06|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N19
dffeas \cpu|DP|RegFile|REG07|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N32
dffeas \cpu|DP|RegFile|REG05|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N51
cyclonev_lcell_comb \cpu|DP|RegFile|REG04|Q[4]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG04|Q[4]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[4]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG04|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[4]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG04|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG04|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N52
dffeas \cpu|DP|RegFile|REG04|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux27~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux27~1_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q [4] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG06|Q [4] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q [4] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q [4] ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [4]),
	.datab(!\cpu|DP|RegFile|REG07|Q [4]),
	.datac(!\cpu|DP|RegFile|REG05|Q [4]),
	.datad(!\cpu|DP|RegFile|REG04|Q [4]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~1 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N6
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[4]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[4]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[4]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[4]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N7
dffeas \cpu|DP|RegFile|REG01|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N37
dffeas \cpu|DP|RegFile|REG00|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N10
dffeas \cpu|DP|RegFile|REG03|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N37
dffeas \cpu|DP|RegFile|REG02|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N27
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux27~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux27~0_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q [4] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG02|Q [4] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q [4] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q [4] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [4]),
	.datab(!\cpu|DP|RegFile|REG00|Q [4]),
	.datac(!\cpu|DP|RegFile|REG03|Q [4]),
	.datad(!\cpu|DP|RegFile|REG02|Q [4]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N23
dffeas \cpu|DP|RegFile|REG14|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG13|Q[4]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG13|Q[4]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[4]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG13|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[4]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG13|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG13|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N32
dffeas \cpu|DP|RegFile|REG13|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N4
dffeas \cpu|DP|RegFile|REG12|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~50 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~50_cout  = CARRY(( \cpu|DP|PCAdder1|Add0~17_sumout  ) + ( \cpu|DP|PCAdder1|Add0~13_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|DP|PCAdder1|Add0~13_sumout ),
	.datac(gnd),
	.datad(!\cpu|DP|PCAdder1|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|DP|PCAdder2|Add0~50_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~50 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~50 .lut_mask = 64'h0000CCCC000000FF;
defparam \cpu|DP|PCAdder2|Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N3
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~41 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~41_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~21_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~50_cout  ))
// \cpu|DP|PCAdder2|Add0~42  = CARRY(( \cpu|DP|PCAdder1|Add0~21_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCAdder1|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~41_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~41 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux27~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux27~3_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG12|Q [4] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG14|Q [4] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG13|Q [4] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~41_sumout  ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [4]),
	.datab(!\cpu|DP|RegFile|REG13|Q [4]),
	.datac(!\cpu|DP|RegFile|REG12|Q [4]),
	.datad(!\cpu|DP|PCAdder2|Add0~41_sumout ),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~3 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux27~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux27~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux27~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux27~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux27~2_combout ))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux27~1_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux27~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux27~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & 
// (((!\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux27~2_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux27~1_combout  & !\cpu|DP|ra1mux|C[2]~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux27~0_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux27~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux27~2_combout  & ((\cpu|DP|ra1mux|C[2]~0_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux27~1_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux27~0_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux27~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux27~2_combout  & 
// ((\cpu|DP|ra1mux|C[2]~0_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux27~1_combout  & !\cpu|DP|ra1mux|C[2]~0_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux27~2_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux27~1_combout ),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux27~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~4 .lut_mask = 64'h05220577AF22AF77;
defparam \cpu|DP|RegFile|MUX_RD1|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[4]~95 (
// Equation(s):
// \cpu|DP|SrcBMux|C[4]~95_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & !\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout )) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[4]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[4]~95 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[4]~95 .lut_mask = 64'hFAF0FAF000000000;
defparam \cpu|DP|SrcBMux|C[4]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~96 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~96_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~96 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~96 .lut_mask = 64'h55FF55FF00000000;
defparam \cpu|DP|SrcBMux|C[11]~96 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000001010000000010000";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N3
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a100~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[4]~145 (
// Equation(s):
// \cpu|DP|SrcBMux|C[4]~145_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  & ( ((!\cpu|DP|SrcBMux|C[11]~96_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout )) # (\cpu|DP|SrcBMux|C[11]~96_combout  & ((\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout )))) # (\cpu|DP|SrcBMux|C[4]~95_combout ) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  & ( (!\cpu|DP|SrcBMux|C[4]~95_combout  & ((!\cpu|DP|SrcBMux|C[11]~96_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout )) # (\cpu|DP|SrcBMux|C[11]~96_combout  & ((\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ))))) # (\cpu|DP|SrcBMux|C[4]~95_combout  & 
// (((!\cpu|DP|SrcBMux|C[11]~96_combout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  & ( (!\cpu|DP|SrcBMux|C[4]~95_combout  & ((!\cpu|DP|SrcBMux|C[11]~96_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout )) # (\cpu|DP|SrcBMux|C[11]~96_combout  & ((\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ))))) # (\cpu|DP|SrcBMux|C[4]~95_combout  & 
// (((\cpu|DP|SrcBMux|C[11]~96_combout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  & ( (!\cpu|DP|SrcBMux|C[4]~95_combout  & ((!\cpu|DP|SrcBMux|C[11]~96_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout )) # (\cpu|DP|SrcBMux|C[11]~96_combout  & ((\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|SrcBMux|C[4]~95_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[11]~96_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[4]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[4]~145 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[4]~145 .lut_mask = 64'h440C443F770C773F;
defparam \cpu|DP|SrcBMux|C[4]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N42
cyclonev_lcell_comb \cpu|DP|Alu|res[4]~33 (
// Equation(s):
// \cpu|DP|Alu|res[4]~33_combout  = ( \cpu|DP|SrcBMux|C[4]~145_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux27~4_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[4]~145_combout  & ( (\cpu|DP|Alu|res[1]~1_combout  & 
// \cpu|DP|RegFile|MUX_RD1|Mux27~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|res[1]~1_combout ),
	.datac(!\cpu|DP|Alu|Equal1~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux27~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[4]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[4]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[4]~33 .extended_lut = "off";
defparam \cpu|DP|Alu|res[4]~33 .lut_mask = 64'h00330033F0FFF0FF;
defparam \cpu|DP|Alu|res[4]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[3]~1 (
// Equation(s):
// \cpu|DP|SrcBMux|C[3]~1_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[3]~1 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[3]~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|DP|SrcBMux|C[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N51
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[3]~152 (
// Equation(s):
// \cpu|DP|SrcBMux|C[3]~152_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[3]~1_combout ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( 
// (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & \cpu|DP|SrcBMux|C[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[3]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[3]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[3]~152 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[3]~152 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|DP|SrcBMux|C[3]~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N13
dffeas \cpu|DP|RegFile|REG04|Q[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N35
dffeas \cpu|DP|RegFile|REG12|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N0
cyclonev_lcell_comb \cpu|DP|RegFile|REG08|Q[3]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG08|Q[3]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[3]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG08|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[3]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG08|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG08|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N1
dffeas \cpu|DP|RegFile|REG08|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG08|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N2
dffeas \cpu|DP|RegFile|REG00|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N3
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux28~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux28~0_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG00|Q [3] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG04|Q[3]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG08|Q [3] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG12|Q 
// [3] ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q[3]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG12|Q [3]),
	.datac(!\cpu|DP|RegFile|REG08|Q [3]),
	.datad(!\cpu|DP|RegFile|REG00|Q [3]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~0 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N33
cyclonev_lcell_comb \cpu|DP|RegFile|REG02|Q[3]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG02|Q[3]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[3]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG02|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[3]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG02|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG02|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N34
dffeas \cpu|DP|RegFile|REG02|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG02|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N44
dffeas \cpu|DP|RegFile|REG06|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N14
dffeas \cpu|DP|RegFile|REG10|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N20
dffeas \cpu|DP|RegFile|REG14|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux28~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux28~2_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG02|Q [3] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG06|Q [3] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG10|Q [3] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG14|Q [3] ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [3]),
	.datab(!\cpu|DP|RegFile|REG06|Q [3]),
	.datac(!\cpu|DP|RegFile|REG10|Q [3]),
	.datad(!\cpu|DP|RegFile|REG14|Q [3]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N39
cyclonev_lcell_comb \cpu|DP|RegFile|REG03|Q[3]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG03|Q[3]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[3]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG03|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[3]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG03|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG03|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N41
dffeas \cpu|DP|RegFile|REG03|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG03|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N49
dffeas \cpu|DP|RegFile|REG07|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N20
dffeas \cpu|DP|RegFile|REG11|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux28~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux28~3_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG03|Q [3] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG11|Q [3] ) ) 
// ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG07|Q [3] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|PCReg|Q [3] ) ) )

	.dataa(!\cpu|DP|PCReg|Q [3]),
	.datab(!\cpu|DP|RegFile|REG03|Q [3]),
	.datac(!\cpu|DP|RegFile|REG07|Q [3]),
	.datad(!\cpu|DP|RegFile|REG11|Q [3]),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~3 .lut_mask = 64'hAAAA0F0F00FF3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N28
dffeas \cpu|DP|RegFile|REG01|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N44
dffeas \cpu|DP|RegFile|REG05|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N1
dffeas \cpu|DP|RegFile|REG13|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N12
cyclonev_lcell_comb \cpu|DP|RegFile|REG09|Q[3]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG09|Q[3]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[3]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG09|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[3]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG09|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG09|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N13
dffeas \cpu|DP|RegFile|REG09|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG09|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux28~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux28~1_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG01|Q [3] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG05|Q [3] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG09|Q [3] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG13|Q [3] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [3]),
	.datab(!\cpu|DP|RegFile|REG05|Q [3]),
	.datac(!\cpu|DP|RegFile|REG13|Q [3]),
	.datad(!\cpu|DP|RegFile|REG09|Q [3]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux28~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux28~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux28~3_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux28~1_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux28~2_combout ))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux28~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux28~3_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux28~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout  & 
// \cpu|DP|RegFile|MUX_RD1|Mux28~2_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux28~0_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux28~3_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux28~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux28~2_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux28~0_combout  & 
// (\cpu|DP|ra1mux|C[0]~2_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux28~3_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux28~1_combout  & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux28~2_combout ))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux28~0_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux28~0_combout ),
	.datac(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux28~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux28~3_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \cpu|DP|RegFile|MUX_RD1|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N50
dffeas \cpu|DP|RegFile|REG05|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N19
dffeas \cpu|DP|RegFile|REG04|Q[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \cpu|DP|RegFile|REG06|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N37
dffeas \cpu|DP|RegFile|REG07|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux29~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux29~1_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q[2]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( 
// \cpu|DP|RegFile|REG06|Q [2] ) ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q [2] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q [2] ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [2]),
	.datab(!\cpu|DP|RegFile|REG04|Q[2]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG06|Q [2]),
	.datad(!\cpu|DP|RegFile|REG07|Q [2]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N41
dffeas \cpu|DP|RegFile|REG14|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N31
dffeas \cpu|DP|RegFile|REG13|Q[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N43
dffeas \cpu|DP|RegFile|REG12|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux29~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux29~3_combout  = ( \cpu|DP|RegFile|REG12|Q [2] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG14|Q [2]) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [2] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG14|Q [2] & !\cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [2] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|PCReg|Q [2])) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG13|Q[2]~DUPLICATE_q ))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [2] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|PCReg|Q [2])) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG13|Q[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|DP|PCReg|Q [2]),
	.datab(!\cpu|DP|RegFile|REG14|Q [2]),
	.datac(!\cpu|DP|RegFile|REG13|Q[2]~DUPLICATE_q ),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG12|Q [2]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~3 .lut_mask = 64'h550F550F330033FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N4
dffeas \cpu|DP|RegFile|REG10|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N14
dffeas \cpu|DP|RegFile|REG09|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N44
dffeas \cpu|DP|RegFile|REG08|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N44
dffeas \cpu|DP|RegFile|REG11|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux29~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux29~2_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG08|Q [2] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG10|Q [2] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG09|Q [2] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG11|Q [2] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [2]),
	.datab(!\cpu|DP|RegFile|REG09|Q [2]),
	.datac(!\cpu|DP|RegFile|REG08|Q [2]),
	.datad(!\cpu|DP|RegFile|REG11|Q [2]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~2 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N7
dffeas \cpu|DP|RegFile|REG03|Q[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N7
dffeas \cpu|DP|RegFile|REG00|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N42
cyclonev_lcell_comb \cpu|DP|RegFile|REG02|Q[2]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG02|Q[2]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[2]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG02|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[2]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG02|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG02|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y30_N43
dffeas \cpu|DP|RegFile|REG02|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG02|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N52
dffeas \cpu|DP|RegFile|REG01|Q[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux29~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux29~0_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q [2] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG02|Q [2] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q[2]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q[2]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q[2]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG00|Q [2]),
	.datac(!\cpu|DP|RegFile|REG02|Q [2]),
	.datad(!\cpu|DP|RegFile|REG01|Q[2]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux29~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux29~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux29~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux29~0_combout  & ( ((!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux29~3_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux29~1_combout ))) # (\cpu|DP|ra1mux|C[2]~0_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux29~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux29~0_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux29~3_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux29~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|ra1mux|C[3]~1_combout )) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux29~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux29~0_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux29~3_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux29~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (!\cpu|DP|ra1mux|C[3]~1_combout )) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux29~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux29~0_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux29~3_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux29~1_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux29~1_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux29~3_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux29~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[2]~192 (
// Equation(s):
// \cpu|DP|SrcBMux|C[2]~192_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[2]~146_combout ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & ( (\cpu|DP|SrcBMux|C[2]~146_combout  
// & \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[2]~146_combout ),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[2]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[2]~192 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[2]~192 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|DP|SrcBMux|C[2]~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N22
dffeas \cpu|DP|RegFile|REG02|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \cpu|DP|RegFile|REG06|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N48
cyclonev_lcell_comb \cpu|DP|RegFile|REG10|Q[1]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG10|Q[1]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[1]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG10|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[1]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG10|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG10|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N49
dffeas \cpu|DP|RegFile|REG10|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG10|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N20
dffeas \cpu|DP|RegFile|REG14|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux30~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux30~2_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [1] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [1] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [1] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [1] ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [1]),
	.datab(!\cpu|DP|RegFile|REG06|Q [1]),
	.datac(!\cpu|DP|RegFile|REG10|Q [1]),
	.datad(!\cpu|DP|RegFile|REG14|Q [1]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~2 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N35
dffeas \cpu|DP|RegFile|REG08|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N40
dffeas \cpu|DP|RegFile|REG00|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N14
dffeas \cpu|DP|RegFile|REG12|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N44
dffeas \cpu|DP|RegFile|REG04|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux30~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux30~0_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG12|Q [1] ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG08|Q [1] ) ) 
// ) # ( \cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG04|Q [1] ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG00|Q [1] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [1]),
	.datab(!\cpu|DP|RegFile|REG00|Q [1]),
	.datac(!\cpu|DP|RegFile|REG12|Q [1]),
	.datad(!\cpu|DP|RegFile|REG04|Q [1]),
	.datae(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~0 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N55
dffeas \cpu|DP|RegFile|REG11|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N7
dffeas \cpu|DP|RegFile|REG03|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N2
dffeas \cpu|DP|RegFile|REG07|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N3
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux30~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux30~3_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCReg|Q[1]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG07|Q[1]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG11|Q [1] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG03|Q[1]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|PCReg|Q[1]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG11|Q [1]),
	.datac(!\cpu|DP|RegFile|REG03|Q[1]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG07|Q[1]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N56
dffeas \cpu|DP|RegFile|REG01|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \cpu|DP|RegFile|REG05|Q[1]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG05|Q[1]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[1]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG05|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[1]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG05|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG05|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N44
dffeas \cpu|DP|RegFile|REG05|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG05|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N14
dffeas \cpu|DP|RegFile|REG13|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N36
cyclonev_lcell_comb \cpu|DP|RegFile|REG09|Q[1]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG09|Q[1]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[1]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG09|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[1]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG09|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG09|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N37
dffeas \cpu|DP|RegFile|REG09|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG09|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux30~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux30~1_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q [1] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q [1] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q[1]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q [1] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [1]),
	.datab(!\cpu|DP|RegFile|REG05|Q [1]),
	.datac(!\cpu|DP|RegFile|REG13|Q [1]),
	.datad(!\cpu|DP|RegFile|REG09|Q[1]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~1 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux30~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux30~3_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux30~1_combout  & ( ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux30~0_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|MUX_RD2|Mux30~2_combout ))) # (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux30~3_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux30~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|RegFile|MUX_RD2|Mux30~0_combout ) # (\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux30~2_combout  & (!\cpu|DP|ra2mux|C[0]~2_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD2|Mux30~3_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux30~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|MUX_RD2|Mux30~0_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout )) # 
// (\cpu|DP|RegFile|MUX_RD2|Mux30~2_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux30~3_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux30~1_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|MUX_RD2|Mux30~0_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux30~2_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD2|Mux30~2_combout ),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD2|Mux30~0_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD2|Mux30~3_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N30
cyclonev_lcell_comb \cpu|DP|Alu|res[1]~52 (
// Equation(s):
// \cpu|DP|Alu|res[1]~52_combout  = ( !\cpu|DP|RegFile|MUX_RD1|Mux30~4_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (!\cpu|DP|Alu|Equal1~0_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & 
// ((\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout ))) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ))))) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux30~4_combout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout ))) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ))))) # (\cpu|DP|Alu|res[1]~1_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datab(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datac(!\cpu|DP|Alu|res[1]~1_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux30~4_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout ),
	.datag(!\cpu|DP|Alu|Equal1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[1]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[1]~52 .extended_lut = "on";
defparam \cpu|DP|Alu|res[1]~52 .lut_mask = 64'h00200F2F80A08FAF;
defparam \cpu|DP|Alu|res[1]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[1]~170 (
// Equation(s):
// \cpu|DP|SrcBMux|C[1]~170_combout  = ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  ) ) ) # ( 
// !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  ) ) # ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  & ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.datae(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[1]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[1]~170 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[1]~170 .lut_mask = 64'h000000FFFFFF00FF;
defparam \cpu|DP|SrcBMux|C[1]~170 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N36
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a128~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a192~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a128~portadataout  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a192~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a192~portadataout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a224~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a128~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h270027AA275527FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011110011000010010000101000100";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N12
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h048C26AE159D37BF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  ) ) ) # ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N4
dffeas \cpu|DP|RegFile|REG04|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N44
dffeas \cpu|DP|RegFile|REG12|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N36
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[0]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[0]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[0]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N38
dffeas \cpu|DP|RegFile|REG00|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux31~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux31~0_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG12|Q [0] ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG08|Q [0] ) ) 
// ) # ( \cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG04|Q [0] ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG00|Q [0] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [0]),
	.datab(!\cpu|DP|RegFile|REG04|Q [0]),
	.datac(!\cpu|DP|RegFile|REG12|Q [0]),
	.datad(!\cpu|DP|RegFile|REG00|Q [0]),
	.datae(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~0 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N56
dffeas \cpu|DP|RegFile|REG07|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N42
cyclonev_lcell_comb \cpu|DP|PCReg|Q[0]~feeder (
// Equation(s):
// \cpu|DP|PCReg|Q[0]~feeder_combout  = ( \cpu|DP|PCReg|Q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|PCReg|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCReg|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[0]~feeder .extended_lut = "off";
defparam \cpu|DP|PCReg|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|PCReg|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N43
dffeas \cpu|DP|PCReg|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCReg|Q[0]~feeder_combout ),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N19
dffeas \cpu|DP|RegFile|REG03|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N52
dffeas \cpu|DP|RegFile|REG11|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N57
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux31~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux31~3_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCReg|Q [0] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG07|Q [0] ) ) ) # ( 
// \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG11|Q [0] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG03|Q [0] ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [0]),
	.datab(!\cpu|DP|PCReg|Q [0]),
	.datac(!\cpu|DP|RegFile|REG03|Q [0]),
	.datad(!\cpu|DP|RegFile|REG11|Q [0]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N26
dffeas \cpu|DP|RegFile|REG10|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N8
dffeas \cpu|DP|RegFile|REG02|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N25
dffeas \cpu|DP|RegFile|REG14|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N27
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[0]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[0]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[0]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N28
dffeas \cpu|DP|RegFile|REG06|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N27
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux31~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux31~2_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [0] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [0] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [0] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [0] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [0]),
	.datab(!\cpu|DP|RegFile|REG02|Q [0]),
	.datac(!\cpu|DP|RegFile|REG14|Q [0]),
	.datad(!\cpu|DP|RegFile|REG06|Q [0]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N26
dffeas \cpu|DP|RegFile|REG13|Q[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N39
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[0]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[0]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[0]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N40
dffeas \cpu|DP|RegFile|REG01|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N6
cyclonev_lcell_comb \cpu|DP|RegFile|REG09|Q[0]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG09|Q[0]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG09|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[0]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG09|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG09|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N8
dffeas \cpu|DP|RegFile|REG09|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG09|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N2
dffeas \cpu|DP|RegFile|REG05|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N27
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux31~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux31~1_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q[0]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG05|Q [0] ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q [0] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q [0] ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q[0]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG01|Q [0]),
	.datac(!\cpu|DP|RegFile|REG09|Q [0]),
	.datad(!\cpu|DP|RegFile|REG05|Q [0]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux31~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux31~4_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux31~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux31~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD2|Mux31~0_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout ) # ((\cpu|DP|RegFile|MUX_RD2|Mux31~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux31~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux31~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|RegFile|MUX_RD2|Mux31~0_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux31~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD2|Mux31~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux31~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux31~0_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout ) # 
// ((\cpu|DP|RegFile|MUX_RD2|Mux31~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux31~2_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux31~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|MUX_RD2|Mux31~0_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux31~3_combout )))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD2|Mux31~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD2|Mux31~3_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD2|Mux31~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N36
cyclonev_lcell_comb \cpu|DP|Alu|res[0]~48 (
// Equation(s):
// \cpu|DP|Alu|res[0]~48_combout  = ( !\cpu|DP|RegFile|MUX_RD1|Mux31~4_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout  & (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & 
// ((\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout ))) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ))))) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux31~4_combout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout ))) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ))))) # (\cpu|DP|Alu|res[1]~1_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout ),
	.datac(!\cpu|DP|Alu|res[1]~1_combout ),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux31~4_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datag(!\cpu|DP|Alu|Equal1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[0]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[0]~48 .extended_lut = "on";
defparam \cpu|DP|Alu|res[0]~48 .lut_mask = 64'h30503F5F00000F0F;
defparam \cpu|DP|Alu|res[0]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[0]~171 (
// Equation(s):
// \cpu|DP|SrcBMux|C[0]~171_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux31~4_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ) ) ) # ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[0]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[0]~171 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[0]~171 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|DP|SrcBMux|C[0]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \cpu|DP|Alu|_~65 (
// Equation(s):
// \cpu|DP|Alu|_~65_sumout  = SUM(( !\cpu|DP|RegFile|MUX_RD1|Mux31~4_combout  $ (((!\cpu|DP|SrcBMux|C[0]~171_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ))) ) + ( !VCC ) + ( !VCC ))
// \cpu|DP|Alu|_~66  = CARRY(( !\cpu|DP|RegFile|MUX_RD1|Mux31~4_combout  $ (((!\cpu|DP|SrcBMux|C[0]~171_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ))) ) + ( !VCC ) + ( !VCC ))
// \cpu|DP|Alu|_~67  = SHARE((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ((!\cpu|DP|SrcBMux|C[0]~171_combout  & (\cpu|DP|AluDeco|Decoder1~0_combout )) # (\cpu|DP|SrcBMux|C[0]~171_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux31~4_combout ))))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (\cpu|DP|AluDeco|Decoder1~0_combout )))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux31~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[0]~171_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|Alu|_~65_sumout ),
	.cout(\cpu|DP|Alu|_~66 ),
	.shareout(\cpu|DP|Alu|_~67 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~65 .extended_lut = "off";
defparam \cpu|DP|Alu|_~65 .lut_mask = 64'h0000551D00000FC3;
defparam \cpu|DP|Alu|_~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N0
cyclonev_lcell_comb \cpu|DP|Alu|res[0]~36 (
// Equation(s):
// \cpu|DP|Alu|res[0]~36_combout  = ( \cpu|DP|Alu|_~65_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout ) # (\cpu|DP|Alu|res[0]~48_combout ) ) ) # ( !\cpu|DP|Alu|_~65_sumout  & ( (\cpu|DP|Alu|res[0]~48_combout  & !\cpu|DP|Alu|res[29]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[0]~48_combout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[0]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[0]~36 .extended_lut = "off";
defparam \cpu|DP|Alu|res[0]~36 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|DP|Alu|res[0]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N42
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3] (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3] = ( \muxAdressRam|C[13]~13_combout  & ( \cpu|DP|Alu|res[14]~47_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[15]~28_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & 
// ((!\cpu|DP|Alu|_~97_sumout )))) # (\wm|WideOr0~0_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[15]~28_combout ),
	.datab(!\wm|WideOr0~0_combout ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|_~97_sumout ),
	.datae(!\muxAdressRam|C[13]~13_combout ),
	.dataf(!\cpu|DP|Alu|res[14]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3] .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3] .lut_mask = 64'h0000000000007F73;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \bytePos[0]~input (
	.i(bytePos[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bytePos[0]~input_o ));
// synopsys translate_off
defparam \bytePos[0]~input .bus_hold = "false";
defparam \bytePos[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \muxDataRam|C[0]~0 (
// Equation(s):
// \muxDataRam|C[0]~0_combout  = ( \btn[0]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux31~4_combout  & ( (!\btn[2]~input_o  & ((!\btn[1]~input_o ) # (\bytePos[0]~input_o ))) # (\btn[2]~input_o  & ((\btn[1]~input_o ))) ) ) ) # ( !\btn[0]~input_o  & ( 
// \cpu|DP|RegFile|MUX_RD2|Mux31~4_combout  ) ) # ( \btn[0]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout  & ( (!\btn[2]~input_o  & (\bytePos[0]~input_o  & \btn[1]~input_o )) ) ) ) # ( !\btn[0]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout  & 
// ( (\btn[2]~input_o  & \btn[1]~input_o ) ) ) )

	.dataa(!\btn[2]~input_o ),
	.datab(!\bytePos[0]~input_o ),
	.datac(!\btn[1]~input_o ),
	.datad(gnd),
	.datae(!\btn[0]~input_o ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDataRam|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDataRam|C[0]~0 .extended_lut = "off";
defparam \muxDataRam|C[0]~0 .lut_mask = 64'h05050202FFFFA7A7;
defparam \muxDataRam|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N3
cyclonev_lcell_comb \muxAdressRam|C[0]~0 (
// Equation(s):
// \muxAdressRam|C[0]~0_combout  = ( \cpu|DP|Alu|res[0]~48_combout  & ( \cpu|DP|Alu|_~65_sumout  & ( (!\btn[2]~input_o ) # (!\btn[1]~input_o  $ (\btn[0]~input_o )) ) ) ) # ( !\cpu|DP|Alu|res[0]~48_combout  & ( \cpu|DP|Alu|_~65_sumout  & ( (!\btn[2]~input_o  
// & (((\btn[1]~input_o  & \btn[0]~input_o )) # (\cpu|DP|Alu|res[29]~0_combout ))) # (\btn[2]~input_o  & (\cpu|DP|Alu|res[29]~0_combout  & (!\btn[1]~input_o  $ (\btn[0]~input_o )))) ) ) ) # ( \cpu|DP|Alu|res[0]~48_combout  & ( !\cpu|DP|Alu|_~65_sumout  & ( 
// (!\btn[2]~input_o  & ((!\cpu|DP|Alu|res[29]~0_combout ) # ((\btn[1]~input_o  & \btn[0]~input_o )))) # (\btn[2]~input_o  & (!\cpu|DP|Alu|res[29]~0_combout  & (!\btn[1]~input_o  $ (\btn[0]~input_o )))) ) ) ) # ( !\cpu|DP|Alu|res[0]~48_combout  & ( 
// !\cpu|DP|Alu|_~65_sumout  & ( (\btn[1]~input_o  & (\btn[0]~input_o  & !\btn[2]~input_o )) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\btn[0]~input_o ),
	.datac(!\btn[2]~input_o ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|res[0]~48_combout ),
	.dataf(!\cpu|DP|Alu|_~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[0]~0 .extended_lut = "off";
defparam \muxAdressRam|C[0]~0 .lut_mask = 64'h1010F91010F9F9F9;
defparam \muxAdressRam|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N45
cyclonev_lcell_comb \muxAdressRam|C[1]~1 (
// Equation(s):
// \muxAdressRam|C[1]~1_combout  = ( \cpu|DP|Alu|res[1]~52_combout  & ( \cpu|DP|Alu|_~61_sumout  & ( (!\btn[1]~input_o  & ((!\btn[0]~input_o ) # (!\btn[2]~input_o ))) # (\btn[1]~input_o  & (!\btn[0]~input_o  $ (\btn[2]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[1]~52_combout  & ( \cpu|DP|Alu|_~61_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[0]~input_o ) # (!\btn[2]~input_o ))) # (\btn[1]~input_o  & (!\btn[0]~input_o  $ (\btn[2]~input_o ))))) ) ) ) # ( 
// \cpu|DP|Alu|res[1]~52_combout  & ( !\cpu|DP|Alu|_~61_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[0]~input_o ) # (!\btn[2]~input_o ))) # (\btn[1]~input_o  & (!\btn[0]~input_o  $ (\btn[2]~input_o ))))) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\btn[0]~input_o ),
	.datac(!\btn[2]~input_o ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|res[1]~52_combout ),
	.dataf(!\cpu|DP|Alu|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[1]~1 .extended_lut = "off";
defparam \muxAdressRam|C[1]~1 .lut_mask = 64'h0000E90000E9E9E9;
defparam \muxAdressRam|C[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N3
cyclonev_lcell_comb \cpu|DP|Alu|_~61 (
// Equation(s):
// \cpu|DP|Alu|_~61_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux30~4_combout  $ (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \cpu|DP|SrcBMux|C[1]~170_combout )))) ) + ( 
// \cpu|DP|Alu|_~67  ) + ( \cpu|DP|Alu|_~66  ))
// \cpu|DP|Alu|_~62  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux30~4_combout  $ (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \cpu|DP|SrcBMux|C[1]~170_combout )))) ) + ( 
// \cpu|DP|Alu|_~67  ) + ( \cpu|DP|Alu|_~66  ))
// \cpu|DP|Alu|_~63  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux30~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (((!\cpu|DP|SrcBMux|C[1]~170_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ))))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux30~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[1]~170_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~66 ),
	.sharein(\cpu|DP|Alu|_~67 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~61_sumout ),
	.cout(\cpu|DP|Alu|_~62 ),
	.shareout(\cpu|DP|Alu|_~63 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~61 .extended_lut = "off";
defparam \cpu|DP|Alu|_~61 .lut_mask = 64'h0000050900005A96;
defparam \cpu|DP|Alu|_~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \cpu|DP|Alu|_~121 (
// Equation(s):
// \cpu|DP|Alu|_~121_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout  $ (\cpu|DP|SrcBMux|C[2]~192_combout )) ) + ( \cpu|DP|Alu|_~63  ) + ( \cpu|DP|Alu|_~62  ))
// \cpu|DP|Alu|_~122  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout  $ (\cpu|DP|SrcBMux|C[2]~192_combout )) ) + ( \cpu|DP|Alu|_~63  ) + ( \cpu|DP|Alu|_~62  ))
// \cpu|DP|Alu|_~123  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[2]~192_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[2]~192_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~62 ),
	.sharein(\cpu|DP|Alu|_~63 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~121_sumout ),
	.cout(\cpu|DP|Alu|_~122 ),
	.shareout(\cpu|DP|Alu|_~123 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~121 .extended_lut = "off";
defparam \cpu|DP|Alu|_~121 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N36
cyclonev_lcell_comb \muxAdressRam|C[2]~2 (
// Equation(s):
// \muxAdressRam|C[2]~2_combout  = ( \cpu|DP|Alu|res[2]~34_combout  & ( \cpu|DP|Alu|_~121_sumout  & ( (!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[2]~34_combout  & ( \cpu|DP|Alu|_~121_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) ) # ( 
// \cpu|DP|Alu|res[2]~34_combout  & ( !\cpu|DP|Alu|_~121_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\btn[2]~input_o ),
	.datac(!\btn[0]~input_o ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|res[2]~34_combout ),
	.dataf(!\cpu|DP|Alu|_~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[2]~2 .extended_lut = "off";
defparam \muxAdressRam|C[2]~2 .lut_mask = 64'h0000E90000E9E9E9;
defparam \muxAdressRam|C[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N9
cyclonev_lcell_comb \cpu|DP|Alu|_~1 (
// Equation(s):
// \cpu|DP|Alu|_~1_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[3]~152_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout )) ) + ( \cpu|DP|Alu|_~123  ) + ( \cpu|DP|Alu|_~122  ))
// \cpu|DP|Alu|_~2  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[3]~152_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout )) ) + ( \cpu|DP|Alu|_~123  ) + ( \cpu|DP|Alu|_~122  ))
// \cpu|DP|Alu|_~3  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[3]~152_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[3]~152_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~122 ),
	.sharein(\cpu|DP|Alu|_~123 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~1_sumout ),
	.cout(\cpu|DP|Alu|_~2 ),
	.shareout(\cpu|DP|Alu|_~3 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~1 .extended_lut = "off";
defparam \cpu|DP|Alu|_~1 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N6
cyclonev_lcell_comb \cpu|DP|Alu|res[3]~2 (
// Equation(s):
// \cpu|DP|Alu|res[3]~2_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( ((!\cpu|DP|Alu|Equal1~0_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[3]~1_combout )))) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout ) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( (!\cpu|DP|SrcBMux|C[3]~1_combout  & (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((!\cpu|DP|Alu|Equal1~0_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout )))) # (\cpu|DP|SrcBMux|C[3]~1_combout  & (((!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout )))) ) ) ) # ( \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( 
// ((\cpu|DP|SrcBMux|C[3]~1_combout  & (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & !\cpu|DP|Alu|Equal1~0_combout ))) # (\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout ) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( 
// (\cpu|DP|SrcBMux|C[3]~1_combout  & (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout )))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[3]~1_combout ),
	.datab(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux28~4_combout ),
	.datad(!\cpu|DP|Alu|Equal1~0_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[3]~2 .extended_lut = "off";
defparam \cpu|DP|Alu|res[3]~2 .lut_mask = 64'h11011F0FDD0DDF0F;
defparam \cpu|DP|Alu|res[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N51
cyclonev_lcell_comb \muxAdressRam|C[3]~3 (
// Equation(s):
// \muxAdressRam|C[3]~3_combout  = ( \cpu|DP|Alu|_~1_sumout  & ( \cpu|DP|Alu|res[3]~2_combout  & ( (!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|_~1_sumout  & ( \cpu|DP|Alu|res[3]~2_combout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) ) # ( 
// \cpu|DP|Alu|_~1_sumout  & ( !\cpu|DP|Alu|res[3]~2_combout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\btn[2]~input_o ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\btn[0]~input_o ),
	.datae(!\cpu|DP|Alu|_~1_sumout ),
	.dataf(!\cpu|DP|Alu|res[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[3]~3 .extended_lut = "off";
defparam \muxAdressRam|C[3]~3 .lut_mask = 64'h00000E09E090EE99;
defparam \muxAdressRam|C[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N42
cyclonev_lcell_comb \muxAdressRam|C[4]~4 (
// Equation(s):
// \muxAdressRam|C[4]~4_combout  = ( \cpu|DP|Alu|res[4]~33_combout  & ( \cpu|DP|Alu|_~117_sumout  & ( (!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[4]~33_combout  & ( \cpu|DP|Alu|_~117_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) ) # ( 
// \cpu|DP|Alu|res[4]~33_combout  & ( !\cpu|DP|Alu|_~117_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\btn[2]~input_o ),
	.datac(!\btn[0]~input_o ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|res[4]~33_combout ),
	.dataf(!\cpu|DP|Alu|_~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[4]~4 .extended_lut = "off";
defparam \muxAdressRam|C[4]~4 .lut_mask = 64'h0000E90000E9E9E9;
defparam \muxAdressRam|C[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N21
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a229~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ))))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ))))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101000000000000010000000010000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N12
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[5]~97 (
// Equation(s):
// \cpu|DP|SrcBMux|C[5]~97_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  & ( ((!\cpu|DP|SrcBMux|C[11]~96_combout  & 
// ((\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ))) # (\cpu|DP|SrcBMux|C[11]~96_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ))) # (\cpu|DP|SrcBMux|C[4]~95_combout ) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  & ( (!\cpu|DP|SrcBMux|C[4]~95_combout  & ((!\cpu|DP|SrcBMux|C[11]~96_combout  & 
// ((\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ))) # (\cpu|DP|SrcBMux|C[11]~96_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout )))) # (\cpu|DP|SrcBMux|C[4]~95_combout  & 
// (((!\cpu|DP|SrcBMux|C[11]~96_combout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  & ( (!\cpu|DP|SrcBMux|C[4]~95_combout  & ((!\cpu|DP|SrcBMux|C[11]~96_combout  & 
// ((\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ))) # (\cpu|DP|SrcBMux|C[11]~96_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout )))) # (\cpu|DP|SrcBMux|C[4]~95_combout  & 
// (((\cpu|DP|SrcBMux|C[11]~96_combout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  & ( (!\cpu|DP|SrcBMux|C[4]~95_combout  & ((!\cpu|DP|SrcBMux|C[11]~96_combout  & 
// ((\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ))) # (\cpu|DP|SrcBMux|C[11]~96_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.datab(!\cpu|DP|SrcBMux|C[4]~95_combout ),
	.datac(!\cpu|DP|SrcBMux|C[11]~96_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[5]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[5]~97 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[5]~97 .lut_mask = 64'h04C407C734F437F7;
defparam \cpu|DP|SrcBMux|C[5]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N54
cyclonev_lcell_comb \cpu|DP|Alu|res[5]~24 (
// Equation(s):
// \cpu|DP|Alu|res[5]~24_combout  = ( \cpu|DP|SrcBMux|C[5]~97_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux26~4_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[5]~97_combout  & ( (\cpu|DP|Alu|res[1]~1_combout  & 
// \cpu|DP|RegFile|MUX_RD1|Mux26~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|res[1]~1_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux26~4_combout ),
	.datad(!\cpu|DP|Alu|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[5]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[5]~24 .extended_lut = "off";
defparam \cpu|DP|Alu|res[5]~24 .lut_mask = 64'h03030303FF0FFF0F;
defparam \cpu|DP|Alu|res[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N39
cyclonev_lcell_comb \muxAdressRam|C[5]~5 (
// Equation(s):
// \muxAdressRam|C[5]~5_combout  = ( \cpu|DP|Alu|_~81_sumout  & ( \cpu|DP|Alu|res[5]~24_combout  & ( (!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ (\btn[2]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|_~81_sumout  & ( \cpu|DP|Alu|res[5]~24_combout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ (\btn[2]~input_o ))))) ) ) ) # ( 
// \cpu|DP|Alu|_~81_sumout  & ( !\cpu|DP|Alu|res[5]~24_combout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ (\btn[2]~input_o ))))) ) ) )

	.dataa(!\btn[0]~input_o ),
	.datab(!\btn[1]~input_o ),
	.datac(!\btn[2]~input_o ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|_~81_sumout ),
	.dataf(!\cpu|DP|Alu|res[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[5]~5 .extended_lut = "off";
defparam \muxAdressRam|C[5]~5 .lut_mask = 64'h000000E9E900E9E9;
defparam \muxAdressRam|C[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N44
dffeas \cpu|DP|RegFile|REG11|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N32
dffeas \cpu|DP|RegFile|REG08|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N32
dffeas \cpu|DP|RegFile|REG10|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N26
dffeas \cpu|DP|RegFile|REG09|Q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N27
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux25~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux25~2_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG08|Q [6] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG10|Q [6] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG09|Q[6]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG11|Q [6] ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [6]),
	.datab(!\cpu|DP|RegFile|REG08|Q [6]),
	.datac(!\cpu|DP|RegFile|REG10|Q [6]),
	.datad(!\cpu|DP|RegFile|REG09|Q[6]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N31
dffeas \cpu|DP|RegFile|REG05|Q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N19
dffeas \cpu|DP|RegFile|REG04|Q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N40
dffeas \cpu|DP|RegFile|REG06|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N50
dffeas \cpu|DP|RegFile|REG07|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux25~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux25~1_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q[6]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( 
// \cpu|DP|RegFile|REG06|Q [6] ) ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q[6]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q 
// [6] ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q[6]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG04|Q[6]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG06|Q [6]),
	.datad(!\cpu|DP|RegFile|REG07|Q [6]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N59
dffeas \cpu|DP|RegFile|REG14|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N6
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~25 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~25_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~25_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~42  ))
// \cpu|DP|PCAdder2|Add0~26  = CARRY(( \cpu|DP|PCAdder1|Add0~25_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~42  ))

	.dataa(gnd),
	.datab(!\cpu|DP|PCAdder1|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~25_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~25 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|DP|PCAdder2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N9
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~21 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~21_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~29_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~26  ))
// \cpu|DP|PCAdder2|Add0~22  = CARRY(( \cpu|DP|PCAdder1|Add0~29_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCAdder1|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~21_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~21 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N18
cyclonev_lcell_comb \cpu|DP|RegFile|REG13|Q[6]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG13|Q[6]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[6]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG13|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[6]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG13|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG13|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N20
dffeas \cpu|DP|RegFile|REG13|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N29
dffeas \cpu|DP|RegFile|REG12|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux25~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux25~3_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG12|Q [6] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG14|Q [6] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG13|Q [6] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~21_sumout  ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [6]),
	.datab(!\cpu|DP|PCAdder2|Add0~21_sumout ),
	.datac(!\cpu|DP|RegFile|REG13|Q [6]),
	.datad(!\cpu|DP|RegFile|REG12|Q [6]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~3 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N40
dffeas \cpu|DP|RegFile|REG00|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N24
cyclonev_lcell_comb \cpu|DP|RegFile|REG02|Q[6]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG02|Q[6]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[6]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG02|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[6]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG02|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG02|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \cpu|DP|RegFile|REG02|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG02|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y28_N56
dffeas \cpu|DP|RegFile|REG01|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N11
dffeas \cpu|DP|RegFile|REG03|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG03|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux25~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux25~0_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q [6] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG02|Q [6] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q [6] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q [6] ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q [6]),
	.datab(!\cpu|DP|RegFile|REG02|Q [6]),
	.datac(!\cpu|DP|RegFile|REG01|Q [6]),
	.datad(!\cpu|DP|RegFile|REG03|Q [6]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux25~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux25~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux25~3_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux25~0_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux25~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux25~2_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux25~3_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux25~0_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & 
// (((\cpu|DP|RegFile|MUX_RD1|Mux25~1_combout  & \cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux25~2_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux25~3_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux25~0_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux25~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux25~2_combout  & 
// ((!\cpu|DP|ra1mux|C[3]~1_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux25~3_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux25~0_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux25~1_combout  & \cpu|DP|ra1mux|C[3]~1_combout )))) 
// # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux25~2_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux25~2_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux25~1_combout ),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux25~3_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[6]~176 (
// Equation(s):
// \cpu|DP|SrcBMux|C[6]~176_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[6]~94_combout ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( 
// (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & \cpu|DP|SrcBMux|C[6]~94_combout ) ) )

	.dataa(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|SrcBMux|C[6]~94_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[6]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[6]~176 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[6]~176 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cpu|DP|SrcBMux|C[6]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N12
cyclonev_lcell_comb \cpu|DP|Alu|_~117 (
// Equation(s):
// \cpu|DP|Alu|_~117_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[4]~145_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux27~4_combout )) ) + ( \cpu|DP|Alu|_~3  ) + ( \cpu|DP|Alu|_~2  ))
// \cpu|DP|Alu|_~118  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[4]~145_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux27~4_combout )) ) + ( \cpu|DP|Alu|_~3  ) + ( \cpu|DP|Alu|_~2  ))
// \cpu|DP|Alu|_~119  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux27~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[4]~145_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[4]~145_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux27~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~2 ),
	.sharein(\cpu|DP|Alu|_~3 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~117_sumout ),
	.cout(\cpu|DP|Alu|_~118 ),
	.shareout(\cpu|DP|Alu|_~119 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~117 .extended_lut = "off";
defparam \cpu|DP|Alu|_~117 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N15
cyclonev_lcell_comb \cpu|DP|Alu|_~81 (
// Equation(s):
// \cpu|DP|Alu|_~81_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux26~4_combout  $ (\cpu|DP|SrcBMux|C[5]~97_combout )) ) + ( \cpu|DP|Alu|_~119  ) + ( \cpu|DP|Alu|_~118  ))
// \cpu|DP|Alu|_~82  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux26~4_combout  $ (\cpu|DP|SrcBMux|C[5]~97_combout )) ) + ( \cpu|DP|Alu|_~119  ) + ( \cpu|DP|Alu|_~118  ))
// \cpu|DP|Alu|_~83  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux26~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[5]~97_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux26~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[5]~97_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~118 ),
	.sharein(\cpu|DP|Alu|_~119 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~81_sumout ),
	.cout(\cpu|DP|Alu|_~82 ),
	.shareout(\cpu|DP|Alu|_~83 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~81 .extended_lut = "off";
defparam \cpu|DP|Alu|_~81 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \cpu|DP|Alu|_~77 (
// Equation(s):
// \cpu|DP|Alu|_~77_sumout  = SUM(( !\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout  $ (!\cpu|DP|SrcBMux|C[6]~176_combout  $ (\cpu|DP|AluDeco|Decoder1~0_combout )) ) + ( \cpu|DP|Alu|_~83  ) + ( \cpu|DP|Alu|_~82  ))
// \cpu|DP|Alu|_~78  = CARRY(( !\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout  $ (!\cpu|DP|SrcBMux|C[6]~176_combout  $ (\cpu|DP|AluDeco|Decoder1~0_combout )) ) + ( \cpu|DP|Alu|_~83  ) + ( \cpu|DP|Alu|_~82  ))
// \cpu|DP|Alu|_~79  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout  & (!\cpu|DP|SrcBMux|C[6]~176_combout  $ (!\cpu|DP|AluDeco|Decoder1~0_combout ))))

	.dataa(gnd),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout ),
	.datac(!\cpu|DP|SrcBMux|C[6]~176_combout ),
	.datad(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~82 ),
	.sharein(\cpu|DP|Alu|_~83 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~77_sumout ),
	.cout(\cpu|DP|Alu|_~78 ),
	.shareout(\cpu|DP|Alu|_~79 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~77 .extended_lut = "off";
defparam \cpu|DP|Alu|_~77 .lut_mask = 64'h0000033000003CC3;
defparam \cpu|DP|Alu|_~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \muxAdressRam|C[6]~6 (
// Equation(s):
// \muxAdressRam|C[6]~6_combout  = ( \cpu|DP|Alu|_~77_sumout  & ( \cpu|DP|Alu|res[29]~0_combout  & ( (!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ (\btn[2]~input_o ))) ) ) ) # ( 
// \cpu|DP|Alu|_~77_sumout  & ( !\cpu|DP|Alu|res[29]~0_combout  & ( (\cpu|DP|Alu|res[6]~23_combout  & ((!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ (\btn[2]~input_o ))))) ) ) ) # ( 
// !\cpu|DP|Alu|_~77_sumout  & ( !\cpu|DP|Alu|res[29]~0_combout  & ( (\cpu|DP|Alu|res[6]~23_combout  & ((!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ (\btn[2]~input_o ))))) ) ) )

	.dataa(!\btn[0]~input_o ),
	.datab(!\cpu|DP|Alu|res[6]~23_combout ),
	.datac(!\btn[1]~input_o ),
	.datad(!\btn[2]~input_o ),
	.datae(!\cpu|DP|Alu|_~77_sumout ),
	.dataf(!\cpu|DP|Alu|res[29]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[6]~6 .extended_lut = "off";
defparam \muxAdressRam|C[6]~6 .lut_mask = 64'h322132210000FAA5;
defparam \muxAdressRam|C[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101000000000000010000000010000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N30
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((\Rom|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N27
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a135~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a135~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a135~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a135~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[7]~51 (
// Equation(s):
// \cpu|DP|SrcBMux|C[7]~51_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ))) ) ) ) # 
// ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// (((\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & 
// ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  & 
// ((\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & 
// ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (((\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  & ((\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[7]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[7]~51 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[7]~51 .lut_mask = 64'h300530F53F053FF5;
defparam \cpu|DP|SrcBMux|C[7]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N18
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[7]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[7]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[7]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N19
dffeas \cpu|DP|RegFile|REG01|Q[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N16
dffeas \cpu|DP|RegFile|REG09|Q[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N51
cyclonev_lcell_comb \cpu|DP|RegFile|REG13|Q[7]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG13|Q[7]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[7]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG13|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[7]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG13|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG13|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N52
dffeas \cpu|DP|RegFile|REG13|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N20
dffeas \cpu|DP|RegFile|REG05|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux24~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux24~1_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG13|Q [7] ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG09|Q[7]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG05|Q [7] ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG01|Q[7]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q[7]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG09|Q[7]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG13|Q [7]),
	.datad(!\cpu|DP|RegFile|REG05|Q [7]),
	.datae(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~1 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N29
dffeas \cpu|DP|RegFile|REG06|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N41
dffeas \cpu|DP|RegFile|REG02|Q[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N53
dffeas \cpu|DP|RegFile|REG14|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N43
dffeas \cpu|DP|RegFile|REG10|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux24~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux24~2_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [7] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [7] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [7] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q[7]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [7]),
	.datab(!\cpu|DP|RegFile|REG02|Q[7]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG14|Q [7]),
	.datad(!\cpu|DP|RegFile|REG10|Q [7]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~2 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N22
dffeas \cpu|DP|RegFile|REG12|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N41
dffeas \cpu|DP|RegFile|REG00|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N10
dffeas \cpu|DP|RegFile|REG08|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N47
dffeas \cpu|DP|RegFile|REG04|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux24~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux24~0_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [7] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [7] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [7] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [7] ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [7]),
	.datab(!\cpu|DP|RegFile|REG00|Q [7]),
	.datac(!\cpu|DP|RegFile|REG08|Q [7]),
	.datad(!\cpu|DP|RegFile|REG04|Q [7]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N52
dffeas \cpu|DP|RegFile|REG11|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N32
dffeas \cpu|DP|RegFile|REG07|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N14
dffeas \cpu|DP|RegFile|REG03|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N12
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~9 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~9_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~33_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~22  ))
// \cpu|DP|PCAdder2|Add0~10  = CARRY(( \cpu|DP|PCAdder1|Add0~33_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~22  ))

	.dataa(gnd),
	.datab(!\cpu|DP|PCAdder1|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~9_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~9 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|DP|PCAdder2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux24~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux24~3_combout  = ( \cpu|DP|PCAdder2|Add0~9_sumout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( (\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG07|Q [7]) ) ) ) # ( !\cpu|DP|PCAdder2|Add0~9_sumout  & ( 
// \cpu|DP|ra2mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG07|Q [7] & !\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( \cpu|DP|PCAdder2|Add0~9_sumout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [7]))) # 
// (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q [7])) ) ) ) # ( !\cpu|DP|PCAdder2|Add0~9_sumout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [7]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|REG11|Q [7])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [7]),
	.datab(!\cpu|DP|RegFile|REG07|Q [7]),
	.datac(!\cpu|DP|RegFile|REG03|Q [7]),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(!\cpu|DP|PCAdder2|Add0~9_sumout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~3 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N57
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux24~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux24~4_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux24~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux24~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((!\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|MUX_RD2|Mux24~2_combout )))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout )) # (\cpu|DP|RegFile|MUX_RD2|Mux24~1_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux24~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux24~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// (((\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|MUX_RD2|Mux24~2_combout )))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout )) # (\cpu|DP|RegFile|MUX_RD2|Mux24~1_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD2|Mux24~0_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux24~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((!\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|MUX_RD2|Mux24~2_combout )))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux24~1_combout  & 
// (!\cpu|DP|ra2mux|C[1]~3_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux24~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux24~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|MUX_RD2|Mux24~2_combout )))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux24~1_combout  & (!\cpu|DP|ra2mux|C[1]~3_combout ))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD2|Mux24~1_combout ),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD2|Mux24~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD2|Mux24~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~4 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N24
cyclonev_lcell_comb \cpu|DP|Alu|res[7]~13 (
// Equation(s):
// \cpu|DP|Alu|res[7]~13_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux24~4_combout  ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( 
// (\cpu|DP|RegFile|MUX_RD1|Mux24~4_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ))) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (\cpu|DP|SrcBMux|C[7]~51_combout )))) ) ) ) # ( 
// \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ))) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (\cpu|DP|SrcBMux|C[7]~51_combout ))) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux24~4_combout ) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ))) # 
// (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (\cpu|DP|SrcBMux|C[7]~51_combout )) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[7]~51_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux24~4_combout ),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|Alu|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[7]~13 .extended_lut = "off";
defparam \cpu|DP|Alu|res[7]~13 .lut_mask = 64'h33553F5F03050F0F;
defparam \cpu|DP|Alu|res[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \muxAdressRam|C[7]~7 (
// Equation(s):
// \muxAdressRam|C[7]~7_combout  = ( \cpu|DP|Alu|res[29]~0_combout  & ( \cpu|DP|Alu|_~37_sumout  & ( (!\btn[2]~input_o  & ((!\btn[1]~input_o ) # (!\btn[0]~input_o ))) # (\btn[2]~input_o  & (!\btn[1]~input_o  $ (\btn[0]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[29]~0_combout  & ( \cpu|DP|Alu|_~37_sumout  & ( (\cpu|DP|Alu|res[7]~13_combout  & ((!\btn[2]~input_o  & ((!\btn[1]~input_o ) # (!\btn[0]~input_o ))) # (\btn[2]~input_o  & (!\btn[1]~input_o  $ (\btn[0]~input_o ))))) ) ) ) # ( 
// !\cpu|DP|Alu|res[29]~0_combout  & ( !\cpu|DP|Alu|_~37_sumout  & ( (\cpu|DP|Alu|res[7]~13_combout  & ((!\btn[2]~input_o  & ((!\btn[1]~input_o ) # (!\btn[0]~input_o ))) # (\btn[2]~input_o  & (!\btn[1]~input_o  $ (\btn[0]~input_o ))))) ) ) )

	.dataa(!\btn[2]~input_o ),
	.datab(!\cpu|DP|Alu|res[7]~13_combout ),
	.datac(!\btn[1]~input_o ),
	.datad(!\btn[0]~input_o ),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(!\cpu|DP|Alu|_~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[7]~7 .extended_lut = "off";
defparam \muxAdressRam|C[7]~7 .lut_mask = 64'h322100003221FAA5;
defparam \muxAdressRam|C[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N2
dffeas \cpu|DP|RegFile|REG04|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N11
dffeas \cpu|DP|RegFile|REG00|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \cpu|DP|RegFile|REG12|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N59
dffeas \cpu|DP|RegFile|REG08|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N3
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[8]~44 (
// Equation(s):
// \cpu|DP|SrcBMux|C[8]~44_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [8] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [8] ) ) ) # ( 
// \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [8] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [8] ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q [8]),
	.datab(!\cpu|DP|RegFile|REG00|Q [8]),
	.datac(!\cpu|DP|RegFile|REG12|Q [8]),
	.datad(!\cpu|DP|RegFile|REG08|Q [8]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[8]~44 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[8]~44 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|DP|SrcBMux|C[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N9
cyclonev_lcell_comb \cpu|DP|RegFile|REG09|Q[8]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG09|Q[8]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[8]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG09|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[8]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG09|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG09|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N10
dffeas \cpu|DP|RegFile|REG09|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG09|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N48
cyclonev_lcell_comb \cpu|DP|RegFile|REG05|Q[8]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG05|Q[8]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[8]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG05|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[8]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG05|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG05|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N49
dffeas \cpu|DP|RegFile|REG05|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG05|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N12
cyclonev_lcell_comb \cpu|DP|RegFile|REG13|Q[8]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG13|Q[8]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[8]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG13|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[8]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG13|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG13|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N14
dffeas \cpu|DP|RegFile|REG13|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N54
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[8]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[8]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[8]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[8]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N56
dffeas \cpu|DP|RegFile|REG01|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N39
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[8]~45 (
// Equation(s):
// \cpu|DP|SrcBMux|C[8]~45_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q [8] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q [8] ) ) ) # ( 
// \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q [8] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q [8] ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [8]),
	.datab(!\cpu|DP|RegFile|REG05|Q [8]),
	.datac(!\cpu|DP|RegFile|REG13|Q [8]),
	.datad(!\cpu|DP|RegFile|REG01|Q [8]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[8]~45 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[8]~45 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|DP|SrcBMux|C[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N48
cyclonev_lcell_comb \cpu|DP|RegFile|REG11|Q[8]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG11|Q[8]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[8]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG11|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[8]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG11|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG11|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y25_N50
dffeas \cpu|DP|RegFile|REG11|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N13
dffeas \cpu|DP|RegFile|REG07|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \cpu|DP|RegFile|REG03|Q[8]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG03|Q[8]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[8]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG03|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[8]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG03|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG03|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N55
dffeas \cpu|DP|RegFile|REG03|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG03|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N15
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~5 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~5_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~37_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~10  ))
// \cpu|DP|PCAdder2|Add0~6  = CARRY(( \cpu|DP|PCAdder1|Add0~37_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|PCAdder1|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~5_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~5 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|DP|PCAdder2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[8]~47 (
// Equation(s):
// \cpu|DP|SrcBMux|C[8]~47_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCAdder2|Add0~5_sumout  & ( (\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG07|Q [8]) ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCAdder2|Add0~5_sumout  & ( 
// (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [8]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q [8])) ) ) ) # ( \cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|PCAdder2|Add0~5_sumout  & ( (\cpu|DP|RegFile|REG07|Q [8] & 
// !\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|PCAdder2|Add0~5_sumout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [8]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q [8])) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG11|Q [8]),
	.datab(!\cpu|DP|RegFile|REG07|Q [8]),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG03|Q [8]),
	.datae(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[8]~47 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[8]~47 .lut_mask = 64'h05F5303005F53F3F;
defparam \cpu|DP|SrcBMux|C[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N20
dffeas \cpu|DP|RegFile|REG10|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \cpu|DP|RegFile|REG14|Q[8]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG14|Q[8]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[8]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG14|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[8]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG14|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG14|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N44
dffeas \cpu|DP|RegFile|REG14|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG14|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N29
dffeas \cpu|DP|RegFile|REG06|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N38
dffeas \cpu|DP|RegFile|REG02|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[8]~46 (
// Equation(s):
// \cpu|DP|SrcBMux|C[8]~46_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [8] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [8] ) ) ) # ( 
// \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [8] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [8] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [8]),
	.datab(!\cpu|DP|RegFile|REG14|Q [8]),
	.datac(!\cpu|DP|RegFile|REG06|Q [8]),
	.datad(!\cpu|DP|RegFile|REG02|Q [8]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[8]~46 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[8]~46 .lut_mask = 64'h00FF55550F0F3333;
defparam \cpu|DP|SrcBMux|C[8]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[8]~48 (
// Equation(s):
// \cpu|DP|SrcBMux|C[8]~48_combout  = ( \cpu|DP|SrcBMux|C[8]~47_combout  & ( \cpu|DP|SrcBMux|C[8]~46_combout  & ( ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|SrcBMux|C[8]~44_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|SrcBMux|C[8]~45_combout 
// )))) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[8]~47_combout  & ( \cpu|DP|SrcBMux|C[8]~46_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|SrcBMux|C[8]~44_combout )) # (\cpu|DP|ra2mux|C[1]~3_combout ))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|SrcBMux|C[8]~45_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[8]~47_combout  & ( !\cpu|DP|SrcBMux|C[8]~46_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|SrcBMux|C[8]~44_combout ))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|SrcBMux|C[8]~45_combout )) # (\cpu|DP|ra2mux|C[1]~3_combout ))) ) ) ) # ( !\cpu|DP|SrcBMux|C[8]~47_combout  & ( 
// !\cpu|DP|SrcBMux|C[8]~46_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|SrcBMux|C[8]~44_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|SrcBMux|C[8]~45_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|SrcBMux|C[8]~44_combout ),
	.datad(!\cpu|DP|SrcBMux|C[8]~45_combout ),
	.datae(!\cpu|DP|SrcBMux|C[8]~47_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[8]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[8]~48 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[8]~48 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu|DP|SrcBMux|C[8]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N19
dffeas \cpu|DP|RegFile|REG10|Q[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \cpu|DP|RegFile|REG09|Q[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG09|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N49
dffeas \cpu|DP|RegFile|REG11|Q[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux23~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux23~2_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG08|Q [8] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( 
// \cpu|DP|RegFile|REG10|Q[8]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG09|Q[8]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( 
// \cpu|DP|RegFile|REG11|Q[8]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q[8]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG09|Q[8]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG11|Q[8]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG08|Q [8]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux23~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux23~1_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q [8] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG06|Q [8] ) ) 
// ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q [8] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q [8] ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [8]),
	.datab(!\cpu|DP|RegFile|REG05|Q [8]),
	.datac(!\cpu|DP|RegFile|REG06|Q [8]),
	.datad(!\cpu|DP|RegFile|REG04|Q [8]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~1 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N10
dffeas \cpu|DP|RegFile|REG00|Q[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N37
dffeas \cpu|DP|RegFile|REG02|Q[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N55
dffeas \cpu|DP|RegFile|REG01|Q[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux23~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux23~0_combout  = ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG00|Q[8]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( 
// \cpu|DP|RegFile|REG01|Q[8]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[0]~2_combout  & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG02|Q[8]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( 
// \cpu|DP|RegFile|REG03|Q [8] ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q[8]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG02|Q[8]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG01|Q[8]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG03|Q [8]),
	.datae(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux23~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux23~3_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|PCAdder2|Add0~5_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [8]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [8])) ) ) 
// ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|PCAdder2|Add0~5_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q [8]) ) ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|PCAdder2|Add0~5_sumout  & ( 
// (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [8]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [8])) ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|PCAdder2|Add0~5_sumout  & ( (\cpu|DP|RegFile|REG14|Q [8] & 
// \cpu|DP|ra1mux|C[0]~2_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [8]),
	.datab(!\cpu|DP|RegFile|REG12|Q [8]),
	.datac(!\cpu|DP|RegFile|REG13|Q [8]),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~3 .lut_mask = 64'h00550F33FF550F33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux23~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux23~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux23~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux23~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout ) # ((\cpu|DP|RegFile|MUX_RD1|Mux23~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux23~2_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux23~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux23~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & 
// ((!\cpu|DP|ra1mux|C[3]~1_combout ) # ((\cpu|DP|RegFile|MUX_RD1|Mux23~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux23~2_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux23~0_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux23~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux23~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux23~2_combout )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux23~0_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux23~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux23~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux23~2_combout ))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux23~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux23~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux23~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \cpu|DP|Alu|res[8]~12 (
// Equation(s):
// \cpu|DP|Alu|res[8]~12_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux23~4_combout  ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( 
// (\cpu|DP|RegFile|MUX_RD1|Mux23~4_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (\cpu|DP|SrcBMux|C[8]~48_combout )) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((\cpu|DP|SrcBMux|C[8]~198_combout ))))) ) ) ) # ( \cpu|DP|Alu|res[1]~1_combout 
//  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (\cpu|DP|SrcBMux|C[8]~48_combout )) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((\cpu|DP|SrcBMux|C[8]~198_combout )))) # (\cpu|DP|RegFile|MUX_RD1|Mux23~4_combout 
// ) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (\cpu|DP|SrcBMux|C[8]~48_combout )) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((\cpu|DP|SrcBMux|C[8]~198_combout ))) ) ) 
// )

	.dataa(!\cpu|DP|SrcBMux|C[8]~48_combout ),
	.datab(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[8]~198_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux23~4_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|Alu|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[8]~12 .extended_lut = "off";
defparam \cpu|DP|Alu|res[8]~12 .lut_mask = 64'h474747FF004700FF;
defparam \cpu|DP|Alu|res[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N51
cyclonev_lcell_comb \muxAdressRam|C[8]~8 (
// Equation(s):
// \muxAdressRam|C[8]~8_combout  = ( \cpu|DP|Alu|res[8]~12_combout  & ( \cpu|DP|Alu|_~33_sumout  & ( (!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[8]~12_combout  & ( \cpu|DP|Alu|_~33_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) ) # ( 
// \cpu|DP|Alu|res[8]~12_combout  & ( !\cpu|DP|Alu|_~33_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\btn[2]~input_o ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\btn[0]~input_o ),
	.datae(!\cpu|DP|Alu|res[8]~12_combout ),
	.dataf(!\cpu|DP|Alu|_~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[8]~8 .extended_lut = "off";
defparam \muxAdressRam|C[8]~8 .lut_mask = 64'h0000E0900E09EE99;
defparam \muxAdressRam|C[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~49 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~49_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~49 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~49 .lut_mask = 64'h0A0A0A0AFA0AFA0A;
defparam \cpu|DP|SrcBMux|C[9]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~50 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~50_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  & ( (!\cpu|DP|SrcBMux|C[9]~0_combout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ))) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~50 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~50 .lut_mask = 64'hFCFCFCFCFC00FC00;
defparam \cpu|DP|SrcBMux|C[9]~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N36
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a137~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a169~portadataout  & 
// !\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a169~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h2700275527AA27FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010100101000000000000000000000010000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  ) ) ) # ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N0
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~194 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~194_combout  = ( !\cpu|DP|SrcBMux|C[9]~49_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  & 
// (((\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ))) # 
// (\cpu|DP|SrcBMux|C[9]~50_combout ))) ) ) # ( \cpu|DP|SrcBMux|C[9]~49_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & 
// (((\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ))) # 
// (\cpu|DP|SrcBMux|C[9]~50_combout ))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[9]~49_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[9]~50_combout ),
	.datag(!\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~194 .extended_lut = "on";
defparam \cpu|DP|SrcBMux|C[9]~194 .lut_mask = 64'h001100110F1F0F1F;
defparam \cpu|DP|SrcBMux|C[9]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG11|Q[9]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG11|Q[9]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG11|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[9]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG11|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG11|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N31
dffeas \cpu|DP|RegFile|REG11|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N55
dffeas \cpu|DP|RegFile|REG07|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y27_N8
dffeas \cpu|DP|RegFile|REG03|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N18
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~45 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~45_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~41_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~6  ))
// \cpu|DP|PCAdder2|Add0~46  = CARRY(( \cpu|DP|PCAdder1|Add0~41_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCAdder1|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~45_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~45 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~150 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~150_combout  = ( \cpu|DP|PCAdder2|Add0~45_sumout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( (\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG07|Q [9]) ) ) ) # ( !\cpu|DP|PCAdder2|Add0~45_sumout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & 
// ( (\cpu|DP|RegFile|REG07|Q [9] & !\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( \cpu|DP|PCAdder2|Add0~45_sumout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [9]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|REG11|Q [9])) ) ) ) # ( !\cpu|DP|PCAdder2|Add0~45_sumout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [9]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q [9])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [9]),
	.datab(!\cpu|DP|RegFile|REG07|Q [9]),
	.datac(!\cpu|DP|RegFile|REG03|Q [9]),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(!\cpu|DP|PCAdder2|Add0~45_sumout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~150 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~150 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|DP|SrcBMux|C[9]~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N44
dffeas \cpu|DP|RegFile|REG00|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N24
cyclonev_lcell_comb \cpu|DP|RegFile|REG04|Q[9]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG04|Q[9]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG04|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[9]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG04|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG04|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N25
dffeas \cpu|DP|RegFile|REG04|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N58
dffeas \cpu|DP|RegFile|REG12|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG08|Q[9]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG08|Q[9]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG08|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[9]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG08|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG08|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N4
dffeas \cpu|DP|RegFile|REG08|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG08|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~147 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~147_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [9] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [9] ) ) ) # ( 
// \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [9] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [9] ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q [9]),
	.datab(!\cpu|DP|RegFile|REG04|Q [9]),
	.datac(!\cpu|DP|RegFile|REG12|Q [9]),
	.datad(!\cpu|DP|RegFile|REG08|Q [9]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~147 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~147 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|DP|SrcBMux|C[9]~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N35
dffeas \cpu|DP|RegFile|REG14|Q[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N57
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[9]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[9]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[9]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N59
dffeas \cpu|DP|RegFile|REG06|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N47
dffeas \cpu|DP|RegFile|REG02|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~149 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~149_combout  = ( \cpu|DP|RegFile|REG02|Q [9] & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG06|Q [9]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG14|Q[9]~DUPLICATE_q )) ) ) 
// ) # ( !\cpu|DP|RegFile|REG02|Q [9] & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG06|Q [9]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG14|Q[9]~DUPLICATE_q )) ) ) ) # ( \cpu|DP|RegFile|REG02|Q 
// [9] & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG10|Q [9]) ) ) ) # ( !\cpu|DP|RegFile|REG02|Q [9] & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (\cpu|DP|ra2mux|C[3]~1_combout  & \cpu|DP|RegFile|REG10|Q [9]) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG14|Q[9]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG06|Q [9]),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG10|Q [9]),
	.datae(!\cpu|DP|RegFile|REG02|Q [9]),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~149 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~149 .lut_mask = 64'h000FF0FF35353535;
defparam \cpu|DP|SrcBMux|C[9]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N6
cyclonev_lcell_comb \cpu|DP|RegFile|REG13|Q[9]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG13|Q[9]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG13|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[9]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG13|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG13|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N7
dffeas \cpu|DP|RegFile|REG13|Q[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N21
cyclonev_lcell_comb \cpu|DP|RegFile|REG05|Q[9]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG05|Q[9]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG05|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[9]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG05|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG05|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N22
dffeas \cpu|DP|RegFile|REG05|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG05|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N54
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[9]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[9]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[9]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N55
dffeas \cpu|DP|RegFile|REG01|Q[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N24
cyclonev_lcell_comb \cpu|DP|RegFile|REG09|Q[9]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG09|Q[9]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG09|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[9]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG09|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG09|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N25
dffeas \cpu|DP|RegFile|REG09|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG09|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N51
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~148 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~148_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q[9]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q 
// [9] ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q [9] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q[9]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q[9]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG05|Q [9]),
	.datac(!\cpu|DP|RegFile|REG01|Q[9]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG09|Q [9]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~148 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~148 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|DP|SrcBMux|C[9]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~151 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~151_combout  = ( \cpu|DP|SrcBMux|C[9]~149_combout  & ( \cpu|DP|SrcBMux|C[9]~148_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|SrcBMux|C[9]~147_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout ) # ((\cpu|DP|SrcBMux|C[9]~150_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[9]~149_combout  & ( \cpu|DP|SrcBMux|C[9]~148_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|SrcBMux|C[9]~147_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|SrcBMux|C[9]~150_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[9]~149_combout  & ( 
// !\cpu|DP|SrcBMux|C[9]~148_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|SrcBMux|C[9]~147_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout ) # 
// ((\cpu|DP|SrcBMux|C[9]~150_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[9]~149_combout  & ( !\cpu|DP|SrcBMux|C[9]~148_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|SrcBMux|C[9]~147_combout )))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|SrcBMux|C[9]~150_combout ))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|SrcBMux|C[9]~150_combout ),
	.datad(!\cpu|DP|SrcBMux|C[9]~147_combout ),
	.datae(!\cpu|DP|SrcBMux|C[9]~149_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[9]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~151 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~151 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpu|DP|SrcBMux|C[9]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~193 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~193_combout  = ( \cpu|DP|SrcBMux|C[9]~194_combout  & ( \cpu|DP|SrcBMux|C[9]~151_combout  ) ) # ( !\cpu|DP|SrcBMux|C[9]~194_combout  & ( \cpu|DP|SrcBMux|C[9]~151_combout  & ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[9]~194_combout  & ( !\cpu|DP|SrcBMux|C[9]~151_combout  & ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[9]~194_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[9]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~193 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~193 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cpu|DP|SrcBMux|C[9]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[7]~162 (
// Equation(s):
// \cpu|DP|SrcBMux|C[7]~162_combout  = ( \cpu|DP|SrcBMux|C[7]~51_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux24~4_combout  ) ) # ( !\cpu|DP|SrcBMux|C[7]~51_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux24~4_combout  & ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) 
// ) # ( \cpu|DP|SrcBMux|C[7]~51_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout  & ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[7]~51_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[7]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[7]~162 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[7]~162 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu|DP|SrcBMux|C[7]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N21
cyclonev_lcell_comb \cpu|DP|Alu|_~37 (
// Equation(s):
// \cpu|DP|Alu|_~37_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux24~4_combout  $ (\cpu|DP|SrcBMux|C[7]~162_combout )) ) + ( \cpu|DP|Alu|_~79  ) + ( \cpu|DP|Alu|_~78  ))
// \cpu|DP|Alu|_~38  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux24~4_combout  $ (\cpu|DP|SrcBMux|C[7]~162_combout )) ) + ( \cpu|DP|Alu|_~79  ) + ( \cpu|DP|Alu|_~78  ))
// \cpu|DP|Alu|_~39  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux24~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[7]~162_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux24~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[7]~162_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~78 ),
	.sharein(\cpu|DP|Alu|_~79 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~37_sumout ),
	.cout(\cpu|DP|Alu|_~38 ),
	.shareout(\cpu|DP|Alu|_~39 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~37 .extended_lut = "off";
defparam \cpu|DP|Alu|_~37 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \cpu|DP|Alu|_~33 (
// Equation(s):
// \cpu|DP|Alu|_~33_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[8]~161_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux23~4_combout )) ) + ( \cpu|DP|Alu|_~39  ) + ( \cpu|DP|Alu|_~38  ))
// \cpu|DP|Alu|_~34  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[8]~161_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux23~4_combout )) ) + ( \cpu|DP|Alu|_~39  ) + ( \cpu|DP|Alu|_~38  ))
// \cpu|DP|Alu|_~35  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux23~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[8]~161_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[8]~161_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux23~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~38 ),
	.sharein(\cpu|DP|Alu|_~39 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~33_sumout ),
	.cout(\cpu|DP|Alu|_~34 ),
	.shareout(\cpu|DP|Alu|_~35 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~33 .extended_lut = "off";
defparam \cpu|DP|Alu|_~33 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N27
cyclonev_lcell_comb \cpu|DP|Alu|_~125 (
// Equation(s):
// \cpu|DP|Alu|_~125_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  $ (\cpu|DP|SrcBMux|C[9]~193_combout )) ) + ( \cpu|DP|Alu|_~35  ) + ( \cpu|DP|Alu|_~34  ))
// \cpu|DP|Alu|_~126  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  $ (\cpu|DP|SrcBMux|C[9]~193_combout )) ) + ( \cpu|DP|Alu|_~35  ) + ( \cpu|DP|Alu|_~34  ))
// \cpu|DP|Alu|_~127  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[9]~193_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[9]~193_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~34 ),
	.sharein(\cpu|DP|Alu|_~35 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~125_sumout ),
	.cout(\cpu|DP|Alu|_~126 ),
	.shareout(\cpu|DP|Alu|_~127 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~125 .extended_lut = "off";
defparam \cpu|DP|Alu|_~125 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \muxAdressRam|C[9]~9 (
// Equation(s):
// \muxAdressRam|C[9]~9_combout  = ( \cpu|DP|Alu|res[9]~35_combout  & ( \cpu|DP|Alu|_~125_sumout  & ( (!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[9]~35_combout  & ( \cpu|DP|Alu|_~125_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) ) # ( 
// \cpu|DP|Alu|res[9]~35_combout  & ( !\cpu|DP|Alu|_~125_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\btn[2]~input_o ),
	.datac(!\btn[0]~input_o ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|res[9]~35_combout ),
	.dataf(!\cpu|DP|Alu|_~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[9]~9 .extended_lut = "off";
defparam \muxAdressRam|C[9]~9 .lut_mask = 64'h0000E90000E9E9E9;
defparam \muxAdressRam|C[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N47
dffeas \cpu|DP|RegFile|REG14|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N46
dffeas \cpu|DP|RegFile|REG12|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N14
dffeas \cpu|DP|RegFile|REG13|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N21
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~17 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~17_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~45_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~46  ))
// \cpu|DP|PCAdder2|Add0~18  = CARRY(( \cpu|DP|PCAdder1|Add0~45_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|PCAdder1|Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~17_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~17 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|DP|PCAdder2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux21~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux21~3_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|PCAdder2|Add0~17_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [10]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [10])) ) 
// ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|PCAdder2|Add0~17_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q [10]) ) ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|PCAdder2|Add0~17_sumout  & ( 
// (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [10]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [10])) ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|PCAdder2|Add0~17_sumout  & ( (\cpu|DP|RegFile|REG14|Q [10] & 
// \cpu|DP|ra1mux|C[0]~2_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [10]),
	.datab(!\cpu|DP|RegFile|REG12|Q [10]),
	.datac(!\cpu|DP|RegFile|REG13|Q [10]),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~3 .lut_mask = 64'h00550F33FF550F33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N54
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[10]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[10]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[10]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N55
dffeas \cpu|DP|RegFile|REG06|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N44
dffeas \cpu|DP|RegFile|REG07|Q[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N53
dffeas \cpu|DP|RegFile|REG05|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N55
dffeas \cpu|DP|RegFile|REG04|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux21~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux21~1_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q [10] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG06|Q [10] ) 
// ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q [10] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q[10]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [10]),
	.datab(!\cpu|DP|RegFile|REG07|Q[10]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG05|Q [10]),
	.datad(!\cpu|DP|RegFile|REG04|Q [10]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~1 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N2
dffeas \cpu|DP|RegFile|REG01|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N2
dffeas \cpu|DP|RegFile|REG02|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N51
cyclonev_lcell_comb \cpu|DP|RegFile|REG03|Q[10]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG03|Q[10]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG03|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[10]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG03|Q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG03|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N53
dffeas \cpu|DP|RegFile|REG03|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG03|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N49
dffeas \cpu|DP|RegFile|REG00|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N3
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux21~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux21~0_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q [10] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG02|Q [10] ) 
// ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q [10] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q [10] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [10]),
	.datab(!\cpu|DP|RegFile|REG02|Q [10]),
	.datac(!\cpu|DP|RegFile|REG03|Q [10]),
	.datad(!\cpu|DP|RegFile|REG00|Q [10]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N56
dffeas \cpu|DP|RegFile|REG09|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N56
dffeas \cpu|DP|RegFile|REG11|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N50
dffeas \cpu|DP|RegFile|REG10|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N8
dffeas \cpu|DP|RegFile|REG08|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux21~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux21~2_combout  = ( \cpu|DP|RegFile|REG08|Q [10] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG10|Q [10]) ) ) ) # ( !\cpu|DP|RegFile|REG08|Q [10] & ( \cpu|DP|ra1mux|C[0]~2_combout  & 
// ( (\cpu|DP|RegFile|REG10|Q [10] & !\cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG08|Q [10] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [10]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG09|Q [10])) ) ) ) # ( !\cpu|DP|RegFile|REG08|Q [10] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [10]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG09|Q [10])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [10]),
	.datab(!\cpu|DP|RegFile|REG11|Q [10]),
	.datac(!\cpu|DP|RegFile|REG10|Q [10]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG08|Q [10]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~2 .lut_mask = 64'h335533550F000FFF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux21~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux21~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux21~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux21~2_combout  & ( ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux21~3_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux21~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux21~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux21~2_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux21~3_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux21~1_combout ))))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux21~0_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux21~2_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux21~3_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux21~1_combout ))))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux21~0_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux21~2_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux21~3_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux21~1_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux21~3_combout ),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux21~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux21~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~4 .lut_mask = 64'h202A252F707A757F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N39
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~68 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~68_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~68 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~68 .lut_mask = 64'hF000F00000000000;
defparam \cpu|DP|SrcBMux|C[11]~68 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101000000000000000000000010000";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a104~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h0145236789CDABEF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N27
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \Rom|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a168~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \Rom|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\Rom|altsyncram_component|auto_generated|ram_block1a136~portadataout ) ) ) ) # ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a168~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ( (\Rom|altsyncram_component|auto_generated|ram_block1a136~portadataout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h3300550F33FF550F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N15
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[10]~75 (
// Equation(s):
// \cpu|DP|SrcBMux|C[10]~75_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  & 
// ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[10]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[10]~75 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[10]~75 .lut_mask = 64'h005500000055FFFF;
defparam \cpu|DP|SrcBMux|C[10]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N51
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[10]~72 (
// Equation(s):
// \cpu|DP|SrcBMux|C[10]~72_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [10] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [10] ) ) ) # 
// ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [10] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [10] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [10]),
	.datab(!\cpu|DP|RegFile|REG14|Q [10]),
	.datac(!\cpu|DP|RegFile|REG02|Q [10]),
	.datad(!\cpu|DP|RegFile|REG06|Q [10]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[10]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[10]~72 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[10]~72 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|DP|SrcBMux|C[10]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N43
dffeas \cpu|DP|RegFile|REG07|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N55
dffeas \cpu|DP|RegFile|REG11|Q[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[10]~73 (
// Equation(s):
// \cpu|DP|SrcBMux|C[10]~73_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCAdder2|Add0~17_sumout  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG07|Q [10] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG11|Q[10]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG03|Q [10] ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [10]),
	.datab(!\cpu|DP|RegFile|REG03|Q [10]),
	.datac(!\cpu|DP|RegFile|REG11|Q[10]~DUPLICATE_q ),
	.datad(!\cpu|DP|PCAdder2|Add0~17_sumout ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[10]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[10]~73 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[10]~73 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|SrcBMux|C[10]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N1
dffeas \cpu|DP|RegFile|REG01|Q[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[10]~71 (
// Equation(s):
// \cpu|DP|SrcBMux|C[10]~71_combout  = ( \cpu|DP|RegFile|REG09|Q [10] & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG05|Q [10]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG13|Q [10])) ) ) ) # ( 
// !\cpu|DP|RegFile|REG09|Q [10] & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG05|Q [10]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG13|Q [10])) ) ) ) # ( \cpu|DP|RegFile|REG09|Q [10] & ( 
// !\cpu|DP|ra2mux|C[2]~0_combout  & ( (\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG01|Q[10]~DUPLICATE_q ) ) ) ) # ( !\cpu|DP|RegFile|REG09|Q [10] & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG01|Q[10]~DUPLICATE_q  & 
// !\cpu|DP|ra2mux|C[3]~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [10]),
	.datab(!\cpu|DP|RegFile|REG01|Q[10]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG05|Q [10]),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|REG09|Q [10]),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[10]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[10]~71 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[10]~71 .lut_mask = 64'h330033FF0F550F55;
defparam \cpu|DP|SrcBMux|C[10]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N50
dffeas \cpu|DP|RegFile|REG00|Q[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N56
dffeas \cpu|DP|RegFile|REG04|Q[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N51
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[10]~70 (
// Equation(s):
// \cpu|DP|SrcBMux|C[10]~70_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [10] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG04|Q[10]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [10] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG00|Q[10]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q[10]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG12|Q [10]),
	.datac(!\cpu|DP|RegFile|REG08|Q [10]),
	.datad(!\cpu|DP|RegFile|REG04|Q[10]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[10]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[10]~70 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[10]~70 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|DP|SrcBMux|C[10]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[10]~74 (
// Equation(s):
// \cpu|DP|SrcBMux|C[10]~74_combout  = ( \cpu|DP|SrcBMux|C[10]~71_combout  & ( \cpu|DP|SrcBMux|C[10]~70_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout ) # ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|SrcBMux|C[10]~72_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout 
//  & ((\cpu|DP|SrcBMux|C[10]~73_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[10]~71_combout  & ( \cpu|DP|SrcBMux|C[10]~70_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout ) # ((\cpu|DP|SrcBMux|C[10]~72_combout )))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|SrcBMux|C[10]~73_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[10]~71_combout  & ( !\cpu|DP|SrcBMux|C[10]~70_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|SrcBMux|C[10]~72_combout ))) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout ) # ((\cpu|DP|SrcBMux|C[10]~73_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[10]~71_combout  & ( 
// !\cpu|DP|SrcBMux|C[10]~70_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|SrcBMux|C[10]~72_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|SrcBMux|C[10]~73_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|SrcBMux|C[10]~72_combout ),
	.datad(!\cpu|DP|SrcBMux|C[10]~73_combout ),
	.datae(!\cpu|DP|SrcBMux|C[10]~71_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[10]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[10]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[10]~74 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[10]~74 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu|DP|SrcBMux|C[10]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[10]~167 (
// Equation(s):
// \cpu|DP|SrcBMux|C[10]~167_combout  = ( \cpu|DP|SrcBMux|C[10]~75_combout  & ( \cpu|DP|SrcBMux|C[10]~74_combout  ) ) # ( !\cpu|DP|SrcBMux|C[10]~75_combout  & ( \cpu|DP|SrcBMux|C[10]~74_combout  & ( \cpu|DP|SrcBMux|C[11]~68_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[10]~75_combout  & ( !\cpu|DP|SrcBMux|C[10]~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[11]~68_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[10]~75_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[10]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[10]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[10]~167 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[10]~167 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \cpu|DP|SrcBMux|C[10]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \cpu|DP|Alu|_~53 (
// Equation(s):
// \cpu|DP|Alu|_~53_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux21~4_combout  $ (\cpu|DP|SrcBMux|C[10]~167_combout )) ) + ( \cpu|DP|Alu|_~127  ) + ( \cpu|DP|Alu|_~126  ))
// \cpu|DP|Alu|_~54  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux21~4_combout  $ (\cpu|DP|SrcBMux|C[10]~167_combout )) ) + ( \cpu|DP|Alu|_~127  ) + ( \cpu|DP|Alu|_~126  ))
// \cpu|DP|Alu|_~55  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux21~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[10]~167_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux21~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[10]~167_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~126 ),
	.sharein(\cpu|DP|Alu|_~127 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~53_sumout ),
	.cout(\cpu|DP|Alu|_~54 ),
	.shareout(\cpu|DP|Alu|_~55 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~53 .extended_lut = "off";
defparam \cpu|DP|Alu|_~53 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N54
cyclonev_lcell_comb \muxAdressRam|C[10]~10 (
// Equation(s):
// \muxAdressRam|C[10]~10_combout  = ( \btn[1]~input_o  & ( \cpu|DP|Alu|_~53_sumout  & ( (!\cpu|DP|Alu|res[10]~18_combout  & (!\btn[0]~input_o  $ ((\btn[2]~input_o )))) # (\cpu|DP|Alu|res[10]~18_combout  & (\cpu|DP|Alu|res[29]~0_combout  & (!\btn[0]~input_o  
// $ (\btn[2]~input_o )))) ) ) ) # ( !\btn[1]~input_o  & ( \cpu|DP|Alu|_~53_sumout  & ( (!\btn[0]~input_o  & (((!\cpu|DP|Alu|res[10]~18_combout ) # (\cpu|DP|Alu|res[29]~0_combout )))) # (\btn[0]~input_o  & (!\btn[2]~input_o  & 
// ((!\cpu|DP|Alu|res[10]~18_combout ) # (\cpu|DP|Alu|res[29]~0_combout )))) ) ) ) # ( \btn[1]~input_o  & ( !\cpu|DP|Alu|_~53_sumout  & ( (!\cpu|DP|Alu|res[10]~18_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (!\btn[0]~input_o  $ (\btn[2]~input_o )))) ) ) ) 
// # ( !\btn[1]~input_o  & ( !\cpu|DP|Alu|_~53_sumout  & ( (!\cpu|DP|Alu|res[10]~18_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[0]~input_o ) # (!\btn[2]~input_o )))) ) ) )

	.dataa(!\btn[0]~input_o ),
	.datab(!\btn[2]~input_o ),
	.datac(!\cpu|DP|Alu|res[10]~18_combout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\btn[1]~input_o ),
	.dataf(!\cpu|DP|Alu|_~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[10]~10 .extended_lut = "off";
defparam \muxAdressRam|C[10]~10 .lut_mask = 64'hE0009000E0EE9099;
defparam \muxAdressRam|C[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101000000000000000000000010000";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\Rom|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\Rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\Rom|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & 
// \Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & \Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N30
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a171~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a171~portadataout ))))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a171~portadataout ))))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a203~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a171~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h220A225F770A775F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N15
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  & 
// !\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~69 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~69_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  & 
// ( \Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # 
// ( \Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~69 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~69 .lut_mask = 64'h00000F0F00F00FFF;
defparam \cpu|DP|SrcBMux|C[11]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N59
dffeas \cpu|DP|RegFile|REG04|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N14
dffeas \cpu|DP|RegFile|REG00|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N24
cyclonev_lcell_comb \cpu|DP|RegFile|REG08|Q[11]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG08|Q[11]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG08|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[11]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG08|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG08|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N25
dffeas \cpu|DP|RegFile|REG08|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG08|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~63 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~63_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [11] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [11] ) ) ) # 
// ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [11] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [11] ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [11]),
	.datab(!\cpu|DP|RegFile|REG04|Q [11]),
	.datac(!\cpu|DP|RegFile|REG00|Q [11]),
	.datad(!\cpu|DP|RegFile|REG08|Q [11]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~63 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~63 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|DP|SrcBMux|C[11]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N37
dffeas \cpu|DP|RegFile|REG03|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y27_N14
dffeas \cpu|DP|RegFile|REG07|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N7
dffeas \cpu|DP|RegFile|REG11|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N24
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~13 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~13_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~49_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~18  ))
// \cpu|DP|PCAdder2|Add0~14  = CARRY(( \cpu|DP|PCAdder1|Add0~49_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCAdder1|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~13_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~13 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~66 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~66_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCAdder2|Add0~13_sumout  & ( (\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG07|Q [11]) ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCAdder2|Add0~13_sumout  
// & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG03|Q [11])) # (\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG11|Q [11]))) ) ) ) # ( \cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|PCAdder2|Add0~13_sumout  & ( (\cpu|DP|RegFile|REG07|Q [11] & 
// !\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|PCAdder2|Add0~13_sumout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG03|Q [11])) # (\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG11|Q [11]))) ) 
// ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q [11]),
	.datab(!\cpu|DP|RegFile|REG07|Q [11]),
	.datac(!\cpu|DP|RegFile|REG11|Q [11]),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~66 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~66 .lut_mask = 64'h550F3300550F33FF;
defparam \cpu|DP|SrcBMux|C[11]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG13|Q[11]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG13|Q[11]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG13|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[11]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG13|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG13|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N4
dffeas \cpu|DP|RegFile|REG13|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N43
dffeas \cpu|DP|RegFile|REG01|Q[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N41
dffeas \cpu|DP|RegFile|REG09|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N6
cyclonev_lcell_comb \cpu|DP|RegFile|REG05|Q[11]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG05|Q[11]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG05|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[11]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG05|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG05|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N8
dffeas \cpu|DP|RegFile|REG05|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG05|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~64 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~64_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q [11] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q [11] ) ) ) # 
// ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q [11] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q[11]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [11]),
	.datab(!\cpu|DP|RegFile|REG01|Q[11]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG09|Q [11]),
	.datad(!\cpu|DP|RegFile|REG05|Q [11]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~64 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~64 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|DP|SrcBMux|C[11]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N26
dffeas \cpu|DP|RegFile|REG14|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N43
dffeas \cpu|DP|RegFile|REG02|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N56
dffeas \cpu|DP|RegFile|REG10|Q[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N14
dffeas \cpu|DP|RegFile|REG06|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~65 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~65_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [11] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [11] ) ) ) # 
// ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q[11]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [11] ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [11]),
	.datab(!\cpu|DP|RegFile|REG02|Q [11]),
	.datac(!\cpu|DP|RegFile|REG10|Q[11]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG06|Q [11]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~65 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~65 .lut_mask = 64'h33330F0F00FF5555;
defparam \cpu|DP|SrcBMux|C[11]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~67 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~67_combout  = ( \cpu|DP|SrcBMux|C[11]~64_combout  & ( \cpu|DP|SrcBMux|C[11]~65_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|SrcBMux|C[11]~63_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout ) # ((\cpu|DP|SrcBMux|C[11]~66_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[11]~64_combout  & ( \cpu|DP|SrcBMux|C[11]~65_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|SrcBMux|C[11]~63_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout ) # ((\cpu|DP|SrcBMux|C[11]~66_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[11]~64_combout  & ( 
// !\cpu|DP|SrcBMux|C[11]~65_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|SrcBMux|C[11]~63_combout )) # (\cpu|DP|ra2mux|C[0]~2_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|SrcBMux|C[11]~66_combout 
// )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[11]~64_combout  & ( !\cpu|DP|SrcBMux|C[11]~65_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|SrcBMux|C[11]~63_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|SrcBMux|C[11]~66_combout )))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|SrcBMux|C[11]~63_combout ),
	.datad(!\cpu|DP|SrcBMux|C[11]~66_combout ),
	.datae(!\cpu|DP|SrcBMux|C[11]~64_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[11]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~67 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~67 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpu|DP|SrcBMux|C[11]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N24
cyclonev_lcell_comb \cpu|DP|Alu|res[11]~16 (
// Equation(s):
// \cpu|DP|Alu|res[11]~16_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|SrcBMux|C[11]~67_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout  & (((!\cpu|DP|SrcBMux|C[11]~68_combout  & !\cpu|DP|SrcBMux|C[11]~69_combout )) # 
// (\cpu|DP|Alu|Equal1~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|SrcBMux|C[11]~67_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout  & (!\cpu|DP|SrcBMux|C[11]~68_combout  & ((!\cpu|DP|SrcBMux|C[11]~69_combout )))) # 
// (\cpu|DP|Alu|Equal1~0_combout  & ((!\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout ) # ((!\cpu|DP|SrcBMux|C[11]~68_combout  & !\cpu|DP|SrcBMux|C[11]~69_combout )))) ) ) ) # ( \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|SrcBMux|C[11]~67_combout  & ( 
// (!\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout  & ((!\cpu|DP|SrcBMux|C[11]~69_combout ) # (\cpu|DP|Alu|Equal1~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|SrcBMux|C[11]~67_combout  & ( (!\cpu|DP|SrcBMux|C[11]~69_combout ) # 
// ((\cpu|DP|Alu|Equal1~0_combout  & !\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout )) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|SrcBMux|C[11]~68_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[11]~69_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[11]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[11]~16 .extended_lut = "off";
defparam \cpu|DP|Alu|res[11]~16 .lut_mask = 64'hFF50F050DC50D050;
defparam \cpu|DP|Alu|res[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y17_N57
cyclonev_lcell_comb \muxAdressRam|C[11]~11 (
// Equation(s):
// \muxAdressRam|C[11]~11_combout  = ( \cpu|DP|Alu|res[11]~16_combout  & ( \cpu|DP|Alu|_~49_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ 
// (\btn[0]~input_o ))))) ) ) ) # ( !\cpu|DP|Alu|res[11]~16_combout  & ( \cpu|DP|Alu|_~49_sumout  & ( (!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[11]~16_combout  & ( !\cpu|DP|Alu|_~49_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))))) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\btn[2]~input_o ),
	.datad(!\btn[0]~input_o ),
	.datae(!\cpu|DP|Alu|res[11]~16_combout ),
	.dataf(!\cpu|DP|Alu|_~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[11]~11 .extended_lut = "off";
defparam \muxAdressRam|C[11]~11 .lut_mask = 64'hC8840000FAA53221;
defparam \muxAdressRam|C[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N24
cyclonev_lcell_comb \muxAdressRam|C[12]~12 (
// Equation(s):
// \muxAdressRam|C[12]~12_combout  = ( \btn[2]~input_o  & ( \cpu|DP|Alu|_~109_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[12]~31_combout  & (!\btn[0]~input_o  $ (\btn[1]~input_o )))) # (\cpu|DP|Alu|res[29]~0_combout  & (!\btn[0]~input_o  
// $ ((\btn[1]~input_o )))) ) ) ) # ( !\btn[2]~input_o  & ( \cpu|DP|Alu|_~109_sumout  & ( (!\btn[0]~input_o  & (((!\cpu|DP|Alu|res[12]~31_combout )) # (\cpu|DP|Alu|res[29]~0_combout ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  & 
// ((!\cpu|DP|Alu|res[12]~31_combout ) # (\cpu|DP|Alu|res[29]~0_combout )))) ) ) ) # ( \btn[2]~input_o  & ( !\cpu|DP|Alu|_~109_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[12]~31_combout  & (!\btn[0]~input_o  $ (\btn[1]~input_o )))) ) ) ) 
// # ( !\btn[2]~input_o  & ( !\cpu|DP|Alu|_~109_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[12]~31_combout  & ((!\btn[0]~input_o ) # (!\btn[1]~input_o )))) ) ) )

	.dataa(!\btn[0]~input_o ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\btn[1]~input_o ),
	.datad(!\cpu|DP|Alu|res[12]~31_combout ),
	.datae(!\btn[2]~input_o ),
	.dataf(!\cpu|DP|Alu|_~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[12]~12 .extended_lut = "off";
defparam \muxAdressRam|C[12]~12 .lut_mask = 64'hC8008400FA32A521;
defparam \muxAdressRam|C[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[0]~0_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N54
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3] (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3] = ( !\muxAdressRam|C[13]~13_combout  & ( \muxAdressRam|C[14]~14_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[15]~28_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & 
// ((!\cpu|DP|Alu|_~97_sumout )))) # (\wm|WideOr0~0_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[15]~28_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~97_sumout ),
	.datad(!\wm|WideOr0~0_combout ),
	.datae(!\muxAdressRam|C[13]~13_combout ),
	.dataf(!\muxAdressRam|C[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3] .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3] .lut_mask = 64'h0000000074FF0000;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[0]~0_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101100100111000010000010010110";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N0
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \Rom|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \Rom|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\Rom|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a148~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N15
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout  = ( \cpu|CU|CLogic|Mux0~4_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|CU|CLogic|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0 .lut_mask = 64'h0000000000F000F0;
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N51
cyclonev_lcell_comb \cpu|DP|Alu|res[9]~44 (
// Equation(s):
// \cpu|DP|Alu|res[9]~44_combout  = ( \cpu|DP|Alu|res[9]~35_combout  & ( \cpu|DP|Alu|_~125_sumout  ) ) # ( !\cpu|DP|Alu|res[9]~35_combout  & ( \cpu|DP|Alu|_~125_sumout  & ( \cpu|DP|Alu|res[29]~0_combout  ) ) ) # ( \cpu|DP|Alu|res[9]~35_combout  & ( 
// !\cpu|DP|Alu|_~125_sumout  & ( !\cpu|DP|Alu|res[29]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|res[9]~35_combout ),
	.dataf(!\cpu|DP|Alu|_~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[9]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[9]~44 .extended_lut = "off";
defparam \cpu|DP|Alu|res[9]~44 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cpu|DP|Alu|res[9]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N45
cyclonev_lcell_comb \cpu|DP|Alu|res[3]~3 (
// Equation(s):
// \cpu|DP|Alu|res[3]~3_combout  = ( \cpu|DP|Alu|res[29]~0_combout  & ( \cpu|DP|Alu|_~1_sumout  ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( \cpu|DP|Alu|_~1_sumout  & ( \cpu|DP|Alu|res[3]~2_combout  ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( 
// !\cpu|DP|Alu|_~1_sumout  & ( \cpu|DP|Alu|res[3]~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|res[3]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(!\cpu|DP|Alu|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[3]~3 .extended_lut = "off";
defparam \cpu|DP|Alu|res[3]~3 .lut_mask = 64'h333300003333FFFF;
defparam \cpu|DP|Alu|res[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N12
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1_combout  = ( \cpu|DP|Alu|_~101_sumout  & ( (\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout  & (((!\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|res[14]~29_combout 
// )) # (\wm|WideOr0~0_combout ))) ) ) # ( !\cpu|DP|Alu|_~101_sumout  & ( (\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout  & (((\cpu|DP|Alu|res[14]~29_combout ) # (\wm|WideOr0~0_combout )) # (\cpu|DP|Alu|res[29]~0_combout ))) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.datac(!\wm|WideOr0~0_combout ),
	.datad(!\cpu|DP|Alu|res[14]~29_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1 .lut_mask = 64'h1333133303230323;
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N57
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2_combout  = ( !\muxAdressRam|C[13]~13_combout  & ( \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & 
// (\cpu|DP|Alu|res[15]~28_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & ((!\cpu|DP|Alu|_~97_sumout )))) # (\wm|WideOr0~0_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[15]~28_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\wm|WideOr0~0_combout ),
	.datad(!\cpu|DP|Alu|_~97_sumout ),
	.datae(!\muxAdressRam|C[13]~13_combout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2 .lut_mask = 64'h000000007F4F0000;
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG04|Q[27]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG04|Q[27]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[27]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG04|Q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[27]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG04|Q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG04|Q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N31
dffeas \cpu|DP|RegFile|REG04|Q[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[27]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \cpu|DP|RegFile|REG05|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \cpu|DP|RegFile|REG07|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[27]~100 (
// Equation(s):
// \cpu|DP|SrcBMux|C[27]~100_combout  = ( \cpu|DP|RegFile|REG07|Q [27] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG06|Q [27]) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [27] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG06|Q [27] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [27] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG04|Q[27]~DUPLICATE_q )) # (\cpu|DP|ra2mux|C[0]~2_combout 
//  & ((\cpu|DP|RegFile|REG05|Q [27]))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [27] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG04|Q[27]~DUPLICATE_q )) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG05|Q [27]))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q[27]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG06|Q [27]),
	.datac(!\cpu|DP|RegFile|REG05|Q [27]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG07|Q [27]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[27]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[27]~100 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[27]~100 .lut_mask = 64'h550F550F330033FF;
defparam \cpu|DP|SrcBMux|C[27]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[27]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[27]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[27]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[27]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N25
dffeas \cpu|DP|RegFile|REG01|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N52
dffeas \cpu|DP|RegFile|REG02|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N9
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[27]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[27]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[27]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[27]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N10
dffeas \cpu|DP|RegFile|REG00|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \cpu|DP|RegFile|REG03|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[27]~101 (
// Equation(s):
// \cpu|DP|SrcBMux|C[27]~101_combout  = ( \cpu|DP|RegFile|REG03|Q [27] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG01|Q [27]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [27] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG01|Q [27] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [27] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG00|Q [27]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG02|Q [27])) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [27] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG00|Q [27]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG02|Q [27])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [27]),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG02|Q [27]),
	.datad(!\cpu|DP|RegFile|REG00|Q [27]),
	.datae(!\cpu|DP|RegFile|REG03|Q [27]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[27]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[27]~101 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[27]~101 .lut_mask = 64'h03CF03CF44447777;
defparam \cpu|DP|SrcBMux|C[27]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N35
dffeas \cpu|DP|RegFile|REG08|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \cpu|DP|RegFile|REG11|Q[27]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG11|Q[27]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[27]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG11|Q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[27]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG11|Q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG11|Q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N44
dffeas \cpu|DP|RegFile|REG11|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N34
dffeas \cpu|DP|RegFile|REG09|Q[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[27]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N1
dffeas \cpu|DP|RegFile|REG10|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[27]~98 (
// Equation(s):
// \cpu|DP|SrcBMux|C[27]~98_combout  = ( \cpu|DP|RegFile|REG10|Q [27] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG09|Q[27]~DUPLICATE_q ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [27])) 
// ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [27] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG09|Q[27]~DUPLICATE_q ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [27])) ) ) ) # ( 
// \cpu|DP|RegFile|REG10|Q [27] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [27]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [27] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG08|Q [27] & 
// !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [27]),
	.datab(!\cpu|DP|RegFile|REG11|Q [27]),
	.datac(!\cpu|DP|RegFile|REG09|Q[27]~DUPLICATE_q ),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG10|Q [27]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[27]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[27]~98 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[27]~98 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|DP|SrcBMux|C[27]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG12|Q[27]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG12|Q[27]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[27]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG12|Q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[27]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG12|Q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG12|Q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N4
dffeas \cpu|DP|RegFile|REG12|Q[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG12|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[27]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N51
cyclonev_lcell_comb \cpu|DP|RegFile|REG13|Q[27]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG13|Q[27]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[27]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG13|Q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[27]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG13|Q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG13|Q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N52
dffeas \cpu|DP|RegFile|REG13|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N49
dffeas \cpu|DP|RegFile|REG14|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[27]~99 (
// Equation(s):
// \cpu|DP|SrcBMux|C[27]~99_combout  = ( \cpu|DP|RegFile|REG14|Q [27] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q[27]~DUPLICATE_q )) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q 
// [27])))) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [27] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q[27]~DUPLICATE_q  & ((!\cpu|DP|ra2mux|C[1]~3_combout )))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q [27])))) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [27] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout )) 
// # (\cpu|DP|RegFile|REG12|Q[27]~DUPLICATE_q ))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|RegFile|REG13|Q [27] & !\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [27] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q[27]~DUPLICATE_q )) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [27]))))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q[27]~DUPLICATE_q ),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG13|Q [27]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG14|Q [27]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[27]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[27]~99 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[27]~99 .lut_mask = 64'h470047CC473347FF;
defparam \cpu|DP|SrcBMux|C[27]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[27]~102 (
// Equation(s):
// \cpu|DP|SrcBMux|C[27]~102_combout  = ( \cpu|DP|SrcBMux|C[27]~98_combout  & ( \cpu|DP|SrcBMux|C[27]~99_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[27]~101_combout ))) # (\cpu|DP|ra2mux|C[2]~0_combout  & 
// (\cpu|DP|SrcBMux|C[27]~100_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[27]~98_combout  & ( \cpu|DP|SrcBMux|C[27]~99_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & (((!\cpu|DP|ra2mux|C[3]~1_combout  & 
// \cpu|DP|SrcBMux|C[27]~101_combout )))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (((\cpu|DP|ra2mux|C[3]~1_combout )) # (\cpu|DP|SrcBMux|C[27]~100_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[27]~98_combout  & ( !\cpu|DP|SrcBMux|C[27]~99_combout  & ( 
// (!\cpu|DP|ra2mux|C[2]~0_combout  & (((\cpu|DP|SrcBMux|C[27]~101_combout ) # (\cpu|DP|ra2mux|C[3]~1_combout )))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[27]~100_combout  & (!\cpu|DP|ra2mux|C[3]~1_combout ))) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[27]~98_combout  & ( !\cpu|DP|SrcBMux|C[27]~99_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[27]~101_combout ))) # (\cpu|DP|ra2mux|C[2]~0_combout  & 
// (\cpu|DP|SrcBMux|C[27]~100_combout )))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[27]~100_combout ),
	.datab(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(!\cpu|DP|SrcBMux|C[27]~101_combout ),
	.datae(!\cpu|DP|SrcBMux|C[27]~98_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[27]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[27]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[27]~102 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[27]~102 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu|DP|SrcBMux|C[27]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N51
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[27]~177 (
// Equation(s):
// \cpu|DP|SrcBMux|C[27]~177_combout  = ( \cpu|DP|SrcBMux|C[31]~2_combout  & ( \cpu|DP|SrcBMux|C[27]~102_combout  ) ) # ( !\cpu|DP|SrcBMux|C[31]~2_combout  & ( \cpu|DP|SrcBMux|C[27]~102_combout  & ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[31]~2_combout  & ( !\cpu|DP|SrcBMux|C[27]~102_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[27]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[27]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[27]~177 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[27]~177 .lut_mask = 64'h0000FFFFF0F0FFFF;
defparam \cpu|DP|SrcBMux|C[27]~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N46
dffeas \cpu|DP|RegFile|REG08|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N0
cyclonev_lcell_comb \cpu|DP|RegFile|REG11|Q[26]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG11|Q[26]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[26]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG11|Q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[26]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG11|Q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG11|Q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N1
dffeas \cpu|DP|RegFile|REG11|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N26
dffeas \cpu|DP|RegFile|REG09|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N43
dffeas \cpu|DP|RegFile|REG10|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[26]~9 (
// Equation(s):
// \cpu|DP|SrcBMux|C[26]~9_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG11|Q [26] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG10|Q [26] ) ) ) # ( 
// \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG09|Q [26] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG08|Q [26] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [26]),
	.datab(!\cpu|DP|RegFile|REG11|Q [26]),
	.datac(!\cpu|DP|RegFile|REG09|Q [26]),
	.datad(!\cpu|DP|RegFile|REG10|Q [26]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[26]~9 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[26]~9 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|DP|SrcBMux|C[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N40
dffeas \cpu|DP|RegFile|REG02|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N37
dffeas \cpu|DP|RegFile|REG00|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N20
dffeas \cpu|DP|RegFile|REG01|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N43
dffeas \cpu|DP|RegFile|REG03|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[26]~12 (
// Equation(s):
// \cpu|DP|SrcBMux|C[26]~12_combout  = ( \cpu|DP|RegFile|REG03|Q [26] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG01|Q [26]) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [26] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|REG01|Q [26]) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [26] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG00|Q [26]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG02|Q [26])) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [26] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG00|Q [26]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG02|Q [26])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [26]),
	.datab(!\cpu|DP|RegFile|REG00|Q [26]),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG01|Q [26]),
	.datae(!\cpu|DP|RegFile|REG03|Q [26]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[26]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[26]~12 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[26]~12 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu|DP|SrcBMux|C[26]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N2
dffeas \cpu|DP|RegFile|REG12|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N51
cyclonev_lcell_comb \cpu|DP|RegFile|REG14|Q[26]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG14|Q[26]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[26]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG14|Q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[26]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG14|Q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG14|Q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N52
dffeas \cpu|DP|RegFile|REG14|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG14|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N1
dffeas \cpu|DP|RegFile|REG13|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[26]~10 (
// Equation(s):
// \cpu|DP|SrcBMux|C[26]~10_combout  = ( \cpu|DP|RegFile|REG13|Q [26] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [26])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [26])))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [26] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [26])) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG14|Q [26]))))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [26] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [26])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [26]))))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((!\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [26] 
// & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [26])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [26]))))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [26]),
	.datab(!\cpu|DP|RegFile|REG14|Q [26]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [26]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[26]~10 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[26]~10 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu|DP|SrcBMux|C[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N38
dffeas \cpu|DP|RegFile|REG05|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N1
dffeas \cpu|DP|RegFile|REG04|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N40
dffeas \cpu|DP|RegFile|REG06|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[26]~11 (
// Equation(s):
// \cpu|DP|SrcBMux|C[26]~11_combout  = ( \cpu|DP|RegFile|REG07|Q [26] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|RegFile|REG06|Q [26]) # (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [26] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (!\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG06|Q [26]) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [26] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [26]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG05|Q [26])) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [26] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [26]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG05|Q [26])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [26]),
	.datab(!\cpu|DP|RegFile|REG04|Q [26]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG06|Q [26]),
	.datae(!\cpu|DP|RegFile|REG07|Q [26]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[26]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[26]~11 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[26]~11 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu|DP|SrcBMux|C[26]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[26]~13 (
// Equation(s):
// \cpu|DP|SrcBMux|C[26]~13_combout  = ( \cpu|DP|SrcBMux|C[26]~10_combout  & ( \cpu|DP|SrcBMux|C[26]~11_combout  & ( ((!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[26]~12_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[26]~9_combout ))) # (\cpu|DP|ra2mux|C[2]~0_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[26]~10_combout  & ( \cpu|DP|SrcBMux|C[26]~11_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|SrcBMux|C[26]~12_combout )) # 
// (\cpu|DP|ra2mux|C[2]~0_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[26]~9_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[26]~10_combout  & ( !\cpu|DP|SrcBMux|C[26]~11_combout  & ( 
// (!\cpu|DP|ra2mux|C[3]~1_combout  & (!\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[26]~12_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|SrcBMux|C[26]~9_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout ))) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[26]~10_combout  & ( !\cpu|DP|SrcBMux|C[26]~11_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[26]~12_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[26]~9_combout )))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[26]~9_combout ),
	.datad(!\cpu|DP|SrcBMux|C[26]~12_combout ),
	.datae(!\cpu|DP|SrcBMux|C[26]~10_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[26]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[26]~13 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[26]~13 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpu|DP|SrcBMux|C[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[26]~153 (
// Equation(s):
// \cpu|DP|SrcBMux|C[26]~153_combout  = ( \cpu|DP|SrcBMux|C[31]~2_combout  & ( \cpu|DP|SrcBMux|C[26]~13_combout  ) ) # ( !\cpu|DP|SrcBMux|C[31]~2_combout  & ( \cpu|DP|SrcBMux|C[26]~13_combout  & ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[31]~2_combout  & ( !\cpu|DP|SrcBMux|C[26]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[26]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[26]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[26]~153 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[26]~153 .lut_mask = 64'h0000FFFFF0F0FFFF;
defparam \cpu|DP|SrcBMux|C[26]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N14
dffeas \cpu|DP|RegFile|REG14|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N28
dffeas \cpu|DP|RegFile|REG10|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y23_N43
dffeas \cpu|DP|RegFile|REG06|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux6~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux6~2_combout  = ( \cpu|DP|RegFile|REG06|Q [25] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG02|Q [25]) ) ) ) # ( !\cpu|DP|RegFile|REG06|Q [25] & ( \cpu|DP|ra1mux|C[3]~1_combout  & 
// ( (\cpu|DP|RegFile|REG02|Q [25] & \cpu|DP|ra1mux|C[2]~0_combout ) ) ) ) # ( \cpu|DP|RegFile|REG06|Q [25] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG14|Q [25])) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// ((\cpu|DP|RegFile|REG10|Q [25]))) ) ) ) # ( !\cpu|DP|RegFile|REG06|Q [25] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG14|Q [25])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG10|Q [25]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG14|Q [25]),
	.datab(!\cpu|DP|RegFile|REG02|Q [25]),
	.datac(!\cpu|DP|RegFile|REG10|Q [25]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|RegFile|REG06|Q [25]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~2 .lut_mask = 64'h550F550F0033FF33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N14
dffeas \cpu|DP|RegFile|REG04|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \cpu|DP|RegFile|REG12|Q[25]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG12|Q[25]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG12|Q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[25]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG12|Q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG12|Q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N28
dffeas \cpu|DP|RegFile|REG12|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG12|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N44
dffeas \cpu|DP|RegFile|REG08|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N16
dffeas \cpu|DP|RegFile|REG00|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux6~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux6~0_combout  = ( \cpu|DP|RegFile|REG00|Q [25] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG08|Q [25]) ) ) ) # ( !\cpu|DP|RegFile|REG00|Q [25] & ( \cpu|DP|ra1mux|C[2]~0_combout  & 
// ( (\cpu|DP|RegFile|REG08|Q [25] & !\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( \cpu|DP|RegFile|REG00|Q [25] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG12|Q [25]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|REG04|Q [25])) ) ) ) # ( !\cpu|DP|RegFile|REG00|Q [25] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG12|Q [25]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG04|Q [25])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q [25]),
	.datab(!\cpu|DP|RegFile|REG12|Q [25]),
	.datac(!\cpu|DP|RegFile|REG08|Q [25]),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|REG00|Q [25]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~0 .lut_mask = 64'h335533550F000FFF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N52
dffeas \cpu|DP|RegFile|REG13|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[25]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[25]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[25]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \cpu|DP|RegFile|REG01|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N17
dffeas \cpu|DP|RegFile|REG09|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N55
dffeas \cpu|DP|RegFile|REG05|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux6~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux6~1_combout  = ( \cpu|DP|RegFile|REG05|Q [25] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [25]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [25])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG05|Q [25] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [25]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [25])) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [25] & ( 
// !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG13|Q [25]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [25] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG13|Q [25] & !\cpu|DP|ra1mux|C[3]~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [25]),
	.datab(!\cpu|DP|RegFile|REG01|Q [25]),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG09|Q [25]),
	.datae(!\cpu|DP|RegFile|REG05|Q [25]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N56
dffeas \cpu|DP|RegFile|REG07|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N2
dffeas \cpu|DP|RegFile|REG03|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N6
cyclonev_lcell_comb \cpu|DP|RegFile|REG11|Q[25]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG11|Q[25]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG11|Q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[25]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG11|Q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG11|Q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y26_N8
dffeas \cpu|DP|RegFile|REG11|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux6~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux6~3_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG07|Q [25])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG03|Q [25]))) ) ) 
// ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG11|Q [25]) ) ) ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG07|Q [25])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG03|Q [25]))) ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|RegFile|REG11|Q [25] & 
// \cpu|DP|ra1mux|C[2]~0_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [25]),
	.datab(!\cpu|DP|RegFile|REG03|Q [25]),
	.datac(!\cpu|DP|RegFile|REG11|Q [25]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~3 .lut_mask = 64'h000F5533FF0F5533;
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux6~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux6~4_combout  = ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux6~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux6~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux6~0_combout ))) ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux6~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux6~1_combout ) ) ) ) # ( \cpu|DP|ra1mux|C[0]~2_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux6~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux6~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux6~0_combout ))) ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux6~3_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|MUX_RD1|Mux6~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux6~2_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux6~0_combout ),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux6~1_combout ),
	.datae(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~4 .lut_mask = 64'h000F5353F0FF5353;
defparam \cpu|DP|RegFile|MUX_RD1|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N36
cyclonev_lcell_comb \cpu|DP|Alu|res[25]~7 (
// Equation(s):
// \cpu|DP|Alu|res[25]~7_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout  ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( 
// (!\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout ) # ((!\cpu|DP|SrcBMux|C[31]~2_combout  & ((!\cpu|DP|SrcBMux|C[25]~18_combout ) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout )))) ) ) ) # ( \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( 
// (!\cpu|DP|SrcBMux|C[31]~2_combout  & (!\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout  & ((!\cpu|DP|SrcBMux|C[25]~18_combout ) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout )))) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( 
// (!\cpu|DP|SrcBMux|C[31]~2_combout  & ((!\cpu|DP|SrcBMux|C[25]~18_combout ) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datab(!\cpu|DP|SrcBMux|C[25]~18_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout ),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|Alu|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[25]~7 .extended_lut = "off";
defparam \cpu|DP|Alu|res[25]~7 .lut_mask = 64'h88AA80A0F8FAF0F0;
defparam \cpu|DP|Alu|res[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N19
dffeas \cpu|DP|RegFile|REG08|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N11
dffeas \cpu|DP|RegFile|REG00|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y21_N49
dffeas \cpu|DP|RegFile|REG04|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux7~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux7~0_combout  = ( \cpu|DP|RegFile|REG04|Q [24] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG00|Q [24]) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [24] & ( \cpu|DP|ra1mux|C[3]~1_combout  & 
// ( (\cpu|DP|RegFile|REG00|Q [24] & \cpu|DP|ra1mux|C[2]~0_combout ) ) ) ) # ( \cpu|DP|RegFile|REG04|Q [24] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG12|Q [24]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// (\cpu|DP|RegFile|REG08|Q [24])) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [24] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG12|Q [24]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG08|Q [24])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [24]),
	.datab(!\cpu|DP|RegFile|REG00|Q [24]),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|REG12|Q [24]),
	.datae(!\cpu|DP|RegFile|REG04|Q [24]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N41
dffeas \cpu|DP|RegFile|REG01|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N32
dffeas \cpu|DP|RegFile|REG13|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \cpu|DP|RegFile|REG09|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N13
dffeas \cpu|DP|RegFile|REG05|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux7~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux7~1_combout  = ( \cpu|DP|RegFile|REG05|Q [24] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG01|Q [24]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [24] & ( \cpu|DP|ra1mux|C[3]~1_combout  & 
// ( (\cpu|DP|RegFile|REG01|Q [24] & \cpu|DP|ra1mux|C[2]~0_combout ) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [24] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG13|Q [24])) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [24]))) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [24] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG13|Q [24])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG09|Q [24]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG01|Q [24]),
	.datab(!\cpu|DP|RegFile|REG13|Q [24]),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|REG09|Q [24]),
	.datae(!\cpu|DP|RegFile|REG05|Q [24]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N25
dffeas \cpu|DP|RegFile|REG10|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N44
dffeas \cpu|DP|RegFile|REG06|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N25
dffeas \cpu|DP|RegFile|REG02|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \cpu|DP|RegFile|REG14|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux7~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux7~2_combout  = ( \cpu|DP|RegFile|REG14|Q [24] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG10|Q [24])) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG02|Q [24]))) ) ) ) 
// # ( !\cpu|DP|RegFile|REG14|Q [24] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG10|Q [24])) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG02|Q [24]))) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [24] & ( 
// !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG06|Q [24]) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [24] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|REG06|Q [24]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [24]),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|REG06|Q [24]),
	.datad(!\cpu|DP|RegFile|REG02|Q [24]),
	.datae(!\cpu|DP|RegFile|REG14|Q [24]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~2 .lut_mask = 64'h0303CFCF44774477;
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N50
dffeas \cpu|DP|RegFile|REG11|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N7
dffeas \cpu|DP|RegFile|REG03|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N14
dffeas \cpu|DP|RegFile|REG07|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux7~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux7~3_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG07|Q [24]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG03|Q [24])) ) ) 
// ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG11|Q [24]) ) ) ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG07|Q [24]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG03|Q [24])) ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|RegFile|REG11|Q [24] & 
// \cpu|DP|ra1mux|C[2]~0_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [24]),
	.datab(!\cpu|DP|RegFile|REG03|Q [24]),
	.datac(!\cpu|DP|RegFile|REG07|Q [24]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~3 .lut_mask = 64'h00550F33FF550F33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux7~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux7~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux7~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux7~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux7~1_combout ))) # 
// (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux7~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux7~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux7~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux7~1_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux7~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux7~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux7~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux7~1_combout ))) # 
// (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux7~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux7~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux7~3_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux7~1_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux7~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux7~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux7~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux7~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \cpu|DP|RegFile|MUX_RD1|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[24]~113 (
// Equation(s):
// \cpu|DP|SrcBMux|C[24]~113_combout  = ( \cpu|DP|RegFile|REG10|Q [24] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG09|Q [24])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [24]))) ) ) ) # ( 
// !\cpu|DP|RegFile|REG10|Q [24] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG09|Q [24])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [24]))) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [24] & ( 
// !\cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [24]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [24] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG08|Q [24] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [24]),
	.datab(!\cpu|DP|RegFile|REG08|Q [24]),
	.datac(!\cpu|DP|RegFile|REG11|Q [24]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG10|Q [24]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[24]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[24]~113 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[24]~113 .lut_mask = 64'h330033FF550F550F;
defparam \cpu|DP|SrcBMux|C[24]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[24]~114 (
// Equation(s):
// \cpu|DP|SrcBMux|C[24]~114_combout  = ( \cpu|DP|SrcBMux|C[24]~113_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ) # (\cpu|DP|SrcBMux|C[20]~34_combout ) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[24]~113_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( (!\cpu|DP|SrcBMux|C[20]~34_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.datae(!\cpu|DP|SrcBMux|C[24]~113_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[24]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[24]~114 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[24]~114 .lut_mask = 64'h00AA55FF00000000;
defparam \cpu|DP|SrcBMux|C[24]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[24]~111 (
// Equation(s):
// \cpu|DP|SrcBMux|C[24]~111_combout  = ( \cpu|DP|RegFile|REG03|Q [24] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [24]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [24] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [24] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [24] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [24]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q [24])) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [24] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [24]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG01|Q [24])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [24]),
	.datab(!\cpu|DP|RegFile|REG01|Q [24]),
	.datac(!\cpu|DP|RegFile|REG00|Q [24]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG03|Q [24]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[24]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[24]~111 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[24]~111 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu|DP|SrcBMux|C[24]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[24]~110 (
// Equation(s):
// \cpu|DP|SrcBMux|C[24]~110_combout  = ( \cpu|DP|RegFile|REG07|Q [24] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG05|Q [24]) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [24] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG05|Q [24] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [24] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [24]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG06|Q [24])) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [24] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [24]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG06|Q [24])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [24]),
	.datab(!\cpu|DP|RegFile|REG06|Q [24]),
	.datac(!\cpu|DP|RegFile|REG04|Q [24]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG07|Q [24]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[24]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[24]~110 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[24]~110 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu|DP|SrcBMux|C[24]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[24]~112 (
// Equation(s):
// \cpu|DP|SrcBMux|C[24]~112_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|SrcBMux|C[24]~109_combout  ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|SrcBMux|C[24]~109_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & 
// (\cpu|DP|SrcBMux|C[24]~111_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[24]~110_combout ))) ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|SrcBMux|C[24]~109_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & 
// (\cpu|DP|SrcBMux|C[24]~111_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[24]~110_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[24]~111_combout ),
	.datad(!\cpu|DP|SrcBMux|C[24]~110_combout ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[24]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[24]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[24]~112 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[24]~112 .lut_mask = 64'h0C3F00000C3FFFFF;
defparam \cpu|DP|SrcBMux|C[24]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \cpu|DP|Alu|res[24]~27 (
// Equation(s):
// \cpu|DP|Alu|res[24]~27_combout  = ( \cpu|DP|SrcBMux|C[24]~114_combout  & ( \cpu|DP|SrcBMux|C[24]~112_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout  & \cpu|DP|Alu|Equal1~0_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[24]~114_combout  & ( 
// \cpu|DP|SrcBMux|C[24]~112_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout  & (((!\cpu|DP|SrcBMux|C[20]~29_combout )) # (\cpu|DP|Alu|Equal1~0_combout ))) # (\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout  & (((!\cpu|DP|SrcBMux|C[20]~29_combout  & 
// !\cpu|DP|Alu|res[1]~1_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[24]~114_combout  & ( !\cpu|DP|SrcBMux|C[24]~112_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout  & \cpu|DP|Alu|Equal1~0_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[24]~114_combout  & ( 
// !\cpu|DP|SrcBMux|C[24]~112_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout ) # (!\cpu|DP|Alu|res[1]~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout ),
	.datab(!\cpu|DP|Alu|Equal1~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datad(!\cpu|DP|Alu|res[1]~1_combout ),
	.datae(!\cpu|DP|SrcBMux|C[24]~114_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[24]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[24]~27 .extended_lut = "off";
defparam \cpu|DP|Alu|res[24]~27 .lut_mask = 64'hFFAA2222F2A22222;
defparam \cpu|DP|Alu|res[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[23]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[23]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[23]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[23]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \cpu|DP|RegFile|REG00|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y25_N28
dffeas \cpu|DP|RegFile|REG02|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N49
dffeas \cpu|DP|RegFile|REG03|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N50
dffeas \cpu|DP|RegFile|REG01|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux8~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux8~0_combout  = ( \cpu|DP|RegFile|REG01|Q [23] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [23]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [23])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG01|Q [23] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [23]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [23])) ) ) ) # ( \cpu|DP|RegFile|REG01|Q [23] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG03|Q [23]) # (\cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [23] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG03|Q [23]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q [23]),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG02|Q [23]),
	.datad(!\cpu|DP|RegFile|REG03|Q [23]),
	.datae(!\cpu|DP|RegFile|REG01|Q [23]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \cpu|DP|RegFile|REG08|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N59
dffeas \cpu|DP|RegFile|REG09|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N38
dffeas \cpu|DP|RegFile|REG11|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N26
dffeas \cpu|DP|RegFile|REG10|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux8~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux8~2_combout  = ( \cpu|DP|RegFile|REG10|Q [23] & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [23]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [23])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG10|Q [23] & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [23]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [23])) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [23] & ( 
// !\cpu|DP|ra1mux|C[1]~3_combout  & ( (\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG11|Q [23]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [23] & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( (\cpu|DP|RegFile|REG11|Q [23] & !\cpu|DP|ra1mux|C[0]~2_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [23]),
	.datab(!\cpu|DP|RegFile|REG09|Q [23]),
	.datac(!\cpu|DP|RegFile|REG11|Q [23]),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG10|Q [23]),
	.dataf(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~2 .lut_mask = 64'h0F000FFF33553355;
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N56
dffeas \cpu|DP|RegFile|REG07|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N21
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[23]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[23]~feeder_combout  = \cpu|DP|MemtoRegMux|C[23]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[23]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|DP|RegFile|REG06|Q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N22
dffeas \cpu|DP|RegFile|REG06|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N35
dffeas \cpu|DP|RegFile|REG04|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N44
dffeas \cpu|DP|RegFile|REG05|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux8~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux8~1_combout  = ( \cpu|DP|RegFile|REG05|Q [23] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG06|Q [23])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [23]))) ) ) ) 
// # ( !\cpu|DP|RegFile|REG05|Q [23] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG06|Q [23])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [23]))) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [23] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG07|Q [23]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [23] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG07|Q [23] & !\cpu|DP|ra1mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [23]),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG06|Q [23]),
	.datad(!\cpu|DP|RegFile|REG04|Q [23]),
	.datae(!\cpu|DP|RegFile|REG05|Q [23]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N44
dffeas \cpu|DP|RegFile|REG12|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \cpu|DP|RegFile|REG14|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux8~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux8~3_combout  = ( \cpu|DP|RegFile|REG13|Q [23] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [23]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG12|Q [23]))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [23] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q [23])))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG12|Q [23] & ((\cpu|DP|ra1mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [23] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG14|Q [23] & \cpu|DP|ra1mux|C[0]~2_combout )))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG12|Q [23]))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [23] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  
// & ((\cpu|DP|RegFile|REG14|Q [23]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [23])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [23]),
	.datab(!\cpu|DP|RegFile|REG14|Q [23]),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [23]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~3 .lut_mask = 64'h00350F35F035FF35;
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N6
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux8~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux8~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux8~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux8~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # ((!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux8~2_combout ))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux8~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux8~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux8~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux8~2_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux8~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux8~1_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux8~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux8~2_combout ))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux8~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux8~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux8~3_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux8~2_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux8~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux8~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux8~2_combout ),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux8~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~4 .lut_mask = 64'h031103DDCF11CFDD;
defparam \cpu|DP|RegFile|MUX_RD1|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[23]~61 (
// Equation(s):
// \cpu|DP|SrcBMux|C[23]~61_combout  = ( \cpu|DP|RegFile|REG11|Q [23] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG10|Q [23]) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [23] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG10|Q [23] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [23] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q [23]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG09|Q [23])) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [23] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q [23]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q [23])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [23]),
	.datab(!\cpu|DP|RegFile|REG09|Q [23]),
	.datac(!\cpu|DP|RegFile|REG08|Q [23]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG11|Q [23]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[23]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[23]~61 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[23]~61 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu|DP|SrcBMux|C[23]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[23]~62 (
// Equation(s):
// \cpu|DP|SrcBMux|C[23]~62_combout  = ( \cpu|DP|SrcBMux|C[20]~34_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & \cpu|DP|SrcBMux|C[23]~61_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~34_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|SrcBMux|C[23]~61_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[23]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[23]~62 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[23]~62 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \cpu|DP|SrcBMux|C[23]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[23]~59 (
// Equation(s):
// \cpu|DP|SrcBMux|C[23]~59_combout  = ( \cpu|DP|RegFile|REG03|Q [23] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [23]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [23] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [23] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [23] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG00|Q [23])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG01|Q [23]))) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [23] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG00|Q [23])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG01|Q [23]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG00|Q [23]),
	.datab(!\cpu|DP|RegFile|REG02|Q [23]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG01|Q [23]),
	.datae(!\cpu|DP|RegFile|REG03|Q [23]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[23]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[23]~59 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[23]~59 .lut_mask = 64'h505F505F30303F3F;
defparam \cpu|DP|SrcBMux|C[23]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[23]~58 (
// Equation(s):
// \cpu|DP|SrcBMux|C[23]~58_combout  = ( \cpu|DP|RegFile|REG07|Q [23] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG06|Q [23]) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [23] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG06|Q [23] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [23] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [23]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG05|Q [23])) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [23] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [23]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG05|Q [23])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [23]),
	.datab(!\cpu|DP|RegFile|REG05|Q [23]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG04|Q [23]),
	.datae(!\cpu|DP|RegFile|REG07|Q [23]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[23]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[23]~58 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[23]~58 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|DP|SrcBMux|C[23]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[23]~60 (
// Equation(s):
// \cpu|DP|SrcBMux|C[23]~60_combout  = ( \cpu|DP|SrcBMux|C[23]~58_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[23]~59_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[23]~57_combout )) ) ) # ( !\cpu|DP|SrcBMux|C[23]~58_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|SrcBMux|C[23]~59_combout  & !\cpu|DP|ra2mux|C[2]~0_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[23]~57_combout )) ) )

	.dataa(!\cpu|DP|SrcBMux|C[23]~57_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[23]~59_combout ),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[23]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[23]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[23]~60 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[23]~60 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \cpu|DP|SrcBMux|C[23]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N27
cyclonev_lcell_comb \cpu|DP|Alu|res[23]~15 (
// Equation(s):
// \cpu|DP|Alu|res[23]~15_combout  = ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|SrcBMux|C[23]~60_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( 
// \cpu|DP|SrcBMux|C[23]~60_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout  & (!\cpu|DP|Alu|Equal1~0_combout  & (\cpu|DP|SrcBMux|C[23]~62_combout ))) # (\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout  & (((\cpu|DP|Alu|res[1]~1_combout ) # 
// (\cpu|DP|SrcBMux|C[23]~62_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( !\cpu|DP|SrcBMux|C[23]~60_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout  & (!\cpu|DP|Alu|Equal1~0_combout  & (\cpu|DP|SrcBMux|C[23]~62_combout ))) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout  & (((\cpu|DP|Alu|res[1]~1_combout ) # (\cpu|DP|SrcBMux|C[23]~62_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( !\cpu|DP|SrcBMux|C[23]~60_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout  & 
// (!\cpu|DP|Alu|Equal1~0_combout  & (\cpu|DP|SrcBMux|C[23]~62_combout ))) # (\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout  & (((\cpu|DP|Alu|res[1]~1_combout ) # (\cpu|DP|SrcBMux|C[23]~62_combout )))) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout ),
	.datac(!\cpu|DP|SrcBMux|C[23]~62_combout ),
	.datad(!\cpu|DP|Alu|res[1]~1_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[23]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[23]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[23]~15 .extended_lut = "off";
defparam \cpu|DP|Alu|res[23]~15 .lut_mask = 64'h0B3B0B3B0B3BBBBB;
defparam \cpu|DP|Alu|res[23]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N28
dffeas \cpu|DP|RegFile|REG06|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N7
dffeas \cpu|DP|RegFile|REG10|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N35
dffeas \cpu|DP|RegFile|REG14|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N49
dffeas \cpu|DP|RegFile|REG02|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux9~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux9~2_combout  = ( \cpu|DP|RegFile|REG02|Q [22] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG10|Q [22]) # (\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG02|Q [22] & ( \cpu|DP|ra1mux|C[2]~0_combout  & 
// ( (!\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|REG10|Q [22]) ) ) ) # ( \cpu|DP|RegFile|REG02|Q [22] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG14|Q [22]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|REG06|Q [22])) ) ) ) # ( !\cpu|DP|RegFile|REG02|Q [22] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG14|Q [22]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG06|Q [22])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [22]),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|REG10|Q [22]),
	.datad(!\cpu|DP|RegFile|REG14|Q [22]),
	.datae(!\cpu|DP|RegFile|REG02|Q [22]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~2 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N58
dffeas \cpu|DP|RegFile|REG12|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N18
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[22]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[22]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[22]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[22]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N19
dffeas \cpu|DP|RegFile|REG00|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N17
dffeas \cpu|DP|RegFile|REG08|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N31
dffeas \cpu|DP|RegFile|REG04|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux9~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux9~0_combout  = ( \cpu|DP|RegFile|REG04|Q [22] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG08|Q [22]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG00|Q [22])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG04|Q [22] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG08|Q [22]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG00|Q [22])) ) ) ) # ( \cpu|DP|RegFile|REG04|Q [22] & ( 
// !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG12|Q [22]) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [22] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG12|Q [22] & !\cpu|DP|ra1mux|C[3]~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [22]),
	.datab(!\cpu|DP|RegFile|REG00|Q [22]),
	.datac(!\cpu|DP|RegFile|REG08|Q [22]),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|REG04|Q [22]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~0 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N31
dffeas \cpu|DP|RegFile|REG09|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N28
dffeas \cpu|DP|RegFile|REG01|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N43
dffeas \cpu|DP|RegFile|REG13|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N26
dffeas \cpu|DP|RegFile|REG05|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux9~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux9~1_combout  = ( \cpu|DP|RegFile|REG05|Q [22] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG09|Q [22])) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG01|Q [22]))) ) ) ) 
// # ( !\cpu|DP|RegFile|REG05|Q [22] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG09|Q [22])) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG01|Q [22]))) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [22] & ( 
// !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG13|Q [22]) # (\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [22] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|REG13|Q [22]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [22]),
	.datab(!\cpu|DP|RegFile|REG01|Q [22]),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG13|Q [22]),
	.datae(!\cpu|DP|RegFile|REG05|Q [22]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~1 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \cpu|DP|RegFile|REG03|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N49
dffeas \cpu|DP|RegFile|REG07|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux9~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux9~3_combout  = ( \cpu|DP|RegFile|REG11|Q [22] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout ) # ((!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG07|Q [22]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// (\cpu|DP|RegFile|REG03|Q [22]))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [22] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG07|Q [22])))) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// (\cpu|DP|RegFile|REG03|Q [22] & ((\cpu|DP|ra1mux|C[3]~1_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [22] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|REG07|Q [22] & \cpu|DP|ra1mux|C[3]~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )) # (\cpu|DP|RegFile|REG03|Q [22]))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [22] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout  
// & ((\cpu|DP|RegFile|REG07|Q [22]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG03|Q [22])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q [22]),
	.datab(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datac(!\cpu|DP|RegFile|REG07|Q [22]),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|REG11|Q [22]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~3 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux9~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux9~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux9~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux9~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux9~2_combout )) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux9~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux9~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux9~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux9~2_combout ))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout  & \cpu|DP|RegFile|MUX_RD1|Mux9~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux9~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux9~3_combout  
// & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux9~2_combout  & (\cpu|DP|ra1mux|C[0]~2_combout ))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux9~0_combout )))) ) ) ) # ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux9~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux9~3_combout  & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux9~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux9~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux9~2_combout ),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux9~0_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux9~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpu|DP|RegFile|MUX_RD1|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N35
dffeas \cpu|DP|RegFile|REG08|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N38
dffeas \cpu|DP|RegFile|REG09|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N25
dffeas \cpu|DP|RegFile|REG10|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N44
dffeas \cpu|DP|RegFile|REG11|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[21]~80 (
// Equation(s):
// \cpu|DP|SrcBMux|C[21]~80_combout  = ( \cpu|DP|RegFile|REG11|Q [21] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|RegFile|REG10|Q [21]) # (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [21] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (!\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG10|Q [21]) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [21] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [21])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [21]))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [21] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [21])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [21]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG08|Q [21]),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG09|Q [21]),
	.datad(!\cpu|DP|RegFile|REG10|Q [21]),
	.datae(!\cpu|DP|RegFile|REG11|Q [21]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[21]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[21]~80 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[21]~80 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu|DP|SrcBMux|C[21]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N39
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[21]~81 (
// Equation(s):
// \cpu|DP|SrcBMux|C[21]~81_combout  = ( \cpu|DP|SrcBMux|C[20]~34_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( \cpu|DP|SrcBMux|C[21]~80_combout  ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~34_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout ),
	.datab(!\cpu|DP|SrcBMux|C[21]~80_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[21]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[21]~81 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[21]~81 .lut_mask = 64'h05F5333300000000;
defparam \cpu|DP|SrcBMux|C[21]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N0
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[21]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[21]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[21]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[21]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N2
dffeas \cpu|DP|RegFile|REG00|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N52
dffeas \cpu|DP|RegFile|REG02|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N53
dffeas \cpu|DP|RegFile|REG03|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N47
dffeas \cpu|DP|RegFile|REG01|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux10~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux10~0_combout  = ( \cpu|DP|RegFile|REG01|Q [21] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [21]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [21])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG01|Q [21] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [21]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [21])) ) ) ) # ( \cpu|DP|RegFile|REG01|Q [21] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG03|Q [21]) # (\cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [21] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG03|Q [21]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q [21]),
	.datab(!\cpu|DP|RegFile|REG02|Q [21]),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG03|Q [21]),
	.datae(!\cpu|DP|RegFile|REG01|Q [21]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~0 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N23
dffeas \cpu|DP|RegFile|REG07|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N51
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[21]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[21]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[21]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[21]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N52
dffeas \cpu|DP|RegFile|REG06|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N37
dffeas \cpu|DP|RegFile|REG05|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux10~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux10~1_combout  = ( \cpu|DP|RegFile|REG05|Q [21] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [21]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [21])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG05|Q [21] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [21]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [21])) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [21] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG07|Q [21]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [21] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG07|Q [21] & !\cpu|DP|ra1mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [21]),
	.datab(!\cpu|DP|RegFile|REG04|Q [21]),
	.datac(!\cpu|DP|RegFile|REG06|Q [21]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG05|Q [21]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~1 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N34
dffeas \cpu|DP|RegFile|REG08|Q[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[21]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux10~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux10~2_combout  = ( \cpu|DP|RegFile|REG10|Q [21] & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [21]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG08|Q[21]~DUPLICATE_q )) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [21] & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [21]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG08|Q[21]~DUPLICATE_q )) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [21] & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( (\cpu|DP|RegFile|REG11|Q [21]) # (\cpu|DP|ra1mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [21] & ( 
// !\cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & \cpu|DP|RegFile|REG11|Q [21]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q[21]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG09|Q [21]),
	.datac(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG11|Q [21]),
	.datae(!\cpu|DP|RegFile|REG10|Q [21]),
	.dataf(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~2 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N41
dffeas \cpu|DP|RegFile|REG12|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N56
dffeas \cpu|DP|RegFile|REG14|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N23
dffeas \cpu|DP|RegFile|REG13|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux10~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux10~3_combout  = ( \cpu|DP|RegFile|REG13|Q [21] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [21]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG12|Q [21]))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [21] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout 
//  & ((\cpu|DP|RegFile|REG14|Q [21]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [21])))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [21] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout 
// )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [21]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [21])))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [21] & ( 
// !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [21]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [21])))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datab(!\cpu|DP|RegFile|REG12|Q [21]),
	.datac(!\cpu|DP|RegFile|REG14|Q [21]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [21]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~3 .lut_mask = 64'h051105BBAF11AFBB;
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux10~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux10~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux10~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux10~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout ) # ((!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux10~1_combout ))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux10~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux10~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux10~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout )))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux10~1_combout ))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux10~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux10~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux10~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux10~1_combout ))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux10~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux10~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux10~3_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux10~1_combout ))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux10~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux10~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux10~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux10~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \cpu|DP|RegFile|MUX_RD1|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[21]~76 (
// Equation(s):
// \cpu|DP|SrcBMux|C[21]~76_combout  = ( \cpu|DP|RegFile|REG12|Q [21] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG13|Q [21]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q [21])))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [21] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG13|Q [21] & ((\cpu|DP|ra2mux|C[0]~2_combout )))) 
// # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q [21])))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [21] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout 
// )) # (\cpu|DP|RegFile|REG13|Q [21]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG14|Q [21] & !\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [21] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG13|Q [21] & ((\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG14|Q [21] & !\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [21]),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG14|Q [21]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG12|Q [21]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[21]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[21]~76 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[21]~76 .lut_mask = 64'h0344CF440377CF77;
defparam \cpu|DP|SrcBMux|C[21]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N51
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[21]~78 (
// Equation(s):
// \cpu|DP|SrcBMux|C[21]~78_combout  = ( \cpu|DP|RegFile|REG03|Q [21] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [21]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [21] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [21] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [21] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG00|Q [21])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG01|Q [21]))) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [21] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG00|Q [21])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG01|Q [21]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG00|Q [21]),
	.datab(!\cpu|DP|RegFile|REG02|Q [21]),
	.datac(!\cpu|DP|RegFile|REG01|Q [21]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG03|Q [21]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[21]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[21]~78 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[21]~78 .lut_mask = 64'h550F550F330033FF;
defparam \cpu|DP|SrcBMux|C[21]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[21]~79 (
// Equation(s):
// \cpu|DP|SrcBMux|C[21]~79_combout  = ( \cpu|DP|SrcBMux|C[21]~76_combout  & ( \cpu|DP|SrcBMux|C[21]~78_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout ) # ((\cpu|DP|SrcBMux|C[21]~77_combout ) # (\cpu|DP|ra2mux|C[3]~1_combout )) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[21]~76_combout  & ( \cpu|DP|SrcBMux|C[21]~78_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[21]~77_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[21]~76_combout  & ( 
// !\cpu|DP|SrcBMux|C[21]~78_combout  & ( ((\cpu|DP|ra2mux|C[2]~0_combout  & \cpu|DP|SrcBMux|C[21]~77_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[21]~76_combout  & ( !\cpu|DP|SrcBMux|C[21]~78_combout  & ( 
// (\cpu|DP|ra2mux|C[2]~0_combout  & (!\cpu|DP|ra2mux|C[3]~1_combout  & \cpu|DP|SrcBMux|C[21]~77_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(!\cpu|DP|SrcBMux|C[21]~77_combout ),
	.datae(!\cpu|DP|SrcBMux|C[21]~76_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[21]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[21]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[21]~79 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[21]~79 .lut_mask = 64'h00300F3FC0F0CFFF;
defparam \cpu|DP|SrcBMux|C[21]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \cpu|DP|Alu|res[21]~20 (
// Equation(s):
// \cpu|DP|Alu|res[21]~20_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux10~4_combout  & ( \cpu|DP|SrcBMux|C[21]~79_combout  & ( (!\cpu|DP|SrcBMux|C[20]~29_combout  & (!\cpu|DP|Alu|res[1]~1_combout  & !\cpu|DP|SrcBMux|C[21]~81_combout )) ) ) ) # ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux10~4_combout  & ( \cpu|DP|SrcBMux|C[21]~79_combout  & ( ((!\cpu|DP|SrcBMux|C[20]~29_combout  & !\cpu|DP|SrcBMux|C[21]~81_combout )) # (\cpu|DP|Alu|Equal1~0_combout ) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux10~4_combout  & ( 
// !\cpu|DP|SrcBMux|C[21]~79_combout  & ( (!\cpu|DP|Alu|res[1]~1_combout  & !\cpu|DP|SrcBMux|C[21]~81_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux10~4_combout  & ( !\cpu|DP|SrcBMux|C[21]~79_combout  & ( (!\cpu|DP|SrcBMux|C[21]~81_combout ) # 
// (\cpu|DP|Alu|Equal1~0_combout ) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datab(!\cpu|DP|Alu|res[1]~1_combout ),
	.datac(!\cpu|DP|Alu|Equal1~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[21]~81_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux10~4_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[21]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[21]~20 .extended_lut = "off";
defparam \cpu|DP|Alu|res[21]~20 .lut_mask = 64'hFF0FCC00AF0F8800;
defparam \cpu|DP|Alu|res[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N48
cyclonev_lcell_comb \cpu|DP|RegFile|REG02|Q[20]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG02|Q[20]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[20]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG02|Q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[20]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG02|Q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG02|Q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N50
dffeas \cpu|DP|RegFile|REG02|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG02|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N1
dffeas \cpu|DP|RegFile|REG10|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N44
dffeas \cpu|DP|RegFile|REG06|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N38
dffeas \cpu|DP|RegFile|REG14|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux11~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux11~2_combout  = ( \cpu|DP|RegFile|REG14|Q [20] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG06|Q [20]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG02|Q [20])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG14|Q [20] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG06|Q [20]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG02|Q [20])) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [20] & ( 
// !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG10|Q [20]) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [20] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & \cpu|DP|RegFile|REG10|Q [20]) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|REG02|Q [20]),
	.datac(!\cpu|DP|RegFile|REG10|Q [20]),
	.datad(!\cpu|DP|RegFile|REG06|Q [20]),
	.datae(!\cpu|DP|RegFile|REG14|Q [20]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~2 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N22
dffeas \cpu|DP|RegFile|REG09|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N1
dffeas \cpu|DP|RegFile|REG05|Q[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[20]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N59
dffeas \cpu|DP|RegFile|REG01|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N58
dffeas \cpu|DP|RegFile|REG13|Q[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[20]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux11~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux11~1_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q [20] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q [20] ) 
// ) ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q[20]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q[20]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [20]),
	.datab(!\cpu|DP|RegFile|REG05|Q[20]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG01|Q [20]),
	.datad(!\cpu|DP|RegFile|REG13|Q[20]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~1 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N45
cyclonev_lcell_comb \cpu|DP|RegFile|REG11|Q[20]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG11|Q[20]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[20]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG11|Q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[20]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG11|Q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG11|Q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N46
dffeas \cpu|DP|RegFile|REG11|Q[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[20]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N55
dffeas \cpu|DP|RegFile|REG03|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N10
dffeas \cpu|DP|RegFile|REG07|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N9
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux11~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux11~3_combout  = ( \cpu|DP|RegFile|REG07|Q [20] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q[20]~DUPLICATE_q )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [20])))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [20] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout )) # 
// (\cpu|DP|RegFile|REG11|Q[20]~DUPLICATE_q ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|REG03|Q [20] & \cpu|DP|ra1mux|C[2]~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [20] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q[20]~DUPLICATE_q  & ((\cpu|DP|ra1mux|C[2]~0_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG03|Q [20])))) ) ) ) # ( 
// !\cpu|DP|RegFile|REG07|Q [20] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q[20]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q 
// [20]))))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q[20]~DUPLICATE_q ),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|REG03|Q [20]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|RegFile|REG07|Q [20]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~3 .lut_mask = 64'h00473347CC47FF47;
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N27
cyclonev_lcell_comb \cpu|DP|RegFile|REG08|Q[20]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG08|Q[20]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[20]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG08|Q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[20]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG08|Q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG08|Q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N29
dffeas \cpu|DP|RegFile|REG08|Q[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG08|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[20]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N17
dffeas \cpu|DP|RegFile|REG00|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N16
dffeas \cpu|DP|RegFile|REG12|Q[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[20]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N19
dffeas \cpu|DP|RegFile|REG04|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux11~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux11~0_combout  = ( \cpu|DP|RegFile|REG04|Q [20] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG08|Q[20]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG00|Q 
// [20]))) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [20] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG08|Q[20]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG00|Q [20]))) ) ) ) # ( 
// \cpu|DP|RegFile|REG04|Q [20] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG12|Q[20]~DUPLICATE_q ) # (\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [20] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( 
// (!\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|REG12|Q[20]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q[20]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG00|Q [20]),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG12|Q[20]~DUPLICATE_q ),
	.datae(!\cpu|DP|RegFile|REG04|Q [20]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~0 .lut_mask = 64'h00F00FFF53535353;
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux11~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux11~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux11~3_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux11~0_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux11~2_combout ))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux11~1_combout ) # (\cpu|DP|ra1mux|C[0]~2_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux11~3_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux11~0_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux11~2_combout  & (\cpu|DP|ra1mux|C[0]~2_combout ))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux11~1_combout ) # (\cpu|DP|ra1mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux11~3_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux11~0_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux11~2_combout ))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout  & 
// \cpu|DP|RegFile|MUX_RD1|Mux11~1_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux11~3_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux11~0_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux11~2_combout  & 
// (\cpu|DP|ra1mux|C[0]~2_combout ))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout  & \cpu|DP|RegFile|MUX_RD1|Mux11~1_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux11~2_combout ),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux11~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux11~3_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \cpu|DP|RegFile|MUX_RD1|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[19]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[19]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[19]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[19]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N50
dffeas \cpu|DP|RegFile|REG01|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG02|Q[19]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG02|Q[19]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[19]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG02|Q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[19]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG02|Q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG02|Q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N31
dffeas \cpu|DP|RegFile|REG02|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG02|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[19]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[19]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[19]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[19]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N31
dffeas \cpu|DP|RegFile|REG00|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N23
dffeas \cpu|DP|RegFile|REG03|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[19]~40 (
// Equation(s):
// \cpu|DP|SrcBMux|C[19]~40_combout  = ( \cpu|DP|RegFile|REG03|Q [19] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [19]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [19] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [19] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [19] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [19]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q [19])) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [19] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [19]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG01|Q [19])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [19]),
	.datab(!\cpu|DP|RegFile|REG02|Q [19]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG00|Q [19]),
	.datae(!\cpu|DP|RegFile|REG03|Q [19]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[19]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[19]~40 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[19]~40 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu|DP|SrcBMux|C[19]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N34
dffeas \cpu|DP|RegFile|REG04|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N1
dffeas \cpu|DP|RegFile|REG05|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N38
dffeas \cpu|DP|RegFile|REG07|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[19]~39 (
// Equation(s):
// \cpu|DP|SrcBMux|C[19]~39_combout  = ( \cpu|DP|RegFile|REG07|Q [19] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG05|Q [19]) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [19] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|REG05|Q [19]) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [19] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [19]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG06|Q [19])) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [19] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [19]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG06|Q [19])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [19]),
	.datab(!\cpu|DP|RegFile|REG04|Q [19]),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG05|Q [19]),
	.datae(!\cpu|DP|RegFile|REG07|Q [19]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[19]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[19]~39 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[19]~39 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu|DP|SrcBMux|C[19]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N7
dffeas \cpu|DP|RegFile|REG13|Q[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[19]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \cpu|DP|RegFile|REG14|Q[19]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG14|Q[19]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[19]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG14|Q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[19]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG14|Q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG14|Q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \cpu|DP|RegFile|REG14|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG14|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N49
dffeas \cpu|DP|RegFile|REG12|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N3
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[19]~38 (
// Equation(s):
// \cpu|DP|SrcBMux|C[19]~38_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q[19]~DUPLICATE_q ) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( 
// \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [19]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [19])) ) ) ) # ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (\cpu|DP|RegFile|REG13|Q[19]~DUPLICATE_q  & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [19]))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [19])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q[19]~DUPLICATE_q ),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG14|Q [19]),
	.datad(!\cpu|DP|RegFile|REG12|Q [19]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[19]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[19]~38 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[19]~38 .lut_mask = 64'h03CF444403CF7777;
defparam \cpu|DP|SrcBMux|C[19]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[19]~41 (
// Equation(s):
// \cpu|DP|SrcBMux|C[19]~41_combout  = ( \cpu|DP|SrcBMux|C[19]~38_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[19]~40_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[19]~39_combout )))) # 
// (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[19]~38_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[19]~40_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & 
// ((\cpu|DP|SrcBMux|C[19]~39_combout ))))) ) )

	.dataa(!\cpu|DP|SrcBMux|C[19]~40_combout ),
	.datab(!\cpu|DP|SrcBMux|C[19]~39_combout ),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[19]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[19]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[19]~41 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[19]~41 .lut_mask = 64'h503050305F3F5F3F;
defparam \cpu|DP|SrcBMux|C[19]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N26
dffeas \cpu|DP|RegFile|REG10|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N37
dffeas \cpu|DP|RegFile|REG08|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \cpu|DP|RegFile|REG09|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N49
dffeas \cpu|DP|RegFile|REG11|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[19]~42 (
// Equation(s):
// \cpu|DP|SrcBMux|C[19]~42_combout  = ( \cpu|DP|RegFile|REG11|Q [19] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG10|Q [19]) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [19] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG10|Q [19] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [19] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [19])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [19]))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [19] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [19])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [19]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG10|Q [19]),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG08|Q [19]),
	.datad(!\cpu|DP|RegFile|REG09|Q [19]),
	.datae(!\cpu|DP|RegFile|REG11|Q [19]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[19]~42 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[19]~42 .lut_mask = 64'h0C3F0C3F44447777;
defparam \cpu|DP|SrcBMux|C[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110100000000010000000010000";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\Rom|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\Rom|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N3
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a209~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a241~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\Rom|altsyncram_component|auto_generated|ram_block1a209~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a241~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N3
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[19]~43 (
// Equation(s):
// \cpu|DP|SrcBMux|C[19]~43_combout  = ( \cpu|DP|SrcBMux|C[20]~34_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( \cpu|DP|SrcBMux|C[19]~42_combout  ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~34_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[19]~42_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[19]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[19]~43 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[19]~43 .lut_mask = 64'h0C3F555500000000;
defparam \cpu|DP|SrcBMux|C[19]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \cpu|DP|Alu|res[19]~11 (
// Equation(s):
// \cpu|DP|Alu|res[19]~11_combout  = ( \cpu|DP|SrcBMux|C[19]~43_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout  ) ) ) # ( !\cpu|DP|SrcBMux|C[19]~43_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( 
// (!\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout ) # ((!\cpu|DP|Alu|res[1]~1_combout  & ((!\cpu|DP|SrcBMux|C[19]~41_combout ) # (!\cpu|DP|SrcBMux|C[20]~29_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[19]~43_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( 
// (!\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout  & ((!\cpu|DP|SrcBMux|C[19]~41_combout ) # ((!\cpu|DP|SrcBMux|C[20]~29_combout )))) # (\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout  & (!\cpu|DP|Alu|res[1]~1_combout  & ((!\cpu|DP|SrcBMux|C[19]~41_combout ) # 
// (!\cpu|DP|SrcBMux|C[20]~29_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout ),
	.datab(!\cpu|DP|SrcBMux|C[19]~41_combout ),
	.datac(!\cpu|DP|Alu|res[1]~1_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datae(!\cpu|DP|SrcBMux|C[19]~43_combout ),
	.dataf(!\cpu|DP|Alu|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[19]~11 .extended_lut = "off";
defparam \cpu|DP|Alu|res[19]~11 .lut_mask = 64'hFAC80000FAEAAAAA;
defparam \cpu|DP|Alu|res[19]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N33
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[19]~159 (
// Equation(s):
// \cpu|DP|SrcBMux|C[19]~159_combout  = ( \cpu|DP|SrcBMux|C[19]~39_combout  & ( (\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[19]~40_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[19]~39_combout  & ( (\cpu|DP|SrcBMux|C[19]~40_combout  & 
// !\cpu|DP|ra2mux|C[2]~0_combout ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[19]~40_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[19]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[19]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[19]~159 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[19]~159 .lut_mask = 64'h505050505F5F5F5F;
defparam \cpu|DP|SrcBMux|C[19]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[19]~160 (
// Equation(s):
// \cpu|DP|SrcBMux|C[19]~160_combout  = ( \cpu|DP|SrcBMux|C[19]~43_combout  & ( \cpu|DP|SrcBMux|C[19]~159_combout  ) ) # ( !\cpu|DP|SrcBMux|C[19]~43_combout  & ( \cpu|DP|SrcBMux|C[19]~159_combout  & ( (\cpu|DP|SrcBMux|C[20]~29_combout  & 
// ((!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[19]~38_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[19]~43_combout  & ( !\cpu|DP|SrcBMux|C[19]~159_combout  ) ) # ( !\cpu|DP|SrcBMux|C[19]~43_combout  & ( !\cpu|DP|SrcBMux|C[19]~159_combout  & ( 
// (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[20]~29_combout  & \cpu|DP|SrcBMux|C[19]~38_combout )) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datad(!\cpu|DP|SrcBMux|C[19]~38_combout ),
	.datae(!\cpu|DP|SrcBMux|C[19]~43_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[19]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[19]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[19]~160 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[19]~160 .lut_mask = 64'h0005FFFF0A0FFFFF;
defparam \cpu|DP|SrcBMux|C[19]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N19
dffeas \cpu|DP|RegFile|REG13|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N44
dffeas \cpu|DP|RegFile|REG14|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N15
cyclonev_lcell_comb \cpu|DP|RegFile|REG12|Q[18]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG12|Q[18]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[18]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG12|Q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[18]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG12|Q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG12|Q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N16
dffeas \cpu|DP|RegFile|REG12|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG12|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[18]~30 (
// Equation(s):
// \cpu|DP|SrcBMux|C[18]~30_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|RegFile|REG13|Q [18]) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & 
// ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [18]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [18])) ) ) ) # ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// \cpu|DP|RegFile|REG13|Q [18]) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [18]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [18])) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG13|Q [18]),
	.datac(!\cpu|DP|RegFile|REG14|Q [18]),
	.datad(!\cpu|DP|RegFile|REG12|Q [18]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[18]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[18]~30 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[18]~30 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu|DP|SrcBMux|C[18]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N39
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[18]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[18]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[18]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[18]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N40
dffeas \cpu|DP|RegFile|REG01|Q[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[18]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \cpu|DP|RegFile|REG02|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N40
dffeas \cpu|DP|RegFile|REG00|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N22
dffeas \cpu|DP|RegFile|REG03|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[18]~32 (
// Equation(s):
// \cpu|DP|SrcBMux|C[18]~32_combout  = ( \cpu|DP|RegFile|REG03|Q [18] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [18]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [18] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [18] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [18] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [18]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q[18]~DUPLICATE_q )) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [18] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [18]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q[18]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q[18]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG02|Q [18]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG00|Q [18]),
	.datae(!\cpu|DP|RegFile|REG03|Q [18]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[18]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[18]~32 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[18]~32 .lut_mask = 64'h05F505F530303F3F;
defparam \cpu|DP|SrcBMux|C[18]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N35
dffeas \cpu|DP|RegFile|REG06|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N37
dffeas \cpu|DP|RegFile|REG04|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N44
dffeas \cpu|DP|RegFile|REG07|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG05|Q[18]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG05|Q[18]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[18]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG05|Q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[18]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG05|Q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG05|Q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \cpu|DP|RegFile|REG05|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG05|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[18]~31 (
// Equation(s):
// \cpu|DP|SrcBMux|C[18]~31_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG07|Q [18] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG06|Q [18] ) ) ) # 
// ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG05|Q [18] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG04|Q [18] ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [18]),
	.datab(!\cpu|DP|RegFile|REG04|Q [18]),
	.datac(!\cpu|DP|RegFile|REG07|Q [18]),
	.datad(!\cpu|DP|RegFile|REG05|Q [18]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[18]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[18]~31 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[18]~31 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|DP|SrcBMux|C[18]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[18]~157 (
// Equation(s):
// \cpu|DP|SrcBMux|C[18]~157_combout  = ( \cpu|DP|SrcBMux|C[18]~32_combout  & ( \cpu|DP|SrcBMux|C[18]~31_combout  ) ) # ( !\cpu|DP|SrcBMux|C[18]~32_combout  & ( \cpu|DP|SrcBMux|C[18]~31_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[18]~32_combout  & ( !\cpu|DP|SrcBMux|C[18]~31_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[18]~32_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[18]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[18]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[18]~157 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[18]~157 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cpu|DP|SrcBMux|C[18]~157 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010101101110100110100000000110010000";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N20
dffeas \cpu|DP|RegFile|REG11|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N55
dffeas \cpu|DP|RegFile|REG08|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N41
dffeas \cpu|DP|RegFile|REG09|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N32
dffeas \cpu|DP|RegFile|REG10|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[18]~36 (
// Equation(s):
// \cpu|DP|SrcBMux|C[18]~36_combout  = ( \cpu|DP|RegFile|REG10|Q [18] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG11|Q [18]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [18] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG11|Q [18] & \cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [18] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [18])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [18]))) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [18] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [18])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [18]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG11|Q [18]),
	.datab(!\cpu|DP|RegFile|REG08|Q [18]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG09|Q [18]),
	.datae(!\cpu|DP|RegFile|REG10|Q [18]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[18]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[18]~36 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[18]~36 .lut_mask = 64'h303F303F0505F5F5;
defparam \cpu|DP|SrcBMux|C[18]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[18]~37 (
// Equation(s):
// \cpu|DP|SrcBMux|C[18]~37_combout  = ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( \cpu|DP|SrcBMux|C[18]~36_combout  & ( ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout )))) # 
// (\cpu|DP|SrcBMux|C[20]~34_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( !\cpu|DP|SrcBMux|C[18]~36_combout  & ( (!\cpu|DP|SrcBMux|C[20]~34_combout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[18]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[18]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[18]~37 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[18]~37 .lut_mask = 64'h082A00005D7F0000;
defparam \cpu|DP|SrcBMux|C[18]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[18]~158 (
// Equation(s):
// \cpu|DP|SrcBMux|C[18]~158_combout  = ( \cpu|DP|SrcBMux|C[18]~157_combout  & ( \cpu|DP|SrcBMux|C[18]~37_combout  ) ) # ( !\cpu|DP|SrcBMux|C[18]~157_combout  & ( \cpu|DP|SrcBMux|C[18]~37_combout  ) ) # ( \cpu|DP|SrcBMux|C[18]~157_combout  & ( 
// !\cpu|DP|SrcBMux|C[18]~37_combout  & ( (\cpu|DP|SrcBMux|C[20]~29_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[18]~30_combout ))) ) ) ) # ( !\cpu|DP|SrcBMux|C[18]~157_combout  & ( !\cpu|DP|SrcBMux|C[18]~37_combout  & ( 
// (\cpu|DP|SrcBMux|C[18]~30_combout  & (\cpu|DP|SrcBMux|C[20]~29_combout  & \cpu|DP|ra2mux|C[3]~1_combout )) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[18]~30_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(!\cpu|DP|SrcBMux|C[18]~157_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[18]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[18]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[18]~158 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[18]~158 .lut_mask = 64'h00050F05FFFFFFFF;
defparam \cpu|DP|SrcBMux|C[18]~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N10
dffeas \cpu|DP|RegFile|REG08|Q[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[17]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N14
dffeas \cpu|DP|RegFile|REG09|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N44
dffeas \cpu|DP|RegFile|REG11|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \cpu|DP|RegFile|REG10|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux14~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux14~2_combout  = ( \cpu|DP|RegFile|REG10|Q [17] & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [17]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG08|Q[17]~DUPLICATE_q )) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [17] & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [17]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG08|Q[17]~DUPLICATE_q )) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [17] & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( (\cpu|DP|RegFile|REG11|Q [17]) # (\cpu|DP|ra1mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [17] & ( 
// !\cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & \cpu|DP|RegFile|REG11|Q [17]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q[17]~DUPLICATE_q ),
	.datab(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG09|Q [17]),
	.datad(!\cpu|DP|RegFile|REG11|Q [17]),
	.datae(!\cpu|DP|RegFile|REG10|Q [17]),
	.dataf(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~2 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N50
dffeas \cpu|DP|RegFile|REG05|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N32
dffeas \cpu|DP|RegFile|REG06|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N55
dffeas \cpu|DP|RegFile|REG07|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N33
cyclonev_lcell_comb \cpu|DP|RegFile|REG04|Q[17]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG04|Q[17]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[17]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG04|Q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[17]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG04|Q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG04|Q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N35
dffeas \cpu|DP|RegFile|REG04|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux14~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux14~1_combout  = ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG04|Q [17] ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG05|Q [17] ) 
// ) ) # ( \cpu|DP|ra1mux|C[0]~2_combout  & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG06|Q [17] ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG07|Q [17] ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [17]),
	.datab(!\cpu|DP|RegFile|REG06|Q [17]),
	.datac(!\cpu|DP|RegFile|REG07|Q [17]),
	.datad(!\cpu|DP|RegFile|REG04|Q [17]),
	.datae(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N52
dffeas \cpu|DP|RegFile|REG01|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N39
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[17]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[17]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[17]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[17]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N40
dffeas \cpu|DP|RegFile|REG00|Q[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[17]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N1
dffeas \cpu|DP|RegFile|REG03|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N49
dffeas \cpu|DP|RegFile|REG02|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux14~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux14~0_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q[17]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( 
// \cpu|DP|RegFile|REG02|Q [17] ) ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q [17] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q [17] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [17]),
	.datab(!\cpu|DP|RegFile|REG00|Q[17]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG03|Q [17]),
	.datad(!\cpu|DP|RegFile|REG02|Q [17]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y23_N32
dffeas \cpu|DP|RegFile|REG12|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N1
dffeas \cpu|DP|RegFile|REG13|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux14~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux14~3_combout  = ( \cpu|DP|RegFile|REG13|Q [17] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [17]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG12|Q [17]))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [17] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q [17])))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG12|Q [17] & ((\cpu|DP|ra1mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [17] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG14|Q [17] & \cpu|DP|ra1mux|C[0]~2_combout )))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG12|Q [17]))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [17] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  
// & ((\cpu|DP|RegFile|REG14|Q [17]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [17])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [17]),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG14|Q [17]),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [17]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~3 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux14~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux14~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux14~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux14~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux14~2_combout ))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux14~1_combout ) # (\cpu|DP|ra1mux|C[2]~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux14~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux14~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & 
// (((!\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux14~2_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout  & \cpu|DP|RegFile|MUX_RD1|Mux14~1_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux14~0_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux14~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux14~2_combout  & (\cpu|DP|ra1mux|C[2]~0_combout ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux14~1_combout ) # 
// (\cpu|DP|ra1mux|C[2]~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux14~0_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux14~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux14~2_combout  & (\cpu|DP|ra1mux|C[2]~0_combout ))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout  & \cpu|DP|RegFile|MUX_RD1|Mux14~1_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux14~2_combout ),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux14~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux14~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \cpu|DP|RegFile|MUX_RD1|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N10
dffeas \cpu|DP|RegFile|REG01|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N20
dffeas \cpu|DP|RegFile|REG13|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \cpu|DP|RegFile|REG09|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N50
dffeas \cpu|DP|RegFile|REG05|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux15~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux15~1_combout  = ( \cpu|DP|RegFile|REG05|Q [16] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [16]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [16])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG05|Q [16] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [16]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [16])) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [16] & ( 
// !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG13|Q [16]) # (\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [16] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|REG13|Q [16]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [16]),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|REG13|Q [16]),
	.datad(!\cpu|DP|RegFile|REG09|Q [16]),
	.datae(!\cpu|DP|RegFile|REG05|Q [16]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~1 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \cpu|DP|RegFile|REG08|Q[16]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG08|Q[16]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[16]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG08|Q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[16]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG08|Q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG08|Q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N44
dffeas \cpu|DP|RegFile|REG08|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG08|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[16]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[16]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[16]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[16]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N32
dffeas \cpu|DP|RegFile|REG00|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N40
dffeas \cpu|DP|RegFile|REG12|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N13
dffeas \cpu|DP|RegFile|REG04|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux15~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux15~0_combout  = ( \cpu|DP|RegFile|REG04|Q [16] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG00|Q [16]) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [16] & ( \cpu|DP|ra1mux|C[3]~1_combout  
// & ( (\cpu|DP|RegFile|REG00|Q [16] & \cpu|DP|ra1mux|C[2]~0_combout ) ) ) ) # ( \cpu|DP|RegFile|REG04|Q [16] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG12|Q [16]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// (\cpu|DP|RegFile|REG08|Q [16])) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [16] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG12|Q [16]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG08|Q [16])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [16]),
	.datab(!\cpu|DP|RegFile|REG00|Q [16]),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|REG12|Q [16]),
	.datae(!\cpu|DP|RegFile|REG04|Q [16]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N52
dffeas \cpu|DP|RegFile|REG06|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N7
dffeas \cpu|DP|RegFile|REG10|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N50
dffeas \cpu|DP|RegFile|REG14|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux15~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux15~2_combout  = ( \cpu|DP|RegFile|REG14|Q [16] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG06|Q [16]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG02|Q [16])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG14|Q [16] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG06|Q [16]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG02|Q [16])) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [16] & ( 
// !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG10|Q [16]) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [16] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & \cpu|DP|RegFile|REG10|Q [16]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [16]),
	.datab(!\cpu|DP|RegFile|REG06|Q [16]),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|REG10|Q [16]),
	.datae(!\cpu|DP|RegFile|REG14|Q [16]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~2 .lut_mask = 64'h000FF0FF35353535;
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \cpu|DP|RegFile|REG03|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N39
cyclonev_lcell_comb \cpu|DP|RegFile|REG11|Q[16]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG11|Q[16]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[16]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG11|Q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[16]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG11|Q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG11|Q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N40
dffeas \cpu|DP|RegFile|REG11|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N26
dffeas \cpu|DP|RegFile|REG07|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux15~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux15~3_combout  = ( \cpu|DP|RegFile|REG07|Q [16] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # ((!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG11|Q [16]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|REG03|Q [16]))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [16] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG11|Q [16])))) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|REG03|Q [16] & ((\cpu|DP|ra1mux|C[2]~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [16] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|REG11|Q [16] & \cpu|DP|ra1mux|C[2]~0_combout )))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|REG03|Q [16]))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [16] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  
// & ((\cpu|DP|RegFile|REG11|Q [16]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG03|Q [16])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q [16]),
	.datab(!\cpu|DP|RegFile|REG11|Q [16]),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|RegFile|REG07|Q [16]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~3 .lut_mask = 64'h00350F35F035FF35;
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux15~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux15~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux15~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux15~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # ((!\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux15~1_combout )) # 
// (\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux15~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux15~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux15~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout )) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux15~1_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux15~0_combout  & \cpu|DP|ra1mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux15~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux15~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux15~1_combout  & ((\cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux15~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux15~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux15~3_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux15~1_combout )) # (\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux15~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux15~1_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux15~0_combout ),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux15~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~4 .lut_mask = 64'h00275527AA27FF27;
defparam \cpu|DP|RegFile|MUX_RD1|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N8
dffeas \cpu|DP|RegFile|REG13|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N38
dffeas \cpu|DP|RegFile|REG12|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[15]~115 (
// Equation(s):
// \cpu|DP|SrcBMux|C[15]~115_combout  = ( \cpu|DP|RegFile|REG12|Q [15] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG13|Q [15])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG14|Q [15]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [15] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG13|Q [15])))) 
// # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG14|Q [15]))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [15] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout 
// ) # (\cpu|DP|RegFile|REG13|Q [15])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [15] & (!\cpu|DP|ra2mux|C[0]~2_combout ))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [15] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  
// & (((\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG13|Q [15])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [15] & (!\cpu|DP|ra2mux|C[0]~2_combout ))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG14|Q [15]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG13|Q [15]),
	.datae(!\cpu|DP|RegFile|REG12|Q [15]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[15]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[15]~115 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[15]~115 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \cpu|DP|SrcBMux|C[15]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N0
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[15]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[15]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[15]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[15]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N1
dffeas \cpu|DP|RegFile|REG01|Q[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[15]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N44
dffeas \cpu|DP|RegFile|REG03|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N47
dffeas \cpu|DP|RegFile|REG00|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N7
dffeas \cpu|DP|RegFile|REG02|Q[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[15]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[15]~117 (
// Equation(s):
// \cpu|DP|SrcBMux|C[15]~117_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG03|Q [15] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// \cpu|DP|RegFile|REG02|Q[15]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG01|Q[15]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( 
// \cpu|DP|RegFile|REG00|Q [15] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q[15]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG03|Q [15]),
	.datac(!\cpu|DP|RegFile|REG00|Q [15]),
	.datad(!\cpu|DP|RegFile|REG02|Q[15]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[15]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[15]~117 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[15]~117 .lut_mask = 64'h0F0F555500FF3333;
defparam \cpu|DP|SrcBMux|C[15]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N39
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[15]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[15]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[15]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[15]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y23_N40
dffeas \cpu|DP|RegFile|REG06|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N24
cyclonev_lcell_comb \cpu|DP|RegFile|REG05|Q[15]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG05|Q[15]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[15]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG05|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[15]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG05|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG05|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N25
dffeas \cpu|DP|RegFile|REG05|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG05|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N22
dffeas \cpu|DP|RegFile|REG04|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N49
dffeas \cpu|DP|RegFile|REG07|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[15]~116 (
// Equation(s):
// \cpu|DP|SrcBMux|C[15]~116_combout  = ( \cpu|DP|RegFile|REG07|Q [15] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG05|Q [15]) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [15] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG05|Q [15] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [15] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [15]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG06|Q [15])) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [15] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [15]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG06|Q [15])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [15]),
	.datab(!\cpu|DP|RegFile|REG05|Q [15]),
	.datac(!\cpu|DP|RegFile|REG04|Q [15]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG07|Q [15]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[15]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[15]~116 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[15]~116 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|DP|SrcBMux|C[15]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[15]~182 (
// Equation(s):
// \cpu|DP|SrcBMux|C[15]~182_combout  = ( \cpu|DP|SrcBMux|C[15]~116_combout  & ( (\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[15]~117_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[15]~116_combout  & ( (\cpu|DP|SrcBMux|C[15]~117_combout  & 
// !\cpu|DP|ra2mux|C[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[15]~117_combout ),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[15]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[15]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[15]~182 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[15]~182 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|DP|SrcBMux|C[15]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[15]~183 (
// Equation(s):
// \cpu|DP|SrcBMux|C[15]~183_combout  = ( \cpu|DP|SrcBMux|C[15]~120_combout  ) # ( !\cpu|DP|SrcBMux|C[15]~120_combout  & ( (\cpu|DP|SrcBMux|C[20]~29_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[15]~182_combout ))) # 
// (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[15]~115_combout )))) ) )

	.dataa(!\cpu|DP|SrcBMux|C[15]~115_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datad(!\cpu|DP|SrcBMux|C[15]~182_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[15]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[15]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[15]~183 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[15]~183 .lut_mask = 64'h010D010DFFFFFFFF;
defparam \cpu|DP|SrcBMux|C[15]~183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N20
dffeas \cpu|DP|RegFile|REG10|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N48
cyclonev_lcell_comb \cpu|DP|RegFile|REG09|Q[14]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG09|Q[14]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG09|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[14]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG09|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG09|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N49
dffeas \cpu|DP|RegFile|REG09|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG09|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N52
dffeas \cpu|DP|RegFile|REG08|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N55
dffeas \cpu|DP|RegFile|REG11|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[14]~125 (
// Equation(s):
// \cpu|DP|SrcBMux|C[14]~125_combout  = ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG11|Q [14] ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG09|Q [14] ) ) ) # 
// ( \cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG10|Q [14] ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG08|Q [14] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [14]),
	.datab(!\cpu|DP|RegFile|REG09|Q [14]),
	.datac(!\cpu|DP|RegFile|REG08|Q [14]),
	.datad(!\cpu|DP|RegFile|REG11|Q [14]),
	.datae(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[14]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[14]~125 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[14]~125 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|DP|SrcBMux|C[14]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[14]~126 (
// Equation(s):
// \cpu|DP|SrcBMux|C[14]~126_combout  = ( \cpu|DP|SrcBMux|C[20]~34_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & \cpu|DP|SrcBMux|C[14]~125_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~34_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|SrcBMux|C[14]~125_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[14]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[14]~126 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[14]~126 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \cpu|DP|SrcBMux|C[14]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N0
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[14]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[14]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[14]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \cpu|DP|RegFile|REG06|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \cpu|DP|RegFile|REG04|Q[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \cpu|DP|RegFile|REG05|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N8
dffeas \cpu|DP|RegFile|REG07|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[14]~122 (
// Equation(s):
// \cpu|DP|SrcBMux|C[14]~122_combout  = ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q [14] ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q [14] ) ) ) # 
// ( \cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG06|Q [14] ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q[14]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [14]),
	.datab(!\cpu|DP|RegFile|REG04|Q[14]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG05|Q [14]),
	.datad(!\cpu|DP|RegFile|REG07|Q [14]),
	.datae(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[14]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[14]~122 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[14]~122 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|DP|SrcBMux|C[14]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[14]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[14]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[14]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N4
dffeas \cpu|DP|RegFile|REG00|Q[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N21
cyclonev_lcell_comb \cpu|DP|RegFile|REG01|Q[14]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG01|Q[14]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG01|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[14]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG01|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG01|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N22
dffeas \cpu|DP|RegFile|REG01|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N14
dffeas \cpu|DP|RegFile|REG03|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N58
dffeas \cpu|DP|RegFile|REG02|Q[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[14]~123 (
// Equation(s):
// \cpu|DP|SrcBMux|C[14]~123_combout  = ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q [14] ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q [14] ) ) ) # 
// ( \cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG02|Q[14]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q[14]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q[14]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG01|Q [14]),
	.datac(!\cpu|DP|RegFile|REG03|Q [14]),
	.datad(!\cpu|DP|RegFile|REG02|Q[14]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[14]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[14]~123 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[14]~123 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|DP|SrcBMux|C[14]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N27
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[14]~184 (
// Equation(s):
// \cpu|DP|SrcBMux|C[14]~184_combout  = ( \cpu|DP|SrcBMux|C[14]~123_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[14]~122_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[14]~123_combout  & ( (\cpu|DP|ra2mux|C[2]~0_combout  & 
// \cpu|DP|SrcBMux|C[14]~122_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[14]~122_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[14]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[14]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[14]~184 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[14]~184 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|DP|SrcBMux|C[14]~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N20
dffeas \cpu|DP|RegFile|REG14|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N51
cyclonev_lcell_comb \cpu|DP|RegFile|REG12|Q[14]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG12|Q[14]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG12|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[14]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG12|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG12|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N52
dffeas \cpu|DP|RegFile|REG12|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG12|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N38
dffeas \cpu|DP|RegFile|REG13|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N33
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~29 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~29_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~5_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~34  ))
// \cpu|DP|PCAdder2|Add0~30  = CARRY(( \cpu|DP|PCAdder1|Add0~5_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~34  ))

	.dataa(!\cpu|DP|PCAdder1|Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~29_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~29 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|DP|PCAdder2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[14]~121 (
// Equation(s):
// \cpu|DP|SrcBMux|C[14]~121_combout  = ( \cpu|DP|PCAdder2|Add0~29_sumout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG13|Q [14]) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|PCAdder2|Add0~29_sumout  & ( \cpu|DP|ra2mux|C[0]~2_combout  
// & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|REG13|Q [14]) ) ) ) # ( \cpu|DP|PCAdder2|Add0~29_sumout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [14]))) # (\cpu|DP|ra2mux|C[1]~3_combout  
// & (\cpu|DP|RegFile|REG14|Q [14])) ) ) ) # ( !\cpu|DP|PCAdder2|Add0~29_sumout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [14]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [14])) 
// ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG14|Q [14]),
	.datac(!\cpu|DP|RegFile|REG12|Q [14]),
	.datad(!\cpu|DP|RegFile|REG13|Q [14]),
	.datae(!\cpu|DP|PCAdder2|Add0~29_sumout ),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[14]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[14]~121 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[14]~121 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \cpu|DP|SrcBMux|C[14]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[14]~185 (
// Equation(s):
// \cpu|DP|SrcBMux|C[14]~185_combout  = ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|SrcBMux|C[14]~121_combout  & ( ((\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[14]~184_combout )) # (\cpu|DP|SrcBMux|C[14]~126_combout ) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|SrcBMux|C[14]~121_combout  & ( \cpu|DP|SrcBMux|C[14]~126_combout  ) ) ) # ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( !\cpu|DP|SrcBMux|C[14]~121_combout  & ( ((\cpu|DP|SrcBMux|C[14]~184_combout  & 
// !\cpu|DP|ra2mux|C[3]~1_combout )) # (\cpu|DP|SrcBMux|C[14]~126_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( !\cpu|DP|SrcBMux|C[14]~121_combout  & ( \cpu|DP|SrcBMux|C[14]~126_combout  ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[14]~126_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[14]~184_combout ),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[14]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[14]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[14]~185 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[14]~185 .lut_mask = 64'h55555F5555555FFF;
defparam \cpu|DP|SrcBMux|C[14]~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N56
dffeas \cpu|DP|RegFile|REG10|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N7
dffeas \cpu|DP|RegFile|REG09|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N19
dffeas \cpu|DP|RegFile|REG11|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \cpu|DP|RegFile|REG08|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N57
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux18~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux18~2_combout  = ( \cpu|DP|RegFile|REG08|Q [13] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG10|Q [13]) ) ) ) # ( !\cpu|DP|RegFile|REG08|Q [13] & ( \cpu|DP|ra1mux|C[0]~2_combout  & 
// ( (\cpu|DP|RegFile|REG10|Q [13] & !\cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG08|Q [13] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [13]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG09|Q [13])) ) ) ) # ( !\cpu|DP|RegFile|REG08|Q [13] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [13]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG09|Q [13])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [13]),
	.datab(!\cpu|DP|RegFile|REG09|Q [13]),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG11|Q [13]),
	.datae(!\cpu|DP|RegFile|REG08|Q [13]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~2 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N5
dffeas \cpu|DP|RegFile|REG01|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG03|Q[13]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG03|Q[13]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG03|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[13]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG03|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG03|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \cpu|DP|RegFile|REG03|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG03|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N51
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[13]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[13]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[13]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N52
dffeas \cpu|DP|RegFile|REG00|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \cpu|DP|RegFile|REG02|Q[13]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG02|Q[13]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG02|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[13]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG02|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG02|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N37
dffeas \cpu|DP|RegFile|REG02|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG02|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux18~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux18~0_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q [13] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG02|Q [13] ) 
// ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q [13] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q [13] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [13]),
	.datab(!\cpu|DP|RegFile|REG03|Q [13]),
	.datac(!\cpu|DP|RegFile|REG00|Q [13]),
	.datad(!\cpu|DP|RegFile|REG02|Q [13]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[13]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[13]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[13]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[13]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \cpu|DP|RegFile|REG06|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N59
dffeas \cpu|DP|RegFile|REG04|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N14
dffeas \cpu|DP|RegFile|REG07|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N50
dffeas \cpu|DP|RegFile|REG05|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux18~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux18~1_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q [13] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG06|Q [13] ) 
// ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q [13] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q [13] ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [13]),
	.datab(!\cpu|DP|RegFile|REG04|Q [13]),
	.datac(!\cpu|DP|RegFile|REG07|Q [13]),
	.datad(!\cpu|DP|RegFile|REG05|Q [13]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N11
dffeas \cpu|DP|RegFile|REG14|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N14
dffeas \cpu|DP|RegFile|REG12|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N38
dffeas \cpu|DP|RegFile|REG13|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N30
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~33 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~33_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~9_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~38  ))
// \cpu|DP|PCAdder2|Add0~34  = CARRY(( \cpu|DP|PCAdder1|Add0~9_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCAdder1|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~33_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~33 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N39
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux18~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux18~3_combout  = ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~33_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [13])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [13]))) ) 
// ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~33_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q [13]) ) ) ) # ( \cpu|DP|ra1mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~33_sumout  & ( 
// (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [13])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [13]))) ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~33_sumout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & 
// \cpu|DP|RegFile|REG13|Q [13]) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG14|Q [13]),
	.datac(!\cpu|DP|RegFile|REG12|Q [13]),
	.datad(!\cpu|DP|RegFile|REG13|Q [13]),
	.datae(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~3 .lut_mask = 64'h00552727AAFF2727;
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux18~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux18~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux18~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux18~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux18~2_combout )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux18~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux18~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux18~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )))) 
// # (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux18~2_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux18~0_combout ))))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux18~1_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux18~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux18~2_combout )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux18~0_combout ))))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux18~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux18~3_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux18~2_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux18~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux18~2_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux18~0_combout ),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux18~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[11]~166 (
// Equation(s):
// \cpu|DP|SrcBMux|C[11]~166_combout  = ( \cpu|DP|SrcBMux|C[11]~69_combout  & ( \cpu|DP|SrcBMux|C[11]~67_combout  ) ) # ( !\cpu|DP|SrcBMux|C[11]~69_combout  & ( \cpu|DP|SrcBMux|C[11]~67_combout  & ( \cpu|DP|SrcBMux|C[11]~68_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[11]~69_combout  & ( !\cpu|DP|SrcBMux|C[11]~67_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[11]~68_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[11]~69_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[11]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[11]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[11]~166 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[11]~166 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \cpu|DP|SrcBMux|C[11]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N33
cyclonev_lcell_comb \cpu|DP|Alu|_~49 (
// Equation(s):
// \cpu|DP|Alu|_~49_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout  $ (\cpu|DP|SrcBMux|C[11]~166_combout )) ) + ( \cpu|DP|Alu|_~55  ) + ( \cpu|DP|Alu|_~54  ))
// \cpu|DP|Alu|_~50  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout  $ (\cpu|DP|SrcBMux|C[11]~166_combout )) ) + ( \cpu|DP|Alu|_~55  ) + ( \cpu|DP|Alu|_~54  ))
// \cpu|DP|Alu|_~51  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[11]~166_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[11]~166_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~54 ),
	.sharein(\cpu|DP|Alu|_~55 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~49_sumout ),
	.cout(\cpu|DP|Alu|_~50 ),
	.shareout(\cpu|DP|Alu|_~51 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~49 .extended_lut = "off";
defparam \cpu|DP|Alu|_~49 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \cpu|DP|Alu|_~109 (
// Equation(s):
// \cpu|DP|Alu|_~109_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[12]~189_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux19~4_combout )) ) + ( \cpu|DP|Alu|_~51  ) + ( \cpu|DP|Alu|_~50  ))
// \cpu|DP|Alu|_~110  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[12]~189_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux19~4_combout )) ) + ( \cpu|DP|Alu|_~51  ) + ( \cpu|DP|Alu|_~50  ))
// \cpu|DP|Alu|_~111  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux19~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[12]~189_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[12]~189_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux19~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~50 ),
	.sharein(\cpu|DP|Alu|_~51 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~109_sumout ),
	.cout(\cpu|DP|Alu|_~110 ),
	.shareout(\cpu|DP|Alu|_~111 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~109 .extended_lut = "off";
defparam \cpu|DP|Alu|_~109 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N39
cyclonev_lcell_comb \cpu|DP|Alu|_~105 (
// Equation(s):
// \cpu|DP|Alu|_~105_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[13]~187_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout )) ) + ( \cpu|DP|Alu|_~111  ) + ( \cpu|DP|Alu|_~110  ))
// \cpu|DP|Alu|_~106  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[13]~187_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout )) ) + ( \cpu|DP|Alu|_~111  ) + ( \cpu|DP|Alu|_~110  ))
// \cpu|DP|Alu|_~107  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[13]~187_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[13]~187_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~110 ),
	.sharein(\cpu|DP|Alu|_~111 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~105_sumout ),
	.cout(\cpu|DP|Alu|_~106 ),
	.shareout(\cpu|DP|Alu|_~107 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~105 .extended_lut = "off";
defparam \cpu|DP|Alu|_~105 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \cpu|DP|Alu|_~101 (
// Equation(s):
// \cpu|DP|Alu|_~101_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  $ (\cpu|DP|SrcBMux|C[14]~185_combout )) ) + ( \cpu|DP|Alu|_~107  ) + ( \cpu|DP|Alu|_~106  ))
// \cpu|DP|Alu|_~102  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  $ (\cpu|DP|SrcBMux|C[14]~185_combout )) ) + ( \cpu|DP|Alu|_~107  ) + ( \cpu|DP|Alu|_~106  ))
// \cpu|DP|Alu|_~103  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[14]~185_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout ),
	.datac(!\cpu|DP|SrcBMux|C[14]~185_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~106 ),
	.sharein(\cpu|DP|Alu|_~107 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~101_sumout ),
	.cout(\cpu|DP|Alu|_~102 ),
	.shareout(\cpu|DP|Alu|_~103 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~101 .extended_lut = "off";
defparam \cpu|DP|Alu|_~101 .lut_mask = 64'h0000121200006969;
defparam \cpu|DP|Alu|_~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N45
cyclonev_lcell_comb \cpu|DP|Alu|_~97 (
// Equation(s):
// \cpu|DP|Alu|_~97_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout  $ (\cpu|DP|SrcBMux|C[15]~183_combout )) ) + ( \cpu|DP|Alu|_~103  ) + ( \cpu|DP|Alu|_~102  ))
// \cpu|DP|Alu|_~98  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout  $ (\cpu|DP|SrcBMux|C[15]~183_combout )) ) + ( \cpu|DP|Alu|_~103  ) + ( \cpu|DP|Alu|_~102  ))
// \cpu|DP|Alu|_~99  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[15]~183_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[15]~183_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~102 ),
	.sharein(\cpu|DP|Alu|_~103 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~97_sumout ),
	.cout(\cpu|DP|Alu|_~98 ),
	.shareout(\cpu|DP|Alu|_~99 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~97 .extended_lut = "off";
defparam \cpu|DP|Alu|_~97 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \cpu|DP|Alu|_~73 (
// Equation(s):
// \cpu|DP|Alu|_~73_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[16]~175_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout )) ) + ( \cpu|DP|Alu|_~99  ) + ( \cpu|DP|Alu|_~98  ))
// \cpu|DP|Alu|_~74  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[16]~175_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout )) ) + ( \cpu|DP|Alu|_~99  ) + ( \cpu|DP|Alu|_~98  ))
// \cpu|DP|Alu|_~75  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[16]~175_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[16]~175_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~98 ),
	.sharein(\cpu|DP|Alu|_~99 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~73_sumout ),
	.cout(\cpu|DP|Alu|_~74 ),
	.shareout(\cpu|DP|Alu|_~75 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~73 .extended_lut = "off";
defparam \cpu|DP|Alu|_~73 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[16]~92 (
// Equation(s):
// \cpu|DP|SrcBMux|C[16]~92_combout  = ( \cpu|DP|RegFile|REG10|Q [16] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG11|Q [16]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [16] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG11|Q [16] & \cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [16] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q [16]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG09|Q [16])) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [16] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q [16]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q [16])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [16]),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG09|Q [16]),
	.datad(!\cpu|DP|RegFile|REG08|Q [16]),
	.datae(!\cpu|DP|RegFile|REG10|Q [16]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[16]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[16]~92 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[16]~92 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \cpu|DP|SrcBMux|C[16]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[16]~93 (
// Equation(s):
// \cpu|DP|SrcBMux|C[16]~93_combout  = ( \cpu|DP|SrcBMux|C[20]~34_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( \cpu|DP|SrcBMux|C[16]~92_combout  ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~34_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|SrcBMux|C[16]~92_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[16]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[16]~93 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[16]~93 .lut_mask = 64'h0F0F00FF00000000;
defparam \cpu|DP|SrcBMux|C[16]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[16]~88 (
// Equation(s):
// \cpu|DP|SrcBMux|C[16]~88_combout  = ( \cpu|DP|RegFile|REG13|Q [16] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [16]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [16]))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [16] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG12|Q [16] & !\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG14|Q [16]))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [16] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG12|Q 
// [16])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [16] & ((!\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [16] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [16]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [16])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [16]),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG12|Q [16]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [16]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[16]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[16]~88 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[16]~88 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \cpu|DP|SrcBMux|C[16]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N51
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[16]~89 (
// Equation(s):
// \cpu|DP|SrcBMux|C[16]~89_combout  = ( \cpu|DP|RegFile|REG06|Q [16] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG07|Q [16]) ) ) ) # ( !\cpu|DP|RegFile|REG06|Q [16] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG07|Q [16] & \cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG06|Q [16] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [16]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG05|Q [16])) ) ) ) # ( !\cpu|DP|RegFile|REG06|Q [16] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [16]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG05|Q [16])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [16]),
	.datab(!\cpu|DP|RegFile|REG07|Q [16]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG04|Q [16]),
	.datae(!\cpu|DP|RegFile|REG06|Q [16]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[16]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[16]~89 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[16]~89 .lut_mask = 64'h05F505F50303F3F3;
defparam \cpu|DP|SrcBMux|C[16]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N33
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[16]~91 (
// Equation(s):
// \cpu|DP|SrcBMux|C[16]~91_combout  = ( \cpu|DP|SrcBMux|C[16]~88_combout  & ( \cpu|DP|SrcBMux|C[16]~89_combout  & ( ((\cpu|DP|SrcBMux|C[16]~90_combout ) # (\cpu|DP|ra2mux|C[3]~1_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout ) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[16]~88_combout  & ( \cpu|DP|SrcBMux|C[16]~89_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[16]~90_combout ) # (\cpu|DP|ra2mux|C[2]~0_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[16]~88_combout  & ( 
// !\cpu|DP|SrcBMux|C[16]~89_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & \cpu|DP|SrcBMux|C[16]~90_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[16]~88_combout  & ( !\cpu|DP|SrcBMux|C[16]~89_combout  & ( 
// (!\cpu|DP|ra2mux|C[2]~0_combout  & (!\cpu|DP|ra2mux|C[3]~1_combout  & \cpu|DP|SrcBMux|C[16]~90_combout )) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(!\cpu|DP|SrcBMux|C[16]~90_combout ),
	.datae(!\cpu|DP|SrcBMux|C[16]~88_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[16]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[16]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[16]~91 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[16]~91 .lut_mask = 64'h00A00FAF50F05FFF;
defparam \cpu|DP|SrcBMux|C[16]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \cpu|DP|Alu|res[16]~22 (
// Equation(s):
// \cpu|DP|Alu|res[16]~22_combout  = ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|SrcBMux|C[16]~91_combout  & ( (\cpu|DP|Alu|Equal1~0_combout  & !\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( 
// \cpu|DP|SrcBMux|C[16]~91_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout  & (((!\cpu|DP|SrcBMux|C[16]~93_combout )) # (\cpu|DP|Alu|Equal1~0_combout ))) # (\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout  & (((!\cpu|DP|SrcBMux|C[16]~93_combout  & 
// !\cpu|DP|Alu|res[1]~1_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( !\cpu|DP|SrcBMux|C[16]~91_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout  & (((!\cpu|DP|SrcBMux|C[16]~93_combout )) # (\cpu|DP|Alu|Equal1~0_combout ))) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout  & (((!\cpu|DP|SrcBMux|C[16]~93_combout  & !\cpu|DP|Alu|res[1]~1_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( !\cpu|DP|SrcBMux|C[16]~91_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout  & 
// (((!\cpu|DP|SrcBMux|C[16]~93_combout )) # (\cpu|DP|Alu|Equal1~0_combout ))) # (\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout  & (((!\cpu|DP|SrcBMux|C[16]~93_combout  & !\cpu|DP|Alu|res[1]~1_combout )))) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux15~4_combout ),
	.datac(!\cpu|DP|SrcBMux|C[16]~93_combout ),
	.datad(!\cpu|DP|Alu|res[1]~1_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[16]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[16]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[16]~22 .extended_lut = "off";
defparam \cpu|DP|Alu|res[16]~22 .lut_mask = 64'hF4C4F4C4F4C44444;
defparam \cpu|DP|Alu|res[16]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N42
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[16]~39 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[16]~39_combout  = ( \cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\cpu|DP|Alu|_~73_sumout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[16]~22_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( \cpu|DP|Alu|res[29]~0_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & \cpu|DP|Alu|_~73_sumout ) ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & !\cpu|DP|Alu|res[16]~22_combout ) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|_~73_sumout ),
	.datad(!\cpu|DP|Alu|res[16]~22_combout ),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[16]~39 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[16]~39 .lut_mask = 64'hAA000A0AFF555F5F;
defparam \cpu|DP|MemtoRegMux|C[16]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N16
dffeas \cpu|DP|RegFile|REG02|Q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[16]~39_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[16] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[16]~90 (
// Equation(s):
// \cpu|DP|SrcBMux|C[16]~90_combout  = ( \cpu|DP|RegFile|REG03|Q [16] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [16]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [16] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [16] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [16] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [16]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q [16])) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [16] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [16]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG01|Q [16])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [16]),
	.datab(!\cpu|DP|RegFile|REG01|Q [16]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG00|Q [16]),
	.datae(!\cpu|DP|RegFile|REG03|Q [16]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[16]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[16]~90 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[16]~90 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|DP|SrcBMux|C[16]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[16]~174 (
// Equation(s):
// \cpu|DP|SrcBMux|C[16]~174_combout  = ( \cpu|DP|SrcBMux|C[16]~89_combout  & ( (\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[16]~90_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[16]~89_combout  & ( (\cpu|DP|SrcBMux|C[16]~90_combout  & 
// !\cpu|DP|ra2mux|C[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[16]~90_combout ),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[16]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[16]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[16]~174 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[16]~174 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|DP|SrcBMux|C[16]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[16]~175 (
// Equation(s):
// \cpu|DP|SrcBMux|C[16]~175_combout  = ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|SrcBMux|C[16]~93_combout  ) ) # ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|SrcBMux|C[16]~93_combout  ) ) # ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( 
// !\cpu|DP|SrcBMux|C[16]~93_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[16]~174_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[16]~88_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[16]~174_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(!\cpu|DP|SrcBMux|C[16]~88_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[16]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[16]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[16]~175 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[16]~175 .lut_mask = 64'h0000505FFFFFFFFF;
defparam \cpu|DP|SrcBMux|C[16]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \cpu|DP|Alu|_~113 (
// Equation(s):
// \cpu|DP|Alu|_~113_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[17]~191_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout )) ) + ( \cpu|DP|Alu|_~75  ) + ( \cpu|DP|Alu|_~74  ))
// \cpu|DP|Alu|_~114  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[17]~191_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout )) ) + ( \cpu|DP|Alu|_~75  ) + ( \cpu|DP|Alu|_~74  ))
// \cpu|DP|Alu|_~115  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[17]~191_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[17]~191_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~74 ),
	.sharein(\cpu|DP|Alu|_~75 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~113_sumout ),
	.cout(\cpu|DP|Alu|_~114 ),
	.shareout(\cpu|DP|Alu|_~115 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~113 .extended_lut = "off";
defparam \cpu|DP|Alu|_~113 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \cpu|DP|RegFile|REG08|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[17]~143 (
// Equation(s):
// \cpu|DP|SrcBMux|C[17]~143_combout  = ( \cpu|DP|RegFile|REG11|Q [17] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG09|Q [17]) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [17] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG09|Q [17] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [17] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG08|Q [17]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG10|Q [17])) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [17] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG08|Q [17]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG10|Q [17])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [17]),
	.datab(!\cpu|DP|RegFile|REG08|Q [17]),
	.datac(!\cpu|DP|RegFile|REG09|Q [17]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG11|Q [17]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[17]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[17]~143 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[17]~143 .lut_mask = 64'h335533550F000FFF;
defparam \cpu|DP|SrcBMux|C[17]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[17]~144 (
// Equation(s):
// \cpu|DP|SrcBMux|C[17]~144_combout  = ( \cpu|DP|SrcBMux|C[17]~143_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ) # (\cpu|DP|SrcBMux|C[20]~34_combout ))) ) ) # ( 
// !\cpu|DP|SrcBMux|C[17]~143_combout  & ( (!\cpu|DP|SrcBMux|C[20]~34_combout  & (!\cpu|DP|SrcBMux|C[20]~35_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[17]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[17]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[17]~144 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[17]~144 .lut_mask = 64'h00C000C030F030F0;
defparam \cpu|DP|SrcBMux|C[17]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N41
dffeas \cpu|DP|RegFile|REG00|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N0
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[17]~141 (
// Equation(s):
// \cpu|DP|SrcBMux|C[17]~141_combout  = ( \cpu|DP|RegFile|REG03|Q [17] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG01|Q [17]) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [17] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|REG01|Q [17]) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [17] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [17])) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG02|Q [17]))) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [17] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [17])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [17]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG00|Q [17]),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG02|Q [17]),
	.datad(!\cpu|DP|RegFile|REG01|Q [17]),
	.datae(!\cpu|DP|RegFile|REG03|Q [17]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[17]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[17]~141 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[17]~141 .lut_mask = 64'h4747474700CC33FF;
defparam \cpu|DP|SrcBMux|C[17]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N49
dffeas \cpu|DP|RegFile|REG05|Q[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[17]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N56
dffeas \cpu|DP|RegFile|REG07|Q[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[17]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[17]~140 (
// Equation(s):
// \cpu|DP|SrcBMux|C[17]~140_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG07|Q[17]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG06|Q 
// [17] ) ) ) # ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG05|Q[17]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG04|Q [17] ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [17]),
	.datab(!\cpu|DP|RegFile|REG05|Q[17]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG07|Q[17]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG04|Q [17]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[17]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[17]~140 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[17]~140 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|DP|SrcBMux|C[17]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N27
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[17]~142 (
// Equation(s):
// \cpu|DP|SrcBMux|C[17]~142_combout  = ( \cpu|DP|SrcBMux|C[17]~140_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|SrcBMux|C[17]~141_combout ) # (\cpu|DP|ra2mux|C[2]~0_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[17]~139_combout )) ) ) # ( !\cpu|DP|SrcBMux|C[17]~140_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (((!\cpu|DP|ra2mux|C[2]~0_combout  & \cpu|DP|SrcBMux|C[17]~141_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[17]~139_combout )) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(!\cpu|DP|SrcBMux|C[17]~139_combout ),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[17]~141_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[17]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[17]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[17]~142 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[17]~142 .lut_mask = 64'h11B111B11BBB1BBB;
defparam \cpu|DP|SrcBMux|C[17]~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
cyclonev_lcell_comb \cpu|DP|Alu|res[17]~32 (
// Equation(s):
// \cpu|DP|Alu|res[17]~32_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|SrcBMux|C[17]~142_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout  & (((!\cpu|DP|SrcBMux|C[17]~144_combout  & !\cpu|DP|SrcBMux|C[20]~29_combout )) # 
// (\cpu|DP|Alu|Equal1~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|SrcBMux|C[17]~142_combout  & ( (!\cpu|DP|SrcBMux|C[17]~144_combout  & ((!\cpu|DP|SrcBMux|C[20]~29_combout ) # ((!\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout  & 
// \cpu|DP|Alu|Equal1~0_combout )))) # (\cpu|DP|SrcBMux|C[17]~144_combout  & (((!\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout  & \cpu|DP|Alu|Equal1~0_combout )))) ) ) ) # ( \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|SrcBMux|C[17]~142_combout  & ( 
// (!\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout  & ((!\cpu|DP|SrcBMux|C[17]~144_combout ) # (\cpu|DP|Alu|Equal1~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|SrcBMux|C[17]~142_combout  & ( (!\cpu|DP|SrcBMux|C[17]~144_combout ) # 
// ((!\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout  & \cpu|DP|Alu|Equal1~0_combout )) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[17]~144_combout ),
	.datab(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux14~4_combout ),
	.datad(!\cpu|DP|Alu|Equal1~0_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[17]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[17]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[17]~32 .extended_lut = "off";
defparam \cpu|DP|Alu|res[17]~32 .lut_mask = 64'hAAFAA0F088F880F0;
defparam \cpu|DP|Alu|res[17]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[17]~49 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[17]~49_combout  = ( \cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\cpu|DP|Alu|_~113_sumout ) ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[17]~32_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( \cpu|DP|Alu|res[29]~0_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\cpu|DP|Alu|_~113_sumout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[17]~32_combout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|_~113_sumout ),
	.datac(!\cpu|DP|Alu|res[17]~32_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[17]~49 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[17]~49 .lut_mask = 64'hF0003300F0FF33FF;
defparam \cpu|DP|MemtoRegMux|C[17]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \cpu|DP|RegFile|REG14|Q[17]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG14|Q[17]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[17]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[17]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG14|Q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[17]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG14|Q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG14|Q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N37
dffeas \cpu|DP|RegFile|REG14|Q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG14|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[17] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[17]~139 (
// Equation(s):
// \cpu|DP|SrcBMux|C[17]~139_combout  = ( \cpu|DP|RegFile|REG12|Q [17] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG13|Q [17])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG14|Q [17]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [17] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG13|Q [17])))) 
// # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG14|Q [17]))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [17] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout 
// ) # (\cpu|DP|RegFile|REG13|Q [17])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [17] & (!\cpu|DP|ra2mux|C[0]~2_combout ))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [17] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  
// & (((\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG13|Q [17])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [17] & (!\cpu|DP|ra2mux|C[0]~2_combout ))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG14|Q [17]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG13|Q [17]),
	.datae(!\cpu|DP|RegFile|REG12|Q [17]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[17]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[17]~139 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[17]~139 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \cpu|DP|SrcBMux|C[17]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[17]~190 (
// Equation(s):
// \cpu|DP|SrcBMux|C[17]~190_combout  = ( \cpu|DP|SrcBMux|C[17]~140_combout  & ( (\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[17]~141_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[17]~140_combout  & ( (\cpu|DP|SrcBMux|C[17]~141_combout  & 
// !\cpu|DP|ra2mux|C[2]~0_combout ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[17]~141_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[17]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[17]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[17]~190 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[17]~190 .lut_mask = 64'h5500550055FF55FF;
defparam \cpu|DP|SrcBMux|C[17]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[17]~191 (
// Equation(s):
// \cpu|DP|SrcBMux|C[17]~191_combout  = ( \cpu|DP|SrcBMux|C[17]~190_combout  & ( ((\cpu|DP|SrcBMux|C[20]~29_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[17]~139_combout )))) # (\cpu|DP|SrcBMux|C[17]~144_combout ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[17]~190_combout  & ( ((\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[17]~139_combout  & \cpu|DP|SrcBMux|C[20]~29_combout ))) # (\cpu|DP|SrcBMux|C[17]~144_combout ) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(!\cpu|DP|SrcBMux|C[17]~139_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datad(!\cpu|DP|SrcBMux|C[17]~144_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[17]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[17]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[17]~191 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[17]~191 .lut_mask = 64'h01FF01FF0BFF0BFF;
defparam \cpu|DP|SrcBMux|C[17]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \cpu|DP|Alu|_~25 (
// Equation(s):
// \cpu|DP|Alu|_~25_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux13~4_combout  $ (\cpu|DP|SrcBMux|C[18]~158_combout )) ) + ( \cpu|DP|Alu|_~115  ) + ( \cpu|DP|Alu|_~114  ))
// \cpu|DP|Alu|_~26  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux13~4_combout  $ (\cpu|DP|SrcBMux|C[18]~158_combout )) ) + ( \cpu|DP|Alu|_~115  ) + ( \cpu|DP|Alu|_~114  ))
// \cpu|DP|Alu|_~27  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux13~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[18]~158_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux13~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[18]~158_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~114 ),
	.sharein(\cpu|DP|Alu|_~115 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~25_sumout ),
	.cout(\cpu|DP|Alu|_~26 ),
	.shareout(\cpu|DP|Alu|_~27 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~25 .extended_lut = "off";
defparam \cpu|DP|Alu|_~25 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[18]~33 (
// Equation(s):
// \cpu|DP|SrcBMux|C[18]~33_combout  = ( \cpu|DP|SrcBMux|C[18]~30_combout  & ( \cpu|DP|SrcBMux|C[18]~31_combout  & ( ((\cpu|DP|SrcBMux|C[18]~32_combout ) # (\cpu|DP|ra2mux|C[2]~0_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[18]~30_combout  & ( \cpu|DP|SrcBMux|C[18]~31_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[18]~32_combout ) # (\cpu|DP|ra2mux|C[2]~0_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[18]~30_combout  & ( 
// !\cpu|DP|SrcBMux|C[18]~31_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & \cpu|DP|SrcBMux|C[18]~32_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[18]~30_combout  & ( !\cpu|DP|SrcBMux|C[18]~31_combout  & ( 
// (!\cpu|DP|ra2mux|C[3]~1_combout  & (!\cpu|DP|ra2mux|C[2]~0_combout  & \cpu|DP|SrcBMux|C[18]~32_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[18]~32_combout ),
	.datae(!\cpu|DP|SrcBMux|C[18]~30_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[18]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[18]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[18]~33 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[18]~33 .lut_mask = 64'h00C033F30CCC3FFF;
defparam \cpu|DP|SrcBMux|C[18]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N36
cyclonev_lcell_comb \cpu|DP|Alu|res[18]~10 (
// Equation(s):
// \cpu|DP|Alu|res[18]~10_combout  = ( !\cpu|DP|RegFile|MUX_RD1|Mux13~4_combout  & ( \cpu|DP|SrcBMux|C[18]~37_combout  & ( \cpu|DP|Alu|Equal1~0_combout  ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux13~4_combout  & ( !\cpu|DP|SrcBMux|C[18]~37_combout  & ( 
// (!\cpu|DP|Alu|res[1]~1_combout  & ((!\cpu|DP|SrcBMux|C[20]~29_combout ) # (!\cpu|DP|SrcBMux|C[18]~33_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux13~4_combout  & ( !\cpu|DP|SrcBMux|C[18]~37_combout  & ( (!\cpu|DP|SrcBMux|C[20]~29_combout ) # 
// ((!\cpu|DP|SrcBMux|C[18]~33_combout ) # (\cpu|DP|Alu|Equal1~0_combout )) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datab(!\cpu|DP|SrcBMux|C[18]~33_combout ),
	.datac(!\cpu|DP|Alu|Equal1~0_combout ),
	.datad(!\cpu|DP|Alu|res[1]~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux13~4_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[18]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[18]~10 .extended_lut = "off";
defparam \cpu|DP|Alu|res[18]~10 .lut_mask = 64'hEFEFEE000F0F0000;
defparam \cpu|DP|Alu|res[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[18]~28 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[18]~28_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & ((!\cpu|DP|Alu|res[18]~10_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & 
// (\cpu|DP|Alu|_~25_sumout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & ((!\cpu|DP|Alu|res[18]~10_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|_~25_sumout )))) ) )

	.dataa(!\cpu|DP|Alu|_~25_sumout ),
	.datab(!\cpu|DP|Alu|res[18]~10_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[18]~28 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[18]~28 .lut_mask = 64'hC050C050CF5FCF5F;
defparam \cpu|DP|MemtoRegMux|C[18]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N38
dffeas \cpu|DP|RegFile|REG04|Q[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[18]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux13~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux13~0_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG00|Q [18] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG04|Q[18]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG08|Q [18] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG12|Q [18] ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q[18]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG12|Q [18]),
	.datac(!\cpu|DP|RegFile|REG08|Q [18]),
	.datad(!\cpu|DP|RegFile|REG00|Q [18]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~0 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N41
dffeas \cpu|DP|RegFile|REG01|Q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[18] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N32
dffeas \cpu|DP|RegFile|REG05|Q[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG05|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[18]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N40
dffeas \cpu|DP|RegFile|REG09|Q[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[18]~28_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[18]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux13~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux13~1_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG01|Q [18] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG05|Q[18]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG09|Q[18]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG13|Q [18] ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [18]),
	.datab(!\cpu|DP|RegFile|REG01|Q [18]),
	.datac(!\cpu|DP|RegFile|REG05|Q[18]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG09|Q[18]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux13~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux13~2_combout  = ( \cpu|DP|RegFile|REG14|Q [18] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG06|Q [18])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG02|Q [18]))) ) ) ) 
// # ( !\cpu|DP|RegFile|REG14|Q [18] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG06|Q [18])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG02|Q [18]))) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [18] & ( 
// !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG10|Q [18]) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [18] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (\cpu|DP|RegFile|REG10|Q [18] & \cpu|DP|ra1mux|C[2]~0_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [18]),
	.datab(!\cpu|DP|RegFile|REG10|Q [18]),
	.datac(!\cpu|DP|RegFile|REG02|Q [18]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|RegFile|REG14|Q [18]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~2 .lut_mask = 64'h0033FF33550F550F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux13~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux13~3_combout  = ( \cpu|DP|RegFile|REG11|Q [18] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout ) # ((!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG07|Q [18]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// (\cpu|DP|RegFile|REG03|Q [18]))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [18] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG07|Q [18])))) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// (\cpu|DP|RegFile|REG03|Q [18] & ((\cpu|DP|ra1mux|C[3]~1_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [18] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|REG07|Q [18] & \cpu|DP|ra1mux|C[3]~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )) # (\cpu|DP|RegFile|REG03|Q [18]))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [18] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout  
// & ((\cpu|DP|RegFile|REG07|Q [18]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG03|Q [18])))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|REG03|Q [18]),
	.datac(!\cpu|DP|RegFile|REG07|Q [18]),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|REG11|Q [18]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~3 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux13~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux13~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux13~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux13~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux13~1_combout ))) # 
// (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux13~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux13~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux13~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux13~1_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux13~0_combout  & (\cpu|DP|ra1mux|C[1]~3_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux13~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux13~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|MUX_RD1|Mux13~1_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout )) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux13~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux13~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux13~3_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux13~1_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux13~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux13~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux13~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux13~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~4 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \cpu|DP|RegFile|MUX_RD1|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N57
cyclonev_lcell_comb \cpu|DP|Alu|_~29 (
// Equation(s):
// \cpu|DP|Alu|_~29_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout  $ (\cpu|DP|SrcBMux|C[19]~160_combout )) ) + ( \cpu|DP|Alu|_~27  ) + ( \cpu|DP|Alu|_~26  ))
// \cpu|DP|Alu|_~30  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout  $ (\cpu|DP|SrcBMux|C[19]~160_combout )) ) + ( \cpu|DP|Alu|_~27  ) + ( \cpu|DP|Alu|_~26  ))
// \cpu|DP|Alu|_~31  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[19]~160_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[19]~160_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~26 ),
	.sharein(\cpu|DP|Alu|_~27 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~29_sumout ),
	.cout(\cpu|DP|Alu|_~30 ),
	.shareout(\cpu|DP|Alu|_~31 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~29 .extended_lut = "off";
defparam \cpu|DP|Alu|_~29 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[19]~29 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[19]~29_combout  = ( \cpu|DP|Alu|_~29_sumout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[19]~11_combout ) # ((\cpu|DP|Alu|res[29]~0_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) ) # ( !\cpu|DP|Alu|_~29_sumout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (!\cpu|DP|Alu|res[19]~11_combout  & (!\cpu|DP|Alu|res[29]~0_combout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\cpu|DP|Alu|res[19]~11_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[19]~29 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[19]~29 .lut_mask = 64'h808F808FB0BFB0BF;
defparam \cpu|DP|MemtoRegMux|C[19]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \cpu|DP|RegFile|REG06|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux12~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux12~1_combout  = ( \cpu|DP|RegFile|REG05|Q [19] & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG04|Q [19]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [19] & ( \cpu|DP|ra1mux|C[1]~3_combout  
// & ( (\cpu|DP|RegFile|REG04|Q [19] & \cpu|DP|ra1mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [19] & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG07|Q [19]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG06|Q [19])) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [19] & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG07|Q [19]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG06|Q [19])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [19]),
	.datab(!\cpu|DP|RegFile|REG07|Q [19]),
	.datac(!\cpu|DP|RegFile|REG04|Q [19]),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG05|Q [19]),
	.dataf(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~1 .lut_mask = 64'h33553355000FFF0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux12~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux12~2_combout  = ( \cpu|DP|RegFile|REG10|Q [19] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [19]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [19] & ( \cpu|DP|ra1mux|C[0]~2_combout  
// & ( (\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG08|Q [19]) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [19] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [19])) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [19]))) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [19] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [19])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG09|Q [19]))) ) ) 
// )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG11|Q [19]),
	.datac(!\cpu|DP|RegFile|REG08|Q [19]),
	.datad(!\cpu|DP|RegFile|REG09|Q [19]),
	.datae(!\cpu|DP|RegFile|REG10|Q [19]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~2 .lut_mask = 64'h227722770505AFAF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N32
dffeas \cpu|DP|RegFile|REG00|Q[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[19]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux12~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux12~0_combout  = ( \cpu|DP|RegFile|REG03|Q [19] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [19]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG00|Q[19]~DUPLICATE_q )) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [19] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [19]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG00|Q[19]~DUPLICATE_q )) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [19] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG01|Q [19]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [19] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG01|Q [19] & \cpu|DP|ra1mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [19]),
	.datab(!\cpu|DP|RegFile|REG00|Q[19]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG02|Q [19]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG03|Q [19]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~0 .lut_mask = 64'h0055FF550F330F33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N8
dffeas \cpu|DP|RegFile|REG13|Q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[19]~29_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[19] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux12~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux12~3_combout  = ( \cpu|DP|RegFile|REG12|Q [19] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q [19])))) # (\cpu|DP|ra1mux|C[0]~2_combout  
// & (((\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG14|Q [19]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [19] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q 
// [19])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG14|Q [19] & (!\cpu|DP|ra1mux|C[1]~3_combout ))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [19] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & 
// (((\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG13|Q [19])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG14|Q [19]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [19] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & 
// ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG13|Q [19])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG14|Q [19] & (!\cpu|DP|ra1mux|C[1]~3_combout ))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [19]),
	.datab(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG13|Q [19]),
	.datae(!\cpu|DP|RegFile|REG12|Q [19]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~3 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux12~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux12~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux12~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux12~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout ) # ((\cpu|DP|RegFile|MUX_RD1|Mux12~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux12~2_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux12~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux12~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & 
// ((!\cpu|DP|ra1mux|C[3]~1_combout ) # ((\cpu|DP|RegFile|MUX_RD1|Mux12~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux12~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux12~0_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux12~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux12~1_combout ))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux12~2_combout )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux12~0_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux12~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux12~1_combout ))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux12~2_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux12~1_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux12~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux12~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \cpu|DP|Alu|_~69 (
// Equation(s):
// \cpu|DP|Alu|_~69_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[20]~173_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout )) ) + ( \cpu|DP|Alu|_~31  ) + ( \cpu|DP|Alu|_~30  ))
// \cpu|DP|Alu|_~70  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[20]~173_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout )) ) + ( \cpu|DP|Alu|_~31  ) + ( \cpu|DP|Alu|_~30  ))
// \cpu|DP|Alu|_~71  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[20]~173_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[20]~173_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~30 ),
	.sharein(\cpu|DP|Alu|_~31 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~69_sumout ),
	.cout(\cpu|DP|Alu|_~70 ),
	.shareout(\cpu|DP|Alu|_~71 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~69 .extended_lut = "off";
defparam \cpu|DP|Alu|_~69 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~84 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~84_combout  = ( \cpu|DP|RegFile|REG03|Q [20] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|RegFile|REG02|Q [20]) # (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [20] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (!\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG02|Q [20]) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [20] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [20]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q [20])) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [20] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [20]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG01|Q [20])) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datab(!\cpu|DP|RegFile|REG01|Q [20]),
	.datac(!\cpu|DP|RegFile|REG00|Q [20]),
	.datad(!\cpu|DP|RegFile|REG02|Q [20]),
	.datae(!\cpu|DP|RegFile|REG03|Q [20]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~84 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~84 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \cpu|DP|SrcBMux|C[20]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \cpu|DP|RegFile|REG12|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N59
dffeas \cpu|DP|RegFile|REG13|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~82 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~82_combout  = ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q [20]) ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|PCAdder2|Add0~1_sumout  & 
// ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [20])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [20]))) ) ) ) # ( \cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|RegFile|REG14|Q [20] & 
// !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [20])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [20]))) ) 
// ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [20]),
	.datab(!\cpu|DP|RegFile|REG12|Q [20]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG13|Q [20]),
	.datae(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~82 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~82 .lut_mask = 64'h303F5050303F5F5F;
defparam \cpu|DP|SrcBMux|C[20]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~85 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~85_combout  = ( \cpu|DP|SrcBMux|C[20]~82_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[20]~84_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[20]~83_combout )))) # 
// (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~82_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[20]~84_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & 
// ((\cpu|DP|SrcBMux|C[20]~83_combout ))))) ) )

	.dataa(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~84_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~83_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[20]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~85 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~85 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \cpu|DP|SrcBMux|C[20]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N47
dffeas \cpu|DP|RegFile|REG11|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y28_N28
dffeas \cpu|DP|RegFile|REG08|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG08|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N0
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~86 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~86_combout  = ( \cpu|DP|RegFile|REG10|Q [20] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG11|Q [20]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [20] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG11|Q [20]) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [20] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q [20]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG09|Q [20])) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [20] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q [20]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q [20])) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datab(!\cpu|DP|RegFile|REG11|Q [20]),
	.datac(!\cpu|DP|RegFile|REG09|Q [20]),
	.datad(!\cpu|DP|RegFile|REG08|Q [20]),
	.datae(!\cpu|DP|RegFile|REG10|Q [20]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~86 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~86 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \cpu|DP|SrcBMux|C[20]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~87 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~87_combout  = ( \cpu|DP|SrcBMux|C[20]~86_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout )))) # 
// (\cpu|DP|SrcBMux|C[20]~34_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~86_combout  & ( !\cpu|DP|SrcBMux|C[20]~35_combout  & ( (!\cpu|DP|SrcBMux|C[20]~34_combout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~86_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~87 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~87 .lut_mask = 64'h202A757F00000000;
defparam \cpu|DP|SrcBMux|C[20]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N3
cyclonev_lcell_comb \cpu|DP|Alu|res[20]~21 (
// Equation(s):
// \cpu|DP|Alu|res[20]~21_combout  = ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|Alu|res[1]~1_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout  & (((!\cpu|DP|SrcBMux|C[20]~85_combout  & !\cpu|DP|SrcBMux|C[20]~87_combout )) # 
// (\cpu|DP|Alu|Equal1~0_combout ))) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|Alu|res[1]~1_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout  & ((!\cpu|DP|SrcBMux|C[20]~87_combout ) # (\cpu|DP|Alu|Equal1~0_combout ))) ) ) ) # ( 
// \cpu|DP|SrcBMux|C[20]~29_combout  & ( !\cpu|DP|Alu|res[1]~1_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout  & (((!\cpu|DP|SrcBMux|C[20]~85_combout  & !\cpu|DP|SrcBMux|C[20]~87_combout )))) # (\cpu|DP|Alu|Equal1~0_combout  & 
// ((!\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout ) # ((!\cpu|DP|SrcBMux|C[20]~85_combout  & !\cpu|DP|SrcBMux|C[20]~87_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( !\cpu|DP|Alu|res[1]~1_combout  & ( (!\cpu|DP|SrcBMux|C[20]~87_combout ) # 
// ((\cpu|DP|Alu|Equal1~0_combout  & !\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout )) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux11~4_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~85_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~87_combout ),
	.datae(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.dataf(!\cpu|DP|Alu|res[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[20]~21 .extended_lut = "off";
defparam \cpu|DP|Alu|res[20]~21 .lut_mask = 64'hFF44F444CC44C444;
defparam \cpu|DP|Alu|res[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N48
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[20]~38 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[20]~38_combout  = ( \cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\cpu|DP|Alu|_~69_sumout ) ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[20]~21_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( \cpu|DP|Alu|res[29]~0_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\cpu|DP|Alu|_~69_sumout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[20]~21_combout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|_~69_sumout ),
	.datab(!\cpu|DP|Alu|res[20]~21_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[20]~38 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[20]~38 .lut_mask = 64'hC0C05050CFCF5F5F;
defparam \cpu|DP|MemtoRegMux|C[20]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N2
dffeas \cpu|DP|RegFile|REG05|Q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[20]~38_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[20] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~83 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~83_combout  = ( \cpu|DP|RegFile|REG06|Q [20] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG07|Q [20]) ) ) ) # ( !\cpu|DP|RegFile|REG06|Q [20] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG07|Q [20]) ) ) ) # ( \cpu|DP|RegFile|REG06|Q [20] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [20]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG05|Q [20])) ) ) ) # ( !\cpu|DP|RegFile|REG06|Q [20] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [20]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG05|Q [20])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [20]),
	.datab(!\cpu|DP|RegFile|REG04|Q [20]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG07|Q [20]),
	.datae(!\cpu|DP|RegFile|REG06|Q [20]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~83 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~83 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu|DP|SrcBMux|C[20]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~172 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~172_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|SrcBMux|C[20]~83_combout  ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|SrcBMux|C[20]~84_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[20]~83_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~84_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~172 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~172 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|DP|SrcBMux|C[20]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~173 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~173_combout  = ( \cpu|DP|SrcBMux|C[20]~82_combout  & ( ((\cpu|DP|SrcBMux|C[20]~29_combout  & ((\cpu|DP|SrcBMux|C[20]~172_combout ) # (\cpu|DP|ra2mux|C[3]~1_combout )))) # (\cpu|DP|SrcBMux|C[20]~87_combout ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[20]~82_combout  & ( ((!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[20]~172_combout  & \cpu|DP|SrcBMux|C[20]~29_combout ))) # (\cpu|DP|SrcBMux|C[20]~87_combout ) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(!\cpu|DP|SrcBMux|C[20]~172_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~87_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[20]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~173 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~173 .lut_mask = 64'h0F2F0F2F0F7F0F7F;
defparam \cpu|DP|SrcBMux|C[20]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N3
cyclonev_lcell_comb \cpu|DP|Alu|_~57 (
// Equation(s):
// \cpu|DP|Alu|_~57_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[21]~169_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux10~4_combout )) ) + ( \cpu|DP|Alu|_~71  ) + ( \cpu|DP|Alu|_~70  ))
// \cpu|DP|Alu|_~58  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[21]~169_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux10~4_combout )) ) + ( \cpu|DP|Alu|_~71  ) + ( \cpu|DP|Alu|_~70  ))
// \cpu|DP|Alu|_~59  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux10~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[21]~169_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[21]~169_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~70 ),
	.sharein(\cpu|DP|Alu|_~71 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~57_sumout ),
	.cout(\cpu|DP|Alu|_~58 ),
	.shareout(\cpu|DP|Alu|_~59 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~57 .extended_lut = "off";
defparam \cpu|DP|Alu|_~57 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[21]~36 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[21]~36_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( \cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( \cpu|DP|Alu|res[29]~0_combout  & ( \cpu|DP|Alu|_~57_sumout  ) ) ) # ( \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( 
// !\cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( !\cpu|DP|Alu|res[29]~0_combout  & ( 
// !\cpu|DP|Alu|res[21]~20_combout  ) ) )

	.dataa(!\cpu|DP|Alu|res[21]~20_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|_~57_sumout ),
	.datad(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.dataf(!\cpu|DP|Alu|res[29]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[21]~36 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[21]~36 .lut_mask = 64'hAAAA00FF0F0F00FF;
defparam \cpu|DP|MemtoRegMux|C[21]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N3
cyclonev_lcell_comb \cpu|DP|RegFile|REG04|Q[21]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG04|Q[21]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[21]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[21]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG04|Q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[21]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG04|Q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG04|Q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N4
dffeas \cpu|DP|RegFile|REG04|Q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[21] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[21]~77 (
// Equation(s):
// \cpu|DP|SrcBMux|C[21]~77_combout  = ( \cpu|DP|RegFile|REG07|Q [21] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|RegFile|REG06|Q [21]) # (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [21] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (!\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG06|Q [21]) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [21] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG04|Q [21])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG05|Q [21]))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [21] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG04|Q [21])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG05|Q [21]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG04|Q [21]),
	.datab(!\cpu|DP|RegFile|REG05|Q [21]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG06|Q [21]),
	.datae(!\cpu|DP|RegFile|REG07|Q [21]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[21]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[21]~77 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[21]~77 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|DP|SrcBMux|C[21]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[21]~168 (
// Equation(s):
// \cpu|DP|SrcBMux|C[21]~168_combout  = ( \cpu|DP|SrcBMux|C[21]~77_combout  & ( \cpu|DP|SrcBMux|C[21]~78_combout  ) ) # ( !\cpu|DP|SrcBMux|C[21]~77_combout  & ( \cpu|DP|SrcBMux|C[21]~78_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[21]~77_combout  & ( !\cpu|DP|SrcBMux|C[21]~78_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[21]~77_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[21]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[21]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[21]~168 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[21]~168 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu|DP|SrcBMux|C[21]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[21]~169 (
// Equation(s):
// \cpu|DP|SrcBMux|C[21]~169_combout  = ( \cpu|DP|SrcBMux|C[21]~76_combout  & ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( ((\cpu|DP|SrcBMux|C[21]~81_combout ) # (\cpu|DP|ra2mux|C[3]~1_combout )) # (\cpu|DP|SrcBMux|C[21]~168_combout ) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[21]~76_combout  & ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( ((\cpu|DP|SrcBMux|C[21]~168_combout  & !\cpu|DP|ra2mux|C[3]~1_combout )) # (\cpu|DP|SrcBMux|C[21]~81_combout ) ) ) ) # ( \cpu|DP|SrcBMux|C[21]~76_combout  & ( 
// !\cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|SrcBMux|C[21]~81_combout  ) ) ) # ( !\cpu|DP|SrcBMux|C[21]~76_combout  & ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( \cpu|DP|SrcBMux|C[21]~81_combout  ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[21]~168_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[21]~81_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[21]~76_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[21]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[21]~169 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[21]~169 .lut_mask = 64'h0F0F0F0F4F4F7F7F;
defparam \cpu|DP|SrcBMux|C[21]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N6
cyclonev_lcell_comb \cpu|DP|Alu|_~89 (
// Equation(s):
// \cpu|DP|Alu|_~89_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[22]~179_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux9~4_combout )) ) + ( \cpu|DP|Alu|_~59  ) + ( \cpu|DP|Alu|_~58  ))
// \cpu|DP|Alu|_~90  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[22]~179_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux9~4_combout )) ) + ( \cpu|DP|Alu|_~59  ) + ( \cpu|DP|Alu|_~58  ))
// \cpu|DP|Alu|_~91  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux9~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[22]~179_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[22]~179_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~58 ),
	.sharein(\cpu|DP|Alu|_~59 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~89_sumout ),
	.cout(\cpu|DP|Alu|_~90 ),
	.shareout(\cpu|DP|Alu|_~91 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~89 .extended_lut = "off";
defparam \cpu|DP|Alu|_~89 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[22]~103 (
// Equation(s):
// \cpu|DP|SrcBMux|C[22]~103_combout  = ( \cpu|DP|RegFile|REG13|Q [22] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [22])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [22])))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [22] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [22])) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG14|Q [22]))))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [22] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [22])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [22]))))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((!\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [22] 
// & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [22])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [22]))))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [22]),
	.datab(!\cpu|DP|RegFile|REG14|Q [22]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [22]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[22]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[22]~103 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[22]~103 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu|DP|SrcBMux|C[22]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[22]~104 (
// Equation(s):
// \cpu|DP|SrcBMux|C[22]~104_combout  = ( \cpu|DP|RegFile|REG07|Q [22] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG05|Q [22]) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [22] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG05|Q [22] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [22] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [22]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG06|Q [22])) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [22] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [22]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG06|Q [22])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [22]),
	.datab(!\cpu|DP|RegFile|REG06|Q [22]),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG04|Q [22]),
	.datae(!\cpu|DP|RegFile|REG07|Q [22]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[22]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[22]~104 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[22]~104 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|DP|SrcBMux|C[22]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[22]~105 (
// Equation(s):
// \cpu|DP|SrcBMux|C[22]~105_combout  = ( \cpu|DP|RegFile|REG03|Q [22] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG01|Q [22]) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [22] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|REG01|Q [22]) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [22] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [22])) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG02|Q [22]))) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [22] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [22])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [22]))) ) ) 
// )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG00|Q [22]),
	.datac(!\cpu|DP|RegFile|REG01|Q [22]),
	.datad(!\cpu|DP|RegFile|REG02|Q [22]),
	.datae(!\cpu|DP|RegFile|REG03|Q [22]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[22]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[22]~105 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[22]~105 .lut_mask = 64'h227722770A0A5F5F;
defparam \cpu|DP|SrcBMux|C[22]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[22]~106 (
// Equation(s):
// \cpu|DP|SrcBMux|C[22]~106_combout  = ( \cpu|DP|SrcBMux|C[22]~104_combout  & ( \cpu|DP|SrcBMux|C[22]~105_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[22]~103_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[22]~104_combout  & ( 
// \cpu|DP|SrcBMux|C[22]~105_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[22]~103_combout )) ) ) ) # ( \cpu|DP|SrcBMux|C[22]~104_combout  & ( 
// !\cpu|DP|SrcBMux|C[22]~105_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|ra2mux|C[2]~0_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[22]~103_combout )) ) ) ) # ( !\cpu|DP|SrcBMux|C[22]~104_combout  & ( 
// !\cpu|DP|SrcBMux|C[22]~105_combout  & ( (\cpu|DP|SrcBMux|C[22]~103_combout  & \cpu|DP|ra2mux|C[3]~1_combout ) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[22]~103_combout ),
	.datab(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[22]~104_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[22]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[22]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[22]~106 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[22]~106 .lut_mask = 64'h05053535C5C5F5F5;
defparam \cpu|DP|SrcBMux|C[22]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \cpu|DP|Alu|res[22]~26 (
// Equation(s):
// \cpu|DP|Alu|res[22]~26_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux9~4_combout  & ( \cpu|DP|SrcBMux|C[22]~106_combout  & ( ((\cpu|DP|SrcBMux|C[20]~29_combout ) # (\cpu|DP|SrcBMux|C[22]~108_combout )) # (\cpu|DP|Alu|res[1]~1_combout ) ) ) ) # ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux9~4_combout  & ( \cpu|DP|SrcBMux|C[22]~106_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout  & ((\cpu|DP|SrcBMux|C[20]~29_combout ) # (\cpu|DP|SrcBMux|C[22]~108_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux9~4_combout  & ( 
// !\cpu|DP|SrcBMux|C[22]~106_combout  & ( (\cpu|DP|SrcBMux|C[22]~108_combout ) # (\cpu|DP|Alu|res[1]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux9~4_combout  & ( !\cpu|DP|SrcBMux|C[22]~106_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout  & 
// \cpu|DP|SrcBMux|C[22]~108_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[1]~1_combout ),
	.datab(!\cpu|DP|Alu|Equal1~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[22]~108_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux9~4_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[22]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[22]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[22]~26 .extended_lut = "off";
defparam \cpu|DP|Alu|res[22]~26 .lut_mask = 64'h0C0C5F5F0CCC5FFF;
defparam \cpu|DP|Alu|res[22]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[22]~43 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[22]~43_combout  = ( \cpu|DP|Alu|res[22]~26_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\cpu|DP|Alu|res[22]~26_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) ) ) # ( \cpu|DP|Alu|res[22]~26_combout  & ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( (!\cpu|DP|Alu|res[29]~0_combout ) # (\cpu|DP|Alu|_~89_sumout ) ) ) ) # ( !\cpu|DP|Alu|res[22]~26_combout  & ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( (\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|_~89_sumout ) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~89_sumout ),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|res[22]~26_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[22]~43 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[22]~43 .lut_mask = 64'h0303CFCF55555555;
defparam \cpu|DP|MemtoRegMux|C[22]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N53
dffeas \cpu|DP|RegFile|REG11|Q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[22]~43_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[22] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[22]~107 (
// Equation(s):
// \cpu|DP|SrcBMux|C[22]~107_combout  = ( \cpu|DP|RegFile|REG10|Q [22] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG09|Q [22]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [22])) ) ) ) # ( 
// !\cpu|DP|RegFile|REG10|Q [22] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG09|Q [22]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [22])) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [22] & ( 
// !\cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [22]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [22] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG08|Q [22] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [22]),
	.datab(!\cpu|DP|RegFile|REG08|Q [22]),
	.datac(!\cpu|DP|RegFile|REG09|Q [22]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG10|Q [22]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[22]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[22]~107 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[22]~107 .lut_mask = 64'h330033FF0F550F55;
defparam \cpu|DP|SrcBMux|C[22]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[22]~108 (
// Equation(s):
// \cpu|DP|SrcBMux|C[22]~108_combout  = ( \cpu|DP|SrcBMux|C[22]~107_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & ((\cpu|DP|SrcBMux|C[20]~34_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\cpu|DP|SrcBMux|C[22]~107_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & (!\cpu|DP|SrcBMux|C[20]~35_combout  & !\cpu|DP|SrcBMux|C[20]~34_combout )) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[22]~107_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[22]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[22]~108 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[22]~108 .lut_mask = 64'h40404C4C40404C4C;
defparam \cpu|DP|SrcBMux|C[22]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[22]~178 (
// Equation(s):
// \cpu|DP|SrcBMux|C[22]~178_combout  = ( \cpu|DP|SrcBMux|C[22]~104_combout  & ( \cpu|DP|SrcBMux|C[22]~105_combout  ) ) # ( !\cpu|DP|SrcBMux|C[22]~104_combout  & ( \cpu|DP|SrcBMux|C[22]~105_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[22]~104_combout  & ( !\cpu|DP|SrcBMux|C[22]~105_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[22]~104_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[22]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[22]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[22]~178 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[22]~178 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu|DP|SrcBMux|C[22]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[22]~179 (
// Equation(s):
// \cpu|DP|SrcBMux|C[22]~179_combout  = ( \cpu|DP|SrcBMux|C[22]~178_combout  & ( \cpu|DP|SrcBMux|C[22]~103_combout  & ( (\cpu|DP|SrcBMux|C[22]~108_combout ) # (\cpu|DP|SrcBMux|C[20]~29_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[22]~178_combout  & ( 
// \cpu|DP|SrcBMux|C[22]~103_combout  & ( ((\cpu|DP|ra2mux|C[3]~1_combout  & \cpu|DP|SrcBMux|C[20]~29_combout )) # (\cpu|DP|SrcBMux|C[22]~108_combout ) ) ) ) # ( \cpu|DP|SrcBMux|C[22]~178_combout  & ( !\cpu|DP|SrcBMux|C[22]~103_combout  & ( 
// ((!\cpu|DP|ra2mux|C[3]~1_combout  & \cpu|DP|SrcBMux|C[20]~29_combout )) # (\cpu|DP|SrcBMux|C[22]~108_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[22]~178_combout  & ( !\cpu|DP|SrcBMux|C[22]~103_combout  & ( \cpu|DP|SrcBMux|C[22]~108_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datad(!\cpu|DP|SrcBMux|C[22]~108_combout ),
	.datae(!\cpu|DP|SrcBMux|C[22]~178_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[22]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[22]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[22]~179 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[22]~179 .lut_mask = 64'h00FF0CFF03FF0FFF;
defparam \cpu|DP|SrcBMux|C[22]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N9
cyclonev_lcell_comb \cpu|DP|Alu|_~45 (
// Equation(s):
// \cpu|DP|Alu|_~45_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[23]~165_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout )) ) + ( \cpu|DP|Alu|_~91  ) + ( \cpu|DP|Alu|_~90  ))
// \cpu|DP|Alu|_~46  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[23]~165_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout )) ) + ( \cpu|DP|Alu|_~91  ) + ( \cpu|DP|Alu|_~90  ))
// \cpu|DP|Alu|_~47  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[23]~165_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[23]~165_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~90 ),
	.sharein(\cpu|DP|Alu|_~91 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~45_sumout ),
	.cout(\cpu|DP|Alu|_~46 ),
	.shareout(\cpu|DP|Alu|_~47 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~45 .extended_lut = "off";
defparam \cpu|DP|Alu|_~45 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N45
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[23]~33 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[23]~33_combout  = ( \cpu|DP|Alu|_~45_sumout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|Alu|res[23]~15_combout ) # (\cpu|DP|Alu|res[29]~0_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) # ( !\cpu|DP|Alu|_~45_sumout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((!\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|res[23]~15_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|res[23]~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[23]~33 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[23]~33 .lut_mask = 64'h11B111B11BBB1BBB;
defparam \cpu|DP|MemtoRegMux|C[23]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N26
dffeas \cpu|DP|RegFile|REG13|Q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[23]~33_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[23] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[23]~57 (
// Equation(s):
// \cpu|DP|SrcBMux|C[23]~57_combout  = ( \cpu|DP|RegFile|REG12|Q [23] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG13|Q [23]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|RegFile|REG14|Q [23]) # (\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [23] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG13|Q [23] & (\cpu|DP|ra2mux|C[0]~2_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG14|Q [23]) # (\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [23] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout 
// )) # (\cpu|DP|RegFile|REG13|Q [23]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG14|Q [23])))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [23] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG13|Q [23] & (\cpu|DP|ra2mux|C[0]~2_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG14|Q [23])))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG13|Q [23]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG14|Q [23]),
	.datae(!\cpu|DP|RegFile|REG12|Q [23]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[23]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[23]~57 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[23]~57 .lut_mask = 64'h0252A2F20757A7F7;
defparam \cpu|DP|SrcBMux|C[23]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[23]~164 (
// Equation(s):
// \cpu|DP|SrcBMux|C[23]~164_combout  = ( \cpu|DP|SrcBMux|C[23]~58_combout  & ( (\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[23]~59_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[23]~58_combout  & ( (\cpu|DP|SrcBMux|C[23]~59_combout  & 
// !\cpu|DP|ra2mux|C[2]~0_combout ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[23]~59_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[23]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[23]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[23]~164 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[23]~164 .lut_mask = 64'h505050505F5F5F5F;
defparam \cpu|DP|SrcBMux|C[23]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N33
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[23]~165 (
// Equation(s):
// \cpu|DP|SrcBMux|C[23]~165_combout  = ( \cpu|DP|SrcBMux|C[23]~62_combout  ) # ( !\cpu|DP|SrcBMux|C[23]~62_combout  & ( (\cpu|DP|SrcBMux|C[20]~29_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[23]~164_combout ))) # 
// (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[23]~57_combout )))) ) )

	.dataa(!\cpu|DP|SrcBMux|C[23]~57_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[23]~164_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[23]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[23]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[23]~165 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[23]~165 .lut_mask = 64'h001D001DFFFFFFFF;
defparam \cpu|DP|SrcBMux|C[23]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \cpu|DP|Alu|_~93 (
// Equation(s):
// \cpu|DP|Alu|_~93_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[24]~181_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout )) ) + ( \cpu|DP|Alu|_~47  ) + ( \cpu|DP|Alu|_~46  ))
// \cpu|DP|Alu|_~94  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[24]~181_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout )) ) + ( \cpu|DP|Alu|_~47  ) + ( \cpu|DP|Alu|_~46  ))
// \cpu|DP|Alu|_~95  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[24]~181_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[24]~181_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~46 ),
	.sharein(\cpu|DP|Alu|_~47 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~93_sumout ),
	.cout(\cpu|DP|Alu|_~94 ),
	.shareout(\cpu|DP|Alu|_~95 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~93 .extended_lut = "off";
defparam \cpu|DP|Alu|_~93 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[24]~44 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[24]~44_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[24]~27_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & 
// ((\cpu|DP|Alu|_~93_sumout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[24]~27_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|_~93_sumout ))))) ) )

	.dataa(!\cpu|DP|Alu|res[24]~27_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~93_sumout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[24]~44 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[24]~44 .lut_mask = 64'h8B008B008BFF8BFF;
defparam \cpu|DP|MemtoRegMux|C[24]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y21_N22
dffeas \cpu|DP|RegFile|REG12|Q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[24]~44_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[24] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[24]~109 (
// Equation(s):
// \cpu|DP|SrcBMux|C[24]~109_combout  = ( \cpu|DP|RegFile|REG13|Q [24] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [24])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [24])))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [24] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [24])) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG14|Q [24]))))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [24] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [24])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [24]))))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((!\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [24] 
// & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [24])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [24]))))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [24]),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG14|Q [24]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [24]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[24]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[24]~109 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[24]~109 .lut_mask = 64'h440C770C443F773F;
defparam \cpu|DP|SrcBMux|C[24]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[24]~180 (
// Equation(s):
// \cpu|DP|SrcBMux|C[24]~180_combout  = ( \cpu|DP|SrcBMux|C[24]~111_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[24]~110_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[24]~111_combout  & ( (\cpu|DP|SrcBMux|C[24]~110_combout  & 
// \cpu|DP|ra2mux|C[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[24]~110_combout ),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[24]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[24]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[24]~180 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[24]~180 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|DP|SrcBMux|C[24]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[24]~181 (
// Equation(s):
// \cpu|DP|SrcBMux|C[24]~181_combout  = ( \cpu|DP|SrcBMux|C[24]~114_combout  & ( \cpu|DP|SrcBMux|C[24]~180_combout  ) ) # ( !\cpu|DP|SrcBMux|C[24]~114_combout  & ( \cpu|DP|SrcBMux|C[24]~180_combout  & ( (\cpu|DP|SrcBMux|C[20]~29_combout  & 
// ((!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[24]~109_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[24]~114_combout  & ( !\cpu|DP|SrcBMux|C[24]~180_combout  ) ) # ( !\cpu|DP|SrcBMux|C[24]~114_combout  & ( !\cpu|DP|SrcBMux|C[24]~180_combout  & ( 
// (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[20]~29_combout  & \cpu|DP|SrcBMux|C[24]~109_combout )) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datad(!\cpu|DP|SrcBMux|C[24]~109_combout ),
	.datae(!\cpu|DP|SrcBMux|C[24]~114_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[24]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[24]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[24]~181 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[24]~181 .lut_mask = 64'h0005FFFF0A0FFFFF;
defparam \cpu|DP|SrcBMux|C[24]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N15
cyclonev_lcell_comb \cpu|DP|Alu|_~13 (
// Equation(s):
// \cpu|DP|Alu|_~13_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[25]~154_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout )) ) + ( \cpu|DP|Alu|_~95  ) + ( \cpu|DP|Alu|_~94  ))
// \cpu|DP|Alu|_~14  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[25]~154_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout )) ) + ( \cpu|DP|Alu|_~95  ) + ( \cpu|DP|Alu|_~94  ))
// \cpu|DP|Alu|_~15  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[25]~154_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[25]~154_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~94 ),
	.sharein(\cpu|DP|Alu|_~95 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~13_sumout ),
	.cout(\cpu|DP|Alu|_~14 ),
	.shareout(\cpu|DP|Alu|_~15 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~13 .extended_lut = "off";
defparam \cpu|DP|Alu|_~13 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[25]~25 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[25]~25_combout  = ( \cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\cpu|DP|Alu|_~13_sumout ) ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[25]~7_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( \cpu|DP|Alu|res[29]~0_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\cpu|DP|Alu|_~13_sumout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[25]~7_combout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[25]~7_combout ),
	.datab(!\cpu|DP|Alu|_~13_sumout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[25]~25 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[25]~25 .lut_mask = 64'hA0A03030AFAF3F3F;
defparam \cpu|DP|MemtoRegMux|C[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N57
cyclonev_lcell_comb \cpu|DP|RegFile|REG02|Q[25]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG02|Q[25]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[25]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG02|Q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[25]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG02|Q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG02|Q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N58
dffeas \cpu|DP|RegFile|REG02|Q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG02|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[25] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N0
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[25]~17 (
// Equation(s):
// \cpu|DP|SrcBMux|C[25]~17_combout  = ( \cpu|DP|RegFile|REG03|Q [25] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [25]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [25] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [25] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [25] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG00|Q [25])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG01|Q [25]))) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [25] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG00|Q [25])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG01|Q [25]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG02|Q [25]),
	.datab(!\cpu|DP|RegFile|REG00|Q [25]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG01|Q [25]),
	.datae(!\cpu|DP|RegFile|REG03|Q [25]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[25]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[25]~17 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[25]~17 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu|DP|SrcBMux|C[25]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[25]~16 (
// Equation(s):
// \cpu|DP|SrcBMux|C[25]~16_combout  = ( \cpu|DP|RegFile|REG07|Q [25] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG05|Q [25]) # (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [25] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (!\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|REG05|Q [25]) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [25] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [25]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG06|Q [25])) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [25] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG04|Q [25]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG06|Q [25])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [25]),
	.datab(!\cpu|DP|RegFile|REG04|Q [25]),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG05|Q [25]),
	.datae(!\cpu|DP|RegFile|REG07|Q [25]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[25]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[25]~16 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[25]~16 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu|DP|SrcBMux|C[25]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N16
dffeas \cpu|DP|RegFile|REG09|Q[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[25]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N43
dffeas \cpu|DP|RegFile|REG08|Q[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[25]~25_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[25]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N27
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[25]~14 (
// Equation(s):
// \cpu|DP|SrcBMux|C[25]~14_combout  = ( \cpu|DP|RegFile|REG10|Q [25] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG11|Q [25]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [25] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG11|Q [25]) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [25] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q[25]~DUPLICATE_q ))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q[25]~DUPLICATE_q )) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [25] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG08|Q[25]~DUPLICATE_q ))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG09|Q[25]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q[25]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG08|Q[25]~DUPLICATE_q ),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG11|Q [25]),
	.datae(!\cpu|DP|RegFile|REG10|Q [25]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[25]~14 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[25]~14 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu|DP|SrcBMux|C[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[25]~15 (
// Equation(s):
// \cpu|DP|SrcBMux|C[25]~15_combout  = ( \cpu|DP|RegFile|REG14|Q [25] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG12|Q [25]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG13|Q [25]))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [25] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((!\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|REG12|Q [25])))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (((\cpu|DP|ra2mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG13|Q [25]))) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [25] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|RegFile|REG12|Q [25]) # (\cpu|DP|ra2mux|C[1]~3_combout 
// )))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG13|Q [25] & (!\cpu|DP|ra2mux|C[1]~3_combout ))) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [25] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG12|Q [25]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG13|Q [25])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [25]),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG12|Q [25]),
	.datae(!\cpu|DP|RegFile|REG14|Q [25]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[25]~15 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[25]~15 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu|DP|SrcBMux|C[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[25]~18 (
// Equation(s):
// \cpu|DP|SrcBMux|C[25]~18_combout  = ( \cpu|DP|SrcBMux|C[25]~14_combout  & ( \cpu|DP|SrcBMux|C[25]~15_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[25]~17_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & 
// ((\cpu|DP|SrcBMux|C[25]~16_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[25]~14_combout  & ( \cpu|DP|SrcBMux|C[25]~15_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout  & 
// (\cpu|DP|SrcBMux|C[25]~17_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[25]~16_combout ))))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|ra2mux|C[2]~0_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[25]~14_combout  & ( 
// !\cpu|DP|SrcBMux|C[25]~15_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[25]~17_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[25]~16_combout ))))) # 
// (\cpu|DP|ra2mux|C[3]~1_combout  & (((!\cpu|DP|ra2mux|C[2]~0_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[25]~14_combout  & ( !\cpu|DP|SrcBMux|C[25]~15_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout  & 
// (\cpu|DP|SrcBMux|C[25]~17_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[25]~16_combout ))))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[25]~17_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[25]~16_combout ),
	.datae(!\cpu|DP|SrcBMux|C[25]~14_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[25]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[25]~18 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[25]~18 .lut_mask = 64'h404C707C434F737F;
defparam \cpu|DP|SrcBMux|C[25]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[25]~154 (
// Equation(s):
// \cpu|DP|SrcBMux|C[25]~154_combout  = ( \cpu|DP|SrcBMux|C[25]~18_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[31]~2_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[25]~18_combout  & ( \cpu|DP|SrcBMux|C[31]~2_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datac(gnd),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[25]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[25]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[25]~154 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[25]~154 .lut_mask = 64'h33333333FF33FF33;
defparam \cpu|DP|SrcBMux|C[25]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \cpu|DP|Alu|_~9 (
// Equation(s):
// \cpu|DP|Alu|_~9_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux5~4_combout  $ (\cpu|DP|SrcBMux|C[26]~153_combout )) ) + ( \cpu|DP|Alu|_~15  ) + ( \cpu|DP|Alu|_~14  ))
// \cpu|DP|Alu|_~10  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux5~4_combout  $ (\cpu|DP|SrcBMux|C[26]~153_combout )) ) + ( \cpu|DP|Alu|_~15  ) + ( \cpu|DP|Alu|_~14  ))
// \cpu|DP|Alu|_~11  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux5~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[26]~153_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux5~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[26]~153_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~14 ),
	.sharein(\cpu|DP|Alu|_~15 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~9_sumout ),
	.cout(\cpu|DP|Alu|_~10 ),
	.shareout(\cpu|DP|Alu|_~11 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~9 .extended_lut = "off";
defparam \cpu|DP|Alu|_~9 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N6
cyclonev_lcell_comb \cpu|DP|Alu|res[26]~6 (
// Equation(s):
// \cpu|DP|Alu|res[26]~6_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux5~4_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( (!\cpu|DP|Alu|res[1]~1_combout  & (!\cpu|DP|SrcBMux|C[31]~2_combout  & ((!\cpu|DP|SrcBMux|C[26]~13_combout ) # 
// (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux5~4_combout  & ( \cpu|DP|Alu|Equal1~0_combout  ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux5~4_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( (!\cpu|DP|Alu|res[1]~1_combout  & 
// (!\cpu|DP|SrcBMux|C[31]~2_combout  & ((!\cpu|DP|SrcBMux|C[26]~13_combout ) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux5~4_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( (!\cpu|DP|SrcBMux|C[31]~2_combout  & 
// ((!\cpu|DP|SrcBMux|C[26]~13_combout ) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ))) ) ) )

	.dataa(!\cpu|DP|Alu|res[1]~1_combout ),
	.datab(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datad(!\cpu|DP|SrcBMux|C[26]~13_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux5~4_combout ),
	.dataf(!\cpu|DP|Alu|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[26]~6 .extended_lut = "off";
defparam \cpu|DP|Alu|res[26]~6 .lut_mask = 64'hF030A020FFFFA020;
defparam \cpu|DP|Alu|res[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[26]~24 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[26]~24_combout  = ( \cpu|DP|Alu|res[26]~6_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( ((\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|_~9_sumout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( !\cpu|DP|Alu|res[26]~6_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[29]~0_combout ) # 
// ((\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\cpu|DP|Alu|_~9_sumout )) ) ) ) # ( \cpu|DP|Alu|res[26]~6_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|_~9_sumout  & !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout )) ) ) ) # ( !\cpu|DP|Alu|res[26]~6_combout  & ( 
// !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[29]~0_combout ) # (\cpu|DP|Alu|_~9_sumout ))) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~9_sumout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(!\cpu|DP|Alu|res[26]~6_combout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[26]~24 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[26]~24 .lut_mask = 64'hCF000300CFFF03FF;
defparam \cpu|DP|MemtoRegMux|C[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N14
dffeas \cpu|DP|RegFile|REG07|Q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[26]~24_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[26] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux5~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux5~1_combout  = ( \cpu|DP|RegFile|REG05|Q [26] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [26]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [26])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG05|Q [26] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [26]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [26])) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [26] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG07|Q [26]) # (\cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [26] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG07|Q [26]) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG07|Q [26]),
	.datac(!\cpu|DP|RegFile|REG04|Q [26]),
	.datad(!\cpu|DP|RegFile|REG06|Q [26]),
	.datae(!\cpu|DP|RegFile|REG05|Q [26]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~1 .lut_mask = 64'h2222777705AF05AF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux5~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux5~0_combout  = ( \cpu|DP|RegFile|REG01|Q [26] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [26]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [26])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG01|Q [26] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [26]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [26])) ) ) ) # ( \cpu|DP|RegFile|REG01|Q [26] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG03|Q [26]) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [26] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG03|Q [26] & !\cpu|DP|ra1mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q [26]),
	.datab(!\cpu|DP|RegFile|REG00|Q [26]),
	.datac(!\cpu|DP|RegFile|REG02|Q [26]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG01|Q [26]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~0 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux5~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux5~3_combout  = ( \cpu|DP|RegFile|REG12|Q [26] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q [26])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (((\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG14|Q [26]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [26] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q 
// [26])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG14|Q [26] & (!\cpu|DP|ra1mux|C[1]~3_combout ))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [26] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & 
// (((\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG13|Q [26])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG14|Q [26]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [26] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & 
// ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG13|Q [26])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG14|Q [26] & (!\cpu|DP|ra1mux|C[1]~3_combout ))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datab(!\cpu|DP|RegFile|REG14|Q [26]),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG13|Q [26]),
	.datae(!\cpu|DP|RegFile|REG12|Q [26]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~3 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux5~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux5~2_combout  = ( \cpu|DP|RegFile|REG10|Q [26] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [26]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [26] & ( \cpu|DP|ra1mux|C[0]~2_combout  & 
// ( (\cpu|DP|RegFile|REG08|Q [26] & \cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [26] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [26])) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [26]))) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [26] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [26])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG09|Q [26]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG08|Q [26]),
	.datab(!\cpu|DP|RegFile|REG11|Q [26]),
	.datac(!\cpu|DP|RegFile|REG09|Q [26]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG10|Q [26]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~2 .lut_mask = 64'h330F330F0055FF55;
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux5~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux5~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux5~3_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux5~2_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout ) # ((!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux5~1_combout )) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux5~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux5~3_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux5~2_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux5~1_combout  
// & ((\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux5~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux5~3_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux5~2_combout  & 
// ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux5~1_combout ))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux5~0_combout  & \cpu|DP|ra1mux|C[3]~1_combout )))) ) ) ) # ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux5~3_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux5~2_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux5~1_combout )) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux5~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux5~1_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux5~0_combout ),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux5~3_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~4 .lut_mask = 64'h0027AA275527FF27;
defparam \cpu|DP|RegFile|MUX_RD1|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N21
cyclonev_lcell_comb \cpu|DP|Alu|_~85 (
// Equation(s):
// \cpu|DP|Alu|_~85_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout  $ (\cpu|DP|SrcBMux|C[27]~177_combout )) ) + ( \cpu|DP|Alu|_~11  ) + ( \cpu|DP|Alu|_~10  ))
// \cpu|DP|Alu|_~86  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout  $ (\cpu|DP|SrcBMux|C[27]~177_combout )) ) + ( \cpu|DP|Alu|_~11  ) + ( \cpu|DP|Alu|_~10  ))
// \cpu|DP|Alu|_~87  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[27]~177_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[27]~177_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~10 ),
	.sharein(\cpu|DP|Alu|_~11 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~85_sumout ),
	.cout(\cpu|DP|Alu|_~86 ),
	.shareout(\cpu|DP|Alu|_~87 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~85 .extended_lut = "off";
defparam \cpu|DP|Alu|_~85 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[27]~42 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[27]~42_combout  = ( \cpu|DP|Alu|res[29]~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|_~85_sumout ))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|res[27]~25_combout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\cpu|DP|Alu|res[27]~25_combout ),
	.datac(!\cpu|DP|Alu|_~85_sumout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[27]~42 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[27]~42 .lut_mask = 64'h33550F5533550F55;
defparam \cpu|DP|MemtoRegMux|C[27]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N20
dffeas \cpu|DP|RegFile|REG06|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N9
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux4~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux4~2_combout  = ( \cpu|DP|RegFile|REG14|Q [27] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG06|Q [27])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG02|Q [27]))) ) ) ) 
// # ( !\cpu|DP|RegFile|REG14|Q [27] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG06|Q [27])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG02|Q [27]))) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [27] & ( 
// !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG10|Q [27]) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [27] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & \cpu|DP|RegFile|REG10|Q [27]) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|REG06|Q [27]),
	.datac(!\cpu|DP|RegFile|REG02|Q [27]),
	.datad(!\cpu|DP|RegFile|REG10|Q [27]),
	.datae(!\cpu|DP|RegFile|REG14|Q [27]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~2 .lut_mask = 64'h0055AAFF27272727;
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N5
dffeas \cpu|DP|RegFile|REG12|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG12|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N32
dffeas \cpu|DP|RegFile|REG04|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux4~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux4~0_combout  = ( \cpu|DP|RegFile|REG00|Q [27] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (\cpu|DP|RegFile|REG04|Q [27]) # (\cpu|DP|ra1mux|C[2]~0_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG00|Q [27] & ( \cpu|DP|ra1mux|C[3]~1_combout  & 
// ( (!\cpu|DP|ra1mux|C[2]~0_combout  & \cpu|DP|RegFile|REG04|Q [27]) ) ) ) # ( \cpu|DP|RegFile|REG00|Q [27] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG12|Q [27])) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// ((\cpu|DP|RegFile|REG08|Q [27]))) ) ) ) # ( !\cpu|DP|RegFile|REG00|Q [27] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG12|Q [27])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG08|Q [27]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG12|Q [27]),
	.datab(!\cpu|DP|RegFile|REG08|Q [27]),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|REG04|Q [27]),
	.datae(!\cpu|DP|RegFile|REG00|Q [27]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~0 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N35
dffeas \cpu|DP|RegFile|REG09|Q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[27]~42_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[27] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux4~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux4~1_combout  = ( \cpu|DP|RegFile|REG05|Q [27] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG01|Q [27]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [27] & ( \cpu|DP|ra1mux|C[3]~1_combout  & 
// ( (\cpu|DP|RegFile|REG01|Q [27] & \cpu|DP|ra1mux|C[2]~0_combout ) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [27] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG13|Q [27]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// (\cpu|DP|RegFile|REG09|Q [27])) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [27] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG13|Q [27]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG09|Q [27])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [27]),
	.datab(!\cpu|DP|RegFile|REG01|Q [27]),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|REG13|Q [27]),
	.datae(!\cpu|DP|RegFile|REG05|Q [27]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N43
dffeas \cpu|DP|RegFile|REG11|Q[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[27]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux4~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux4~3_combout  = ( \cpu|DP|RegFile|REG07|Q [27] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q[27]~DUPLICATE_q )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [27])))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [27] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout 
//  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q[27]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q [27]))))) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [27] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q[27]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q 
// [27]))))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [27] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q[27]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|REG03|Q [27]))))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|REG11|Q[27]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG03|Q [27]),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|REG07|Q [27]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~3 .lut_mask = 64'h110511AFBB05BBAF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux4~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux4~4_combout  = ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux4~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux4~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux4~0_combout ))) ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux4~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux4~1_combout ) ) ) ) # ( \cpu|DP|ra1mux|C[0]~2_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux4~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux4~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux4~0_combout ))) ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux4~3_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|MUX_RD1|Mux4~1_combout ) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux4~2_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux4~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux4~1_combout ),
	.datae(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~4 .lut_mask = 64'h00552727AAFF2727;
defparam \cpu|DP|RegFile|MUX_RD1|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \cpu|DP|Alu|res[27]~25 (
// Equation(s):
// \cpu|DP|Alu|res[27]~25_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|SrcBMux|C[27]~102_combout  & ( ((!\cpu|DP|Alu|Equal1~0_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[31]~2_combout )))) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout ) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|SrcBMux|C[27]~102_combout  & ( (!\cpu|DP|SrcBMux|C[31]~2_combout  & (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((!\cpu|DP|Alu|Equal1~0_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout )))) # (\cpu|DP|SrcBMux|C[31]~2_combout  & (((!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout )))) ) ) ) # ( \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|SrcBMux|C[27]~102_combout  & ( 
// ((\cpu|DP|SrcBMux|C[31]~2_combout  & !\cpu|DP|Alu|Equal1~0_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout ) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|SrcBMux|C[27]~102_combout  & ( (\cpu|DP|SrcBMux|C[31]~2_combout  & 
// ((!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datab(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux4~4_combout ),
	.datad(!\cpu|DP|Alu|Equal1~0_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[27]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[27]~25 .extended_lut = "off";
defparam \cpu|DP|Alu|res[27]~25 .lut_mask = 64'h55055F0FDD0DDF0F;
defparam \cpu|DP|Alu|res[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \chipset|EnReg~10 (
// Equation(s):
// \chipset|EnReg~10_combout  = ( \cpu|DP|Alu|_~121_sumout  & ( \cpu|DP|Alu|_~117_sumout  & ( (!\cpu|DP|Alu|res[4]~33_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[2]~34_combout )) ) ) ) # ( !\cpu|DP|Alu|_~121_sumout  & ( 
// \cpu|DP|Alu|_~117_sumout  & ( (!\cpu|DP|Alu|res[4]~33_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[2]~34_combout )) ) ) ) # ( \cpu|DP|Alu|_~121_sumout  & ( !\cpu|DP|Alu|_~117_sumout  & ( (!\cpu|DP|Alu|res[4]~33_combout  & 
// (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[2]~34_combout )) ) ) ) # ( !\cpu|DP|Alu|_~121_sumout  & ( !\cpu|DP|Alu|_~117_sumout  & ( ((!\cpu|DP|Alu|res[4]~33_combout  & !\cpu|DP|Alu|res[2]~34_combout )) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[4]~33_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|res[2]~34_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|_~121_sumout ),
	.dataf(!\cpu|DP|Alu|_~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~10 .extended_lut = "off";
defparam \chipset|EnReg~10 .lut_mask = 64'hB3B3808080808080;
defparam \chipset|EnReg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \chipset|EnReg~11 (
// Equation(s):
// \chipset|EnReg~11_combout  = ( \cpu|DP|Alu|_~109_sumout  & ( \cpu|DP|Alu|_~113_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[12]~31_combout  & (\cpu|DP|Alu|res[17]~32_combout  & \chipset|EnReg~10_combout ))) ) ) ) # ( 
// !\cpu|DP|Alu|_~109_sumout  & ( \cpu|DP|Alu|_~113_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[12]~31_combout  & (\cpu|DP|Alu|res[17]~32_combout  & \chipset|EnReg~10_combout ))) ) ) ) # ( \cpu|DP|Alu|_~109_sumout  & ( 
// !\cpu|DP|Alu|_~113_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[12]~31_combout  & (\cpu|DP|Alu|res[17]~32_combout  & \chipset|EnReg~10_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~109_sumout  & ( !\cpu|DP|Alu|_~113_sumout  & ( 
// (\chipset|EnReg~10_combout  & (((\cpu|DP|Alu|res[12]~31_combout  & \cpu|DP|Alu|res[17]~32_combout )) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\cpu|DP|Alu|res[12]~31_combout ),
	.datac(!\cpu|DP|Alu|res[17]~32_combout ),
	.datad(!\chipset|EnReg~10_combout ),
	.datae(!\cpu|DP|Alu|_~109_sumout ),
	.dataf(!\cpu|DP|Alu|_~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~11 .extended_lut = "off";
defparam \chipset|EnReg~11 .lut_mask = 64'h0057000200020002;
defparam \chipset|EnReg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \chipset|EnReg~14 (
// Equation(s):
// \chipset|EnReg~14_combout  = ( \cpu|DP|Alu|_~89_sumout  & ( \cpu|DP|Alu|_~85_sumout  & ( (!\cpu|DP|Alu|res[27]~25_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[22]~26_combout  & \chipset|EnReg~11_combout ))) ) ) ) # ( 
// !\cpu|DP|Alu|_~89_sumout  & ( \cpu|DP|Alu|_~85_sumout  & ( (!\cpu|DP|Alu|res[27]~25_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[22]~26_combout  & \chipset|EnReg~11_combout ))) ) ) ) # ( \cpu|DP|Alu|_~89_sumout  & ( 
// !\cpu|DP|Alu|_~85_sumout  & ( (!\cpu|DP|Alu|res[27]~25_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[22]~26_combout  & \chipset|EnReg~11_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~89_sumout  & ( !\cpu|DP|Alu|_~85_sumout  & ( 
// (\chipset|EnReg~11_combout  & (((!\cpu|DP|Alu|res[27]~25_combout  & !\cpu|DP|Alu|res[22]~26_combout )) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) )

	.dataa(!\cpu|DP|Alu|res[27]~25_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|res[22]~26_combout ),
	.datad(!\chipset|EnReg~11_combout ),
	.datae(!\cpu|DP|Alu|_~89_sumout ),
	.dataf(!\cpu|DP|Alu|_~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~14 .extended_lut = "off";
defparam \chipset|EnReg~14 .lut_mask = 64'h00B3008000800080;
defparam \chipset|EnReg~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \chipset|EnReg~0 (
// Equation(s):
// \chipset|EnReg~0_combout  = ( \cpu|DP|Alu|_~13_sumout  & ( \cpu|DP|Alu|_~9_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[26]~6_combout  & \cpu|DP|Alu|res[25]~7_combout )) ) ) ) # ( !\cpu|DP|Alu|_~13_sumout  & ( \cpu|DP|Alu|_~9_sumout  & 
// ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[26]~6_combout  & \cpu|DP|Alu|res[25]~7_combout )) ) ) ) # ( \cpu|DP|Alu|_~13_sumout  & ( !\cpu|DP|Alu|_~9_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[26]~6_combout  & 
// \cpu|DP|Alu|res[25]~7_combout )) ) ) ) # ( !\cpu|DP|Alu|_~13_sumout  & ( !\cpu|DP|Alu|_~9_sumout  & ( ((\cpu|DP|Alu|res[26]~6_combout  & \cpu|DP|Alu|res[25]~7_combout )) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|res[26]~6_combout ),
	.datad(!\cpu|DP|Alu|res[25]~7_combout ),
	.datae(!\cpu|DP|Alu|_~13_sumout ),
	.dataf(!\cpu|DP|Alu|_~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~0 .extended_lut = "off";
defparam \chipset|EnReg~0 .lut_mask = 64'h333F000C000C000C;
defparam \chipset|EnReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N46
dffeas \cpu|DP|RegFile|REG02|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N14
dffeas \cpu|DP|RegFile|REG01|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N22
dffeas \cpu|DP|RegFile|REG00|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y23_N20
dffeas \cpu|DP|RegFile|REG03|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[29]~22 (
// Equation(s):
// \cpu|DP|SrcBMux|C[29]~22_combout  = ( \cpu|DP|RegFile|REG03|Q [29] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [29]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [29] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [29] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [29] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [29]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q [29])) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [29] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [29]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG01|Q [29])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [29]),
	.datab(!\cpu|DP|RegFile|REG01|Q [29]),
	.datac(!\cpu|DP|RegFile|REG00|Q [29]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG03|Q [29]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[29]~22 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[29]~22 .lut_mask = 64'h0F330F33550055FF;
defparam \cpu|DP|SrcBMux|C[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y22_N50
dffeas \cpu|DP|RegFile|REG05|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N16
dffeas \cpu|DP|RegFile|REG04|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[29]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[29]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[29]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[29]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \cpu|DP|RegFile|REG06|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N20
dffeas \cpu|DP|RegFile|REG07|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[29]~21 (
// Equation(s):
// \cpu|DP|SrcBMux|C[29]~21_combout  = ( \cpu|DP|RegFile|REG07|Q [29] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG05|Q [29]) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [29] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG05|Q [29] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [29] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [29])) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG06|Q [29]))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [29] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [29])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [29]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG05|Q [29]),
	.datab(!\cpu|DP|RegFile|REG04|Q [29]),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG06|Q [29]),
	.datae(!\cpu|DP|RegFile|REG07|Q [29]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[29]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[29]~21 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[29]~21 .lut_mask = 64'h303F303F50505F5F;
defparam \cpu|DP|SrcBMux|C[29]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N14
dffeas \cpu|DP|RegFile|REG10|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N8
dffeas \cpu|DP|RegFile|REG11|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N49
dffeas \cpu|DP|RegFile|REG08|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[29]~19 (
// Equation(s):
// \cpu|DP|SrcBMux|C[29]~19_combout  = ( \cpu|DP|RegFile|REG11|Q [29] & ( \cpu|DP|RegFile|REG08|Q [29] & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG09|Q [29]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG10|Q [29])))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [29] & ( \cpu|DP|RegFile|REG08|Q [29] & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG09|Q [29]))) 
// # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG10|Q [29] & !\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [29] & ( !\cpu|DP|RegFile|REG08|Q [29] & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG09|Q [29] & 
// ((\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG10|Q [29])))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [29] & ( !\cpu|DP|RegFile|REG08|Q [29] & ( (!\cpu|DP|ra2mux|C[1]~3_combout  
// & (\cpu|DP|RegFile|REG09|Q [29] & ((\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG10|Q [29] & !\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [29]),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG10|Q [29]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG11|Q [29]),
	.dataf(!\cpu|DP|RegFile|REG08|Q [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[29]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[29]~19 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[29]~19 .lut_mask = 64'h03440377CF44CF77;
defparam \cpu|DP|SrcBMux|C[29]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG14|Q[29]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG14|Q[29]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[29]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG14|Q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[29]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG14|Q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG14|Q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N31
dffeas \cpu|DP|RegFile|REG14|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG14|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N25
dffeas \cpu|DP|RegFile|REG12|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N38
dffeas \cpu|DP|RegFile|REG13|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[29]~20 (
// Equation(s):
// \cpu|DP|SrcBMux|C[29]~20_combout  = ( \cpu|DP|RegFile|REG13|Q [29] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [29]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [29]))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [29] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG12|Q [29] & !\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG14|Q [29]))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [29] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG12|Q 
// [29])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [29] & ((!\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [29] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [29]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [29])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [29]),
	.datab(!\cpu|DP|RegFile|REG12|Q [29]),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [29]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[29]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[29]~20 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[29]~20 .lut_mask = 64'h350035F0350F35FF;
defparam \cpu|DP|SrcBMux|C[29]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N33
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[29]~23 (
// Equation(s):
// \cpu|DP|SrcBMux|C[29]~23_combout  = ( \cpu|DP|SrcBMux|C[29]~19_combout  & ( \cpu|DP|SrcBMux|C[29]~20_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[29]~22_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & 
// ((\cpu|DP|SrcBMux|C[29]~21_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[29]~19_combout  & ( \cpu|DP|SrcBMux|C[29]~20_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & (!\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[29]~22_combout ))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (((\cpu|DP|SrcBMux|C[29]~21_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[29]~19_combout  & ( !\cpu|DP|SrcBMux|C[29]~20_combout  & ( 
// (!\cpu|DP|ra2mux|C[2]~0_combout  & (((\cpu|DP|SrcBMux|C[29]~22_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout ))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[29]~21_combout )))) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[29]~19_combout  & ( !\cpu|DP|SrcBMux|C[29]~20_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[29]~22_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & 
// ((\cpu|DP|SrcBMux|C[29]~21_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[29]~22_combout ),
	.datad(!\cpu|DP|SrcBMux|C[29]~21_combout ),
	.datae(!\cpu|DP|SrcBMux|C[29]~19_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[29]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[29]~23 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[29]~23 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \cpu|DP|SrcBMux|C[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[29]~155 (
// Equation(s):
// \cpu|DP|SrcBMux|C[29]~155_combout  = ( \cpu|DP|SrcBMux|C[29]~23_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[31]~2_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[29]~23_combout  & ( \cpu|DP|SrcBMux|C[31]~2_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[29]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[29]~155 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[29]~155 .lut_mask = 64'h0F0F0F0FCFCFCFCF;
defparam \cpu|DP|SrcBMux|C[29]~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \cpu|DP|RegFile|REG08|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N59
dffeas \cpu|DP|RegFile|REG09|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \cpu|DP|RegFile|REG11|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N56
dffeas \cpu|DP|RegFile|REG10|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux3~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux3~2_combout  = ( \cpu|DP|RegFile|REG10|Q [28] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [28]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [28] & ( \cpu|DP|ra1mux|C[0]~2_combout  & 
// ( (\cpu|DP|RegFile|REG08|Q [28] & \cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [28] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [28]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG09|Q [28])) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [28] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [28]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG09|Q [28])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [28]),
	.datab(!\cpu|DP|RegFile|REG09|Q [28]),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG11|Q [28]),
	.datae(!\cpu|DP|RegFile|REG10|Q [28]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N38
dffeas \cpu|DP|RegFile|REG02|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N14
dffeas \cpu|DP|RegFile|REG01|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG00|Q[28]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG00|Q[28]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[28]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG00|Q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[28]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG00|Q[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG00|Q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N31
dffeas \cpu|DP|RegFile|REG00|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux3~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux3~0_combout  = ( \cpu|DP|RegFile|REG03|Q [28] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG02|Q [28])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG00|Q [28]))) ) ) ) 
// # ( !\cpu|DP|RegFile|REG03|Q [28] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG02|Q [28])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG00|Q [28]))) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [28] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG01|Q [28]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [28] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG01|Q [28] & \cpu|DP|ra1mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [28]),
	.datab(!\cpu|DP|RegFile|REG01|Q [28]),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG00|Q [28]),
	.datae(!\cpu|DP|RegFile|REG03|Q [28]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N49
dffeas \cpu|DP|RegFile|REG07|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N57
cyclonev_lcell_comb \cpu|DP|RegFile|REG04|Q[28]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG04|Q[28]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[28]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG04|Q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[28]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG04|Q[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG04|Q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N58
dffeas \cpu|DP|RegFile|REG04|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N49
dffeas \cpu|DP|RegFile|REG06|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N22
dffeas \cpu|DP|RegFile|REG05|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux3~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux3~1_combout  = ( \cpu|DP|RegFile|REG05|Q [28] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [28]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [28])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG05|Q [28] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [28]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [28])) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [28] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG07|Q [28]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [28] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG07|Q [28] & !\cpu|DP|ra1mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [28]),
	.datab(!\cpu|DP|RegFile|REG04|Q [28]),
	.datac(!\cpu|DP|RegFile|REG06|Q [28]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG05|Q [28]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~1 .lut_mask = 64'h550055FF0F330F33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N32
dffeas \cpu|DP|RegFile|REG13|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N47
dffeas \cpu|DP|RegFile|REG14|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N38
dffeas \cpu|DP|RegFile|REG12|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux3~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux3~3_combout  = ( \cpu|DP|RegFile|REG12|Q [28] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q [28])))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (((\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG13|Q [28]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [28] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG14|Q 
// [28])))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG13|Q [28] & (!\cpu|DP|ra1mux|C[0]~2_combout ))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [28] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & 
// (((\cpu|DP|ra1mux|C[0]~2_combout  & \cpu|DP|RegFile|REG14|Q [28])))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG13|Q [28]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [28] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & 
// ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout  & \cpu|DP|RegFile|REG14|Q [28])))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG13|Q [28] & (!\cpu|DP|ra1mux|C[0]~2_combout ))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG13|Q [28]),
	.datac(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG14|Q [28]),
	.datae(!\cpu|DP|RegFile|REG12|Q [28]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~3 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux3~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux3~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux3~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux3~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux3~2_combout )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux3~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux3~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux3~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux3~2_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux3~0_combout ))))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux3~1_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux3~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux3~2_combout )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux3~0_combout ))))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux3~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux3~3_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux3~2_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux3~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux3~2_combout ),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux3~0_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux3~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~4 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N0
cyclonev_lcell_comb \cpu|DP|Alu|res[28]~14 (
// Equation(s):
// \cpu|DP|Alu|res[28]~14_combout  = ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( (\cpu|DP|RegFile|MUX_RD1|Mux3~4_combout  & ((\cpu|DP|SrcBMux|C[31]~2_combout ) # (\cpu|DP|Alu|res[1]~1_combout ))) ) ) ) # ( 
// !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( \cpu|DP|Alu|Equal1~0_combout  & ( (\cpu|DP|RegFile|MUX_RD1|Mux3~4_combout  & (((\cpu|DP|SrcBMux|C[28]~56_combout ) # (\cpu|DP|SrcBMux|C[31]~2_combout )) # (\cpu|DP|Alu|res[1]~1_combout ))) ) ) ) # ( 
// \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( !\cpu|DP|Alu|Equal1~0_combout  & ( ((\cpu|DP|Alu|res[1]~1_combout  & \cpu|DP|RegFile|MUX_RD1|Mux3~4_combout )) # (\cpu|DP|SrcBMux|C[31]~2_combout ) ) ) ) # ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( 
// !\cpu|DP|Alu|Equal1~0_combout  & ( (((\cpu|DP|Alu|res[1]~1_combout  & \cpu|DP|RegFile|MUX_RD1|Mux3~4_combout )) # (\cpu|DP|SrcBMux|C[28]~56_combout )) # (\cpu|DP|SrcBMux|C[31]~2_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[1]~1_combout ),
	.datab(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datac(!\cpu|DP|SrcBMux|C[28]~56_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux3~4_combout ),
	.datae(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.dataf(!\cpu|DP|Alu|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[28]~14 .extended_lut = "off";
defparam \cpu|DP|Alu|res[28]~14 .lut_mask = 64'h3F7F3377007F0077;
defparam \cpu|DP|Alu|res[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N24
cyclonev_lcell_comb \cpu|DP|Alu|_~41 (
// Equation(s):
// \cpu|DP|Alu|_~41_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[28]~163_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux3~4_combout )) ) + ( \cpu|DP|Alu|_~87  ) + ( \cpu|DP|Alu|_~86  ))
// \cpu|DP|Alu|_~42  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[28]~163_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux3~4_combout )) ) + ( \cpu|DP|Alu|_~87  ) + ( \cpu|DP|Alu|_~86  ))
// \cpu|DP|Alu|_~43  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux3~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[28]~163_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[28]~163_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~86 ),
	.sharein(\cpu|DP|Alu|_~87 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~41_sumout ),
	.cout(\cpu|DP|Alu|_~42 ),
	.shareout(\cpu|DP|Alu|_~43 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~41 .extended_lut = "off";
defparam \cpu|DP|Alu|_~41 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N9
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[28]~32 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[28]~32_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|_~41_sumout  & ( ((\cpu|DP|Alu|res[28]~14_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout )) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|_~41_sumout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|res[28]~14_combout ) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// !\cpu|DP|Alu|_~41_sumout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|res[28]~14_combout )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\cpu|DP|Alu|_~41_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// \cpu|DP|Alu|res[28]~14_combout )) ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|Alu|res[28]~14_combout ),
	.datad(gnd),
	.datae(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|DP|Alu|_~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[28]~32 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[28]~32 .lut_mask = 64'h08083B3B4C4C7F7F;
defparam \cpu|DP|MemtoRegMux|C[28]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N20
dffeas \cpu|DP|RegFile|REG03|Q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[28]~32_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[28] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[28]~55 (
// Equation(s):
// \cpu|DP|SrcBMux|C[28]~55_combout  = ( \cpu|DP|RegFile|REG02|Q [28] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG03|Q [28]) ) ) ) # ( !\cpu|DP|RegFile|REG02|Q [28] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG03|Q [28] & \cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG02|Q [28] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [28]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q [28])) ) ) ) # ( !\cpu|DP|RegFile|REG02|Q [28] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [28]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG01|Q [28])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q [28]),
	.datab(!\cpu|DP|RegFile|REG01|Q [28]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG00|Q [28]),
	.datae(!\cpu|DP|RegFile|REG02|Q [28]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[28]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[28]~55 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[28]~55 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu|DP|SrcBMux|C[28]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[28]~52 (
// Equation(s):
// \cpu|DP|SrcBMux|C[28]~52_combout  = ( \cpu|DP|RegFile|REG11|Q [28] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG10|Q [28]) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [28] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG10|Q [28] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [28] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [28])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [28]))) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [28] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG08|Q [28])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG09|Q [28]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG08|Q [28]),
	.datab(!\cpu|DP|RegFile|REG10|Q [28]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG09|Q [28]),
	.datae(!\cpu|DP|RegFile|REG11|Q [28]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[28]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[28]~52 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[28]~52 .lut_mask = 64'h505F505F30303F3F;
defparam \cpu|DP|SrcBMux|C[28]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[28]~54 (
// Equation(s):
// \cpu|DP|SrcBMux|C[28]~54_combout  = ( \cpu|DP|RegFile|REG07|Q [28] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|RegFile|REG06|Q [28]) # (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [28] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (!\cpu|DP|ra2mux|C[0]~2_combout  & \cpu|DP|RegFile|REG06|Q [28]) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [28] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [28]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG05|Q [28])) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [28] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG04|Q [28]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG05|Q [28])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [28]),
	.datab(!\cpu|DP|RegFile|REG04|Q [28]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|REG06|Q [28]),
	.datae(!\cpu|DP|RegFile|REG07|Q [28]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[28]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[28]~54 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[28]~54 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu|DP|SrcBMux|C[28]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[28]~53 (
// Equation(s):
// \cpu|DP|SrcBMux|C[28]~53_combout  = ( \cpu|DP|RegFile|REG13|Q [28] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [28])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [28])))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [28] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [28])) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG14|Q [28]))))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [28] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [28])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [28]))))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (((!\cpu|DP|ra2mux|C[1]~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [28] 
// & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [28])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [28]))))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [28]),
	.datab(!\cpu|DP|RegFile|REG14|Q [28]),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [28]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[28]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[28]~53 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[28]~53 .lut_mask = 64'h50305F30503F5F3F;
defparam \cpu|DP|SrcBMux|C[28]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[28]~56 (
// Equation(s):
// \cpu|DP|SrcBMux|C[28]~56_combout  = ( \cpu|DP|SrcBMux|C[28]~54_combout  & ( \cpu|DP|SrcBMux|C[28]~53_combout  & ( ((!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[28]~55_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// ((\cpu|DP|SrcBMux|C[28]~52_combout )))) # (\cpu|DP|ra2mux|C[2]~0_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[28]~54_combout  & ( \cpu|DP|SrcBMux|C[28]~53_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[28]~55_combout  & 
// ((!\cpu|DP|ra2mux|C[2]~0_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[28]~52_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[28]~54_combout  & ( !\cpu|DP|SrcBMux|C[28]~53_combout  & ( 
// (!\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|ra2mux|C[2]~0_combout )) # (\cpu|DP|SrcBMux|C[28]~55_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|SrcBMux|C[28]~52_combout  & !\cpu|DP|ra2mux|C[2]~0_combout )))) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[28]~54_combout  & ( !\cpu|DP|SrcBMux|C[28]~53_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[28]~55_combout )) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// ((\cpu|DP|SrcBMux|C[28]~52_combout ))))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[28]~55_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[28]~52_combout ),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[28]~54_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[28]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[28]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[28]~56 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[28]~56 .lut_mask = 64'h470047CC473347FF;
defparam \cpu|DP|SrcBMux|C[28]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[28]~163 (
// Equation(s):
// \cpu|DP|SrcBMux|C[28]~163_combout  = ( \cpu|DP|SrcBMux|C[28]~56_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[31]~2_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[28]~56_combout  & ( \cpu|DP|SrcBMux|C[31]~2_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[28]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[28]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[28]~163 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[28]~163 .lut_mask = 64'h0F0F0F0FCFCFCFCF;
defparam \cpu|DP|SrcBMux|C[28]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N27
cyclonev_lcell_comb \cpu|DP|Alu|_~17 (
// Equation(s):
// \cpu|DP|Alu|_~17_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout  $ (\cpu|DP|SrcBMux|C[29]~155_combout )) ) + ( \cpu|DP|Alu|_~43  ) + ( \cpu|DP|Alu|_~42  ))
// \cpu|DP|Alu|_~18  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout  $ (\cpu|DP|SrcBMux|C[29]~155_combout )) ) + ( \cpu|DP|Alu|_~43  ) + ( \cpu|DP|Alu|_~42  ))
// \cpu|DP|Alu|_~19  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[29]~155_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[29]~155_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~42 ),
	.sharein(\cpu|DP|Alu|_~43 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~17_sumout ),
	.cout(\cpu|DP|Alu|_~18 ),
	.shareout(\cpu|DP|Alu|_~19 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~17 .extended_lut = "off";
defparam \cpu|DP|Alu|_~17 .lut_mask = 64'h0000050A00005AA5;
defparam \cpu|DP|Alu|_~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[29]~26 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[29]~26_combout  = ( \cpu|DP|Alu|res[29]~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|_~17_sumout ))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) # ( !\cpu|DP|Alu|res[29]~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[29]~8_combout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\cpu|DP|Alu|_~17_sumout ),
	.datad(!\cpu|DP|Alu|res[29]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[29]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[29]~26 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[29]~26 .lut_mask = 64'hBB11BB111B1B1B1B;
defparam \cpu|DP|MemtoRegMux|C[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N56
dffeas \cpu|DP|RegFile|REG09|Q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[29]~26_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[29] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux2~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux2~2_combout  = ( \cpu|DP|RegFile|REG10|Q [29] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [29]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [29] & ( \cpu|DP|ra1mux|C[0]~2_combout  & 
// ( (\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG08|Q [29]) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [29] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [29]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG09|Q [29])) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [29] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [29]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG09|Q [29])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [29]),
	.datab(!\cpu|DP|RegFile|REG11|Q [29]),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG08|Q [29]),
	.datae(!\cpu|DP|RegFile|REG10|Q [29]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~2 .lut_mask = 64'h35353535000FF0FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux2~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux2~0_combout  = ( \cpu|DP|RegFile|REG01|Q [29] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG02|Q [29])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG00|Q [29]))) ) ) ) 
// # ( !\cpu|DP|RegFile|REG01|Q [29] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG02|Q [29])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG00|Q [29]))) ) ) ) # ( \cpu|DP|RegFile|REG01|Q [29] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG03|Q [29]) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [29] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG03|Q [29] & !\cpu|DP|ra1mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q [29]),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG02|Q [29]),
	.datad(!\cpu|DP|RegFile|REG00|Q [29]),
	.datae(!\cpu|DP|RegFile|REG01|Q [29]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux2~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux2~1_combout  = ( \cpu|DP|RegFile|REG05|Q [29] & ( \cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG04|Q [29]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [29] & ( \cpu|DP|ra1mux|C[1]~3_combout  & 
// ( (\cpu|DP|RegFile|REG04|Q [29] & \cpu|DP|ra1mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [29] & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG07|Q [29])) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG06|Q [29]))) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [29] & ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG07|Q [29])) # (\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG06|Q [29]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG07|Q [29]),
	.datab(!\cpu|DP|RegFile|REG04|Q [29]),
	.datac(!\cpu|DP|RegFile|REG06|Q [29]),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG05|Q [29]),
	.dataf(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~1 .lut_mask = 64'h550F550F0033FF33;
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux2~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux2~3_combout  = ( \cpu|DP|RegFile|REG12|Q [29] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG13|Q [29]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (((\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG14|Q [29])))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [29] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG13|Q 
// [29]))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|RegFile|REG14|Q [29] & !\cpu|DP|ra1mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [29] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG13|Q 
// [29] & ((\cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG14|Q [29])))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [29] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG13|Q [29] & ((\cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|RegFile|REG14|Q [29] & !\cpu|DP|ra1mux|C[1]~3_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datab(!\cpu|DP|RegFile|REG13|Q [29]),
	.datac(!\cpu|DP|RegFile|REG14|Q [29]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG12|Q [29]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~3 .lut_mask = 64'h05220577AF22AF77;
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux2~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux2~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux2~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux2~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux2~2_combout )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux2~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux2~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux2~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux2~2_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux2~0_combout ))))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux2~1_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux2~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux2~2_combout )) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux2~0_combout ))))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux2~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux2~3_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux2~2_combout )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux2~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux2~2_combout ),
	.datab(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux2~0_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux2~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~4 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \cpu|DP|Alu|res[29]~8 (
// Equation(s):
// \cpu|DP|Alu|res[29]~8_combout  = ( \cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|SrcBMux|C[29]~23_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout ) # ((!\cpu|DP|SrcBMux|C[31]~2_combout  & (!\cpu|DP|Alu|res[1]~1_combout  & 
// \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|SrcBMux|C[29]~23_combout  & ( (!\cpu|DP|SrcBMux|C[31]~2_combout  & (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((!\cpu|DP|Alu|res[1]~1_combout ) # 
// (!\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout )))) ) ) ) # ( \cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|SrcBMux|C[29]~23_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout ) # ((!\cpu|DP|SrcBMux|C[31]~2_combout  & !\cpu|DP|Alu|res[1]~1_combout )) ) ) ) # ( 
// !\cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|SrcBMux|C[29]~23_combout  & ( (!\cpu|DP|SrcBMux|C[31]~2_combout  & ((!\cpu|DP|Alu|res[1]~1_combout ) # (!\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datab(!\cpu|DP|Alu|res[1]~1_combout ),
	.datac(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux2~4_combout ),
	.datae(!\cpu|DP|Alu|Equal1~0_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[29]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[29]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[29]~8 .extended_lut = "off";
defparam \cpu|DP|Alu|res[29]~8 .lut_mask = 64'hAA88FF880A08FF08;
defparam \cpu|DP|Alu|res[29]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \chipset|EnReg~2 (
// Equation(s):
// \chipset|EnReg~2_combout  = ( \cpu|DP|Alu|_~33_sumout  & ( \cpu|DP|Alu|_~37_sumout  & ( (!\cpu|DP|Alu|res[8]~12_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[7]~13_combout )) ) ) ) # ( !\cpu|DP|Alu|_~33_sumout  & ( \cpu|DP|Alu|_~37_sumout 
//  & ( (!\cpu|DP|Alu|res[8]~12_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[7]~13_combout )) ) ) ) # ( \cpu|DP|Alu|_~33_sumout  & ( !\cpu|DP|Alu|_~37_sumout  & ( (!\cpu|DP|Alu|res[8]~12_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & 
// !\cpu|DP|Alu|res[7]~13_combout )) ) ) ) # ( !\cpu|DP|Alu|_~33_sumout  & ( !\cpu|DP|Alu|_~37_sumout  & ( ((!\cpu|DP|Alu|res[8]~12_combout  & !\cpu|DP|Alu|res[7]~13_combout )) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[8]~12_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|res[7]~13_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|_~33_sumout ),
	.dataf(!\cpu|DP|Alu|_~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~2 .extended_lut = "off";
defparam \chipset|EnReg~2 .lut_mask = 64'hB3B3808080808080;
defparam \chipset|EnReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \chipset|EnReg~3 (
// Equation(s):
// \chipset|EnReg~3_combout  = ( \cpu|DP|Alu|_~29_sumout  & ( \cpu|DP|Alu|_~25_sumout  & ( (\cpu|DP|Alu|res[19]~11_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (\chipset|EnReg~2_combout  & \cpu|DP|Alu|res[18]~10_combout ))) ) ) ) # ( 
// !\cpu|DP|Alu|_~29_sumout  & ( \cpu|DP|Alu|_~25_sumout  & ( (\cpu|DP|Alu|res[19]~11_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (\chipset|EnReg~2_combout  & \cpu|DP|Alu|res[18]~10_combout ))) ) ) ) # ( \cpu|DP|Alu|_~29_sumout  & ( 
// !\cpu|DP|Alu|_~25_sumout  & ( (\cpu|DP|Alu|res[19]~11_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (\chipset|EnReg~2_combout  & \cpu|DP|Alu|res[18]~10_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~29_sumout  & ( !\cpu|DP|Alu|_~25_sumout  & ( 
// (\chipset|EnReg~2_combout  & (((\cpu|DP|Alu|res[19]~11_combout  & \cpu|DP|Alu|res[18]~10_combout )) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) )

	.dataa(!\cpu|DP|Alu|res[19]~11_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\chipset|EnReg~2_combout ),
	.datad(!\cpu|DP|Alu|res[18]~10_combout ),
	.datae(!\cpu|DP|Alu|_~29_sumout ),
	.dataf(!\cpu|DP|Alu|_~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~3 .extended_lut = "off";
defparam \chipset|EnReg~3 .lut_mask = 64'h0307000400040004;
defparam \chipset|EnReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N38
dffeas \cpu|DP|RegFile|REG10|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N58
dffeas \cpu|DP|RegFile|REG09|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N4
dffeas \cpu|DP|RegFile|REG08|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N31
dffeas \cpu|DP|RegFile|REG11|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[30]~24 (
// Equation(s):
// \cpu|DP|SrcBMux|C[30]~24_combout  = ( \cpu|DP|RegFile|REG11|Q [30] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG09|Q [30]) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [30] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG09|Q [30] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG11|Q [30] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG08|Q [30]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG10|Q [30])) ) ) ) # ( !\cpu|DP|RegFile|REG11|Q [30] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG08|Q [30]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG10|Q [30])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [30]),
	.datab(!\cpu|DP|RegFile|REG09|Q [30]),
	.datac(!\cpu|DP|RegFile|REG08|Q [30]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG11|Q [30]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[30]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[30]~24 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[30]~24 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|DP|SrcBMux|C[30]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N58
dffeas \cpu|DP|RegFile|REG04|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N44
dffeas \cpu|DP|RegFile|REG05|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N8
dffeas \cpu|DP|RegFile|REG06|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N26
dffeas \cpu|DP|RegFile|REG07|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[30]~26 (
// Equation(s):
// \cpu|DP|SrcBMux|C[30]~26_combout  = ( \cpu|DP|RegFile|REG07|Q [30] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG05|Q [30]) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [30] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// (\cpu|DP|RegFile|REG05|Q [30] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG07|Q [30] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [30])) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG06|Q [30]))) ) ) ) # ( !\cpu|DP|RegFile|REG07|Q [30] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [30])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [30]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG04|Q [30]),
	.datab(!\cpu|DP|RegFile|REG05|Q [30]),
	.datac(!\cpu|DP|RegFile|REG06|Q [30]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG07|Q [30]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[30]~26 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[30]~26 .lut_mask = 64'h550F550F330033FF;
defparam \cpu|DP|SrcBMux|C[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N50
dffeas \cpu|DP|RegFile|REG01|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N4
dffeas \cpu|DP|RegFile|REG02|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N28
dffeas \cpu|DP|RegFile|REG00|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[30]~27 (
// Equation(s):
// \cpu|DP|SrcBMux|C[30]~27_combout  = ( \cpu|DP|RegFile|REG03|Q [30] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG02|Q [30]) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [30] & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( 
// (\cpu|DP|RegFile|REG02|Q [30] & !\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [30] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [30]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|REG01|Q [30])) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [30] & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG00|Q [30]))) # (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG01|Q [30])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [30]),
	.datab(!\cpu|DP|RegFile|REG02|Q [30]),
	.datac(!\cpu|DP|RegFile|REG00|Q [30]),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG03|Q [30]),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[30]~27 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[30]~27 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|DP|SrcBMux|C[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \cpu|DP|RegFile|REG14|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N49
dffeas \cpu|DP|RegFile|REG12|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y22_N56
dffeas \cpu|DP|RegFile|REG13|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[30]~25 (
// Equation(s):
// \cpu|DP|SrcBMux|C[30]~25_combout  = ( \cpu|DP|RegFile|REG13|Q [30] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [30]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [30]))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [30] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG12|Q [30] & !\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG14|Q [30]))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [30] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG12|Q 
// [30])))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [30] & ((!\cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [30] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [30]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [30])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [30]),
	.datab(!\cpu|DP|RegFile|REG12|Q [30]),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [30]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[30]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[30]~25 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[30]~25 .lut_mask = 64'h350035F0350F35FF;
defparam \cpu|DP|SrcBMux|C[30]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N57
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[30]~28 (
// Equation(s):
// \cpu|DP|SrcBMux|C[30]~28_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|SrcBMux|C[30]~25_combout  & ( (\cpu|DP|SrcBMux|C[30]~26_combout ) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|SrcBMux|C[30]~25_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[30]~27_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[30]~24_combout )) ) ) ) # ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// !\cpu|DP|SrcBMux|C[30]~25_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & \cpu|DP|SrcBMux|C[30]~26_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|SrcBMux|C[30]~25_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & 
// ((\cpu|DP|SrcBMux|C[30]~27_combout ))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[30]~24_combout )) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(!\cpu|DP|SrcBMux|C[30]~24_combout ),
	.datac(!\cpu|DP|SrcBMux|C[30]~26_combout ),
	.datad(!\cpu|DP|SrcBMux|C[30]~27_combout ),
	.datae(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[30]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[30]~28 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[30]~28 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \cpu|DP|SrcBMux|C[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N54
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[30]~156 (
// Equation(s):
// \cpu|DP|SrcBMux|C[30]~156_combout  = ( \cpu|DP|SrcBMux|C[30]~28_combout  & ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( \cpu|DP|SrcBMux|C[31]~2_combout  ) ) ) # ( !\cpu|DP|SrcBMux|C[30]~28_combout  & ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( 
// \cpu|DP|SrcBMux|C[31]~2_combout  ) ) ) # ( \cpu|DP|SrcBMux|C[30]~28_combout  & ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) # ( !\cpu|DP|SrcBMux|C[30]~28_combout  & ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ( \cpu|DP|SrcBMux|C[31]~2_combout  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|SrcBMux|C[30]~28_combout ),
	.dataf(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[30]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[30]~156 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[30]~156 .lut_mask = 64'h0F0FFFFF0F0F0F0F;
defparam \cpu|DP|SrcBMux|C[30]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N30
cyclonev_lcell_comb \cpu|DP|Alu|_~21 (
// Equation(s):
// \cpu|DP|Alu|_~21_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[30]~156_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout )) ) + ( \cpu|DP|Alu|_~19  ) + ( \cpu|DP|Alu|_~18  ))
// \cpu|DP|Alu|_~22  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[30]~156_combout  $ (\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout )) ) + ( \cpu|DP|Alu|_~19  ) + ( \cpu|DP|Alu|_~18  ))
// \cpu|DP|Alu|_~23  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[30]~156_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[30]~156_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~18 ),
	.sharein(\cpu|DP|Alu|_~19 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~21_sumout ),
	.cout(\cpu|DP|Alu|_~22 ),
	.shareout(\cpu|DP|Alu|_~23 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~21 .extended_lut = "off";
defparam \cpu|DP|Alu|_~21 .lut_mask = 64'h0000005A00005AA5;
defparam \cpu|DP|Alu|_~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N27
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[30]~27 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[30]~27_combout  = ( \cpu|DP|Alu|_~21_sumout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((!\cpu|DP|Alu|res[30]~9_combout ) # (\cpu|DP|Alu|res[29]~0_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) # ( !\cpu|DP|Alu|_~21_sumout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[30]~9_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|res[30]~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[30]~27 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[30]~27 .lut_mask = 64'hB111B111BB1BBB1B;
defparam \cpu|DP|MemtoRegMux|C[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N32
dffeas \cpu|DP|RegFile|REG03|Q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[30]~27_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[30] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux1~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux1~0_combout  = ( \cpu|DP|RegFile|REG01|Q [30] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [30]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [30])) ) ) ) 
// # ( !\cpu|DP|RegFile|REG01|Q [30] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG02|Q [30]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG00|Q [30])) ) ) ) # ( \cpu|DP|RegFile|REG01|Q [30] & ( 
// !\cpu|DP|ra1mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG03|Q [30]) # (\cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [30] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG03|Q [30]) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|REG03|Q [30]),
	.datac(!\cpu|DP|RegFile|REG00|Q [30]),
	.datad(!\cpu|DP|RegFile|REG02|Q [30]),
	.datae(!\cpu|DP|RegFile|REG01|Q [30]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~0 .lut_mask = 64'h2222777705AF05AF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux1~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux1~1_combout  = ( \cpu|DP|RegFile|REG05|Q [30] & ( \cpu|DP|RegFile|REG07|Q [30] & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG06|Q [30]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG04|Q [30]))) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [30] & ( \cpu|DP|RegFile|REG07|Q [30] & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|REG06|Q [30])))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG04|Q [30] & ((\cpu|DP|ra1mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [30] & ( !\cpu|DP|RegFile|REG07|Q [30] & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|REG06|Q [30] & \cpu|DP|ra1mux|C[0]~2_combout )))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|REG04|Q [30]))) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [30] & ( !\cpu|DP|RegFile|REG07|Q [30] & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG06|Q [30]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG04|Q [30])))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q [30]),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG06|Q [30]),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|REG05|Q [30]),
	.dataf(!\cpu|DP|RegFile|REG07|Q [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~1 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux1~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux1~2_combout  = ( \cpu|DP|RegFile|REG10|Q [30] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [30]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [30] & ( \cpu|DP|ra1mux|C[0]~2_combout  & 
// ( (\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|REG08|Q [30]) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [30] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [30])) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [30]))) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [30] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG11|Q [30])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG09|Q [30]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG11|Q [30]),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|REG08|Q [30]),
	.datad(!\cpu|DP|RegFile|REG09|Q [30]),
	.datae(!\cpu|DP|RegFile|REG10|Q [30]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~2 .lut_mask = 64'h447744770303CFCF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux1~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux1~3_combout  = ( \cpu|DP|RegFile|REG12|Q [30] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q [30])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (((\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG14|Q [30]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [30] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q 
// [30])))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG14|Q [30] & ((!\cpu|DP|ra1mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG12|Q [30] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & 
// (((\cpu|DP|RegFile|REG13|Q [30] & \cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|REG14|Q [30]))) ) ) ) # ( !\cpu|DP|RegFile|REG12|Q [30] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & 
// ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|RegFile|REG13|Q [30] & \cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG14|Q [30] & ((!\cpu|DP|ra1mux|C[1]~3_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [30]),
	.datab(!\cpu|DP|RegFile|REG13|Q [30]),
	.datac(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG12|Q [30]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~3 .lut_mask = 64'h0530053FF530F53F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux1~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux1~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux1~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux1~3_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout ) # ((!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux1~1_combout ))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux1~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux1~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux1~3_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux1~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux1~0_combout  & (\cpu|DP|ra1mux|C[3]~1_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux1~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux1~3_combout  & 
// ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|MUX_RD1|Mux1~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux1~0_combout ))) ) ) ) # ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux1~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux1~3_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout  & ((!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux1~1_combout ))) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux1~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux1~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux1~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux1~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~4 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \cpu|DP|RegFile|MUX_RD1|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N15
cyclonev_lcell_comb \cpu|DP|Alu|res[30]~9 (
// Equation(s):
// \cpu|DP|Alu|res[30]~9_combout  = ( \cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|SrcBMux|C[30]~28_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout ) # ((!\cpu|DP|SrcBMux|C[31]~2_combout  & (!\cpu|DP|Alu|res[1]~1_combout  & 
// \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|SrcBMux|C[30]~28_combout  & ( (!\cpu|DP|SrcBMux|C[31]~2_combout  & (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((!\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout ) 
// # (!\cpu|DP|Alu|res[1]~1_combout )))) ) ) ) # ( \cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|SrcBMux|C[30]~28_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout ) # ((!\cpu|DP|SrcBMux|C[31]~2_combout  & !\cpu|DP|Alu|res[1]~1_combout )) ) ) ) # ( 
// !\cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|SrcBMux|C[30]~28_combout  & ( (!\cpu|DP|SrcBMux|C[31]~2_combout  & ((!\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout ) # (!\cpu|DP|Alu|res[1]~1_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux1~4_combout ),
	.datac(!\cpu|DP|Alu|res[1]~1_combout ),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(!\cpu|DP|Alu|Equal1~0_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[30]~9 .extended_lut = "off";
defparam \cpu|DP|Alu|res[30]~9 .lut_mask = 64'hA8A8ECEC00A8CCEC;
defparam \cpu|DP|Alu|res[30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \chipset|EnReg~4 (
// Equation(s):
// \chipset|EnReg~4_combout  = ( \cpu|DP|Alu|_~21_sumout  & ( \cpu|DP|Alu|_~17_sumout  & ( (\cpu|DP|Alu|res[29]~8_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (\chipset|EnReg~3_combout  & \cpu|DP|Alu|res[30]~9_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~21_sumout  
// & ( \cpu|DP|Alu|_~17_sumout  & ( (\cpu|DP|Alu|res[29]~8_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (\chipset|EnReg~3_combout  & \cpu|DP|Alu|res[30]~9_combout ))) ) ) ) # ( \cpu|DP|Alu|_~21_sumout  & ( !\cpu|DP|Alu|_~17_sumout  & ( 
// (\cpu|DP|Alu|res[29]~8_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & (\chipset|EnReg~3_combout  & \cpu|DP|Alu|res[30]~9_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~21_sumout  & ( !\cpu|DP|Alu|_~17_sumout  & ( (\chipset|EnReg~3_combout  & 
// (((\cpu|DP|Alu|res[29]~8_combout  & \cpu|DP|Alu|res[30]~9_combout )) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~8_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\chipset|EnReg~3_combout ),
	.datad(!\cpu|DP|Alu|res[30]~9_combout ),
	.datae(!\cpu|DP|Alu|_~21_sumout ),
	.dataf(!\cpu|DP|Alu|_~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~4 .extended_lut = "off";
defparam \chipset|EnReg~4 .lut_mask = 64'h0307000400040004;
defparam \chipset|EnReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \chipset|EnReg~9 (
// Equation(s):
// \chipset|EnReg~9_combout  = ( \cpu|DP|Alu|_~97_sumout  & ( \cpu|DP|Alu|_~93_sumout  & ( (\cpu|DP|Alu|res[24]~27_combout  & (\cpu|DP|Alu|res[15]~28_combout  & (\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  & 
// !\cpu|DP|Alu|res[29]~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~97_sumout  & ( \cpu|DP|Alu|_~93_sumout  & ( (\cpu|DP|Alu|res[24]~27_combout  & (\cpu|DP|Alu|res[15]~28_combout  & (\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  
// & !\cpu|DP|Alu|res[29]~0_combout ))) ) ) ) # ( \cpu|DP|Alu|_~97_sumout  & ( !\cpu|DP|Alu|_~93_sumout  & ( (\cpu|DP|Alu|res[24]~27_combout  & (\cpu|DP|Alu|res[15]~28_combout  & (\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout 
//  & !\cpu|DP|Alu|res[29]~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~97_sumout  & ( !\cpu|DP|Alu|_~93_sumout  & ( (\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  & (((\cpu|DP|Alu|res[24]~27_combout  & 
// \cpu|DP|Alu|res[15]~28_combout )) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) )

	.dataa(!\cpu|DP|Alu|res[24]~27_combout ),
	.datab(!\cpu|DP|Alu|res[15]~28_combout ),
	.datac(!\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|_~97_sumout ),
	.dataf(!\cpu|DP|Alu|_~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~9 .extended_lut = "off";
defparam \chipset|EnReg~9 .lut_mask = 64'h010F010001000100;
defparam \chipset|EnReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N0
cyclonev_lcell_comb \chipset|EnReg~7 (
// Equation(s):
// \chipset|EnReg~7_combout  = ( \cpu|DP|Alu|_~77_sumout  & ( (!\cpu|DP|Alu|res[5]~24_combout  & (!\cpu|DP|Alu|res[6]~23_combout  & !\cpu|DP|Alu|res[29]~0_combout )) ) ) # ( !\cpu|DP|Alu|_~77_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & 
// (!\cpu|DP|Alu|res[5]~24_combout  & (!\cpu|DP|Alu|res[6]~23_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & (((!\cpu|DP|Alu|_~81_sumout )))) ) )

	.dataa(!\cpu|DP|Alu|res[5]~24_combout ),
	.datab(!\cpu|DP|Alu|res[6]~23_combout ),
	.datac(!\cpu|DP|Alu|_~81_sumout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~7 .extended_lut = "off";
defparam \chipset|EnReg~7 .lut_mask = 64'h88F088F088008800;
defparam \chipset|EnReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \chipset|EnReg~8 (
// Equation(s):
// \chipset|EnReg~8_combout  = ( \cpu|DP|Alu|_~69_sumout  & ( \chipset|EnReg~7_combout  & ( (\cpu|DP|Alu|res[20]~21_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|res[16]~22_combout )) ) ) ) # ( !\cpu|DP|Alu|_~69_sumout  & ( 
// \chipset|EnReg~7_combout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[20]~21_combout  & ((\cpu|DP|Alu|res[16]~22_combout )))) # (\cpu|DP|Alu|res[29]~0_combout  & (((!\cpu|DP|Alu|_~73_sumout )))) ) ) )

	.dataa(!\cpu|DP|Alu|res[20]~21_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~73_sumout ),
	.datad(!\cpu|DP|Alu|res[16]~22_combout ),
	.datae(!\cpu|DP|Alu|_~69_sumout ),
	.dataf(!\chipset|EnReg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~8 .extended_lut = "off";
defparam \chipset|EnReg~8 .lut_mask = 64'h0000000030740044;
defparam \chipset|EnReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N6
cyclonev_lcell_comb \cpu|DP|Alu|res[10]~19 (
// Equation(s):
// \cpu|DP|Alu|res[10]~19_combout  = ( \cpu|DP|Alu|_~53_sumout  & ( (!\cpu|DP|Alu|res[10]~18_combout ) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) # ( !\cpu|DP|Alu|_~53_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[10]~18_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|res[10]~18_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[10]~19 .extended_lut = "off";
defparam \cpu|DP|Alu|res[10]~19 .lut_mask = 64'hF000F000FF0FFF0F;
defparam \cpu|DP|Alu|res[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N9
cyclonev_lcell_comb \chipset|EnReg~5 (
// Equation(s):
// \chipset|EnReg~5_combout  = ( \cpu|DP|Alu|_~61_sumout  & ( (!\cpu|DP|Alu|res[0]~48_combout  & (!\cpu|DP|Alu|res[1]~52_combout  & !\cpu|DP|Alu|res[29]~0_combout )) ) ) # ( !\cpu|DP|Alu|_~61_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & 
// (!\cpu|DP|Alu|res[0]~48_combout  & (!\cpu|DP|Alu|res[1]~52_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & (((!\cpu|DP|Alu|_~65_sumout )))) ) )

	.dataa(!\cpu|DP|Alu|res[0]~48_combout ),
	.datab(!\cpu|DP|Alu|res[1]~52_combout ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|_~65_sumout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~5 .extended_lut = "off";
defparam \chipset|EnReg~5 .lut_mask = 64'h8F808F8080808080;
defparam \chipset|EnReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N48
cyclonev_lcell_comb \cpu|DP|Alu|res[11]~17 (
// Equation(s):
// \cpu|DP|Alu|res[11]~17_combout  = ( \cpu|DP|Alu|_~49_sumout  & ( (!\cpu|DP|Alu|res[11]~16_combout ) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) # ( !\cpu|DP|Alu|_~49_sumout  & ( (!\cpu|DP|Alu|res[11]~16_combout  & !\cpu|DP|Alu|res[29]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[11]~16_combout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[11]~17 .extended_lut = "off";
defparam \cpu|DP|Alu|res[11]~17 .lut_mask = 64'hF000F000F0FFF0FF;
defparam \cpu|DP|Alu|res[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \chipset|EnReg~6 (
// Equation(s):
// \chipset|EnReg~6_combout  = ( \chipset|EnReg~5_combout  & ( !\cpu|DP|Alu|res[11]~17_combout  & ( (!\cpu|DP|Alu|res[10]~19_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[21]~20_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & 
// ((!\cpu|DP|Alu|_~57_sumout ))))) ) ) )

	.dataa(!\cpu|DP|Alu|res[21]~20_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~57_sumout ),
	.datad(!\cpu|DP|Alu|res[10]~19_combout ),
	.datae(!\chipset|EnReg~5_combout ),
	.dataf(!\cpu|DP|Alu|res[11]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~6 .extended_lut = "off";
defparam \chipset|EnReg~6 .lut_mask = 64'h0000740000000000;
defparam \chipset|EnReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N54
cyclonev_lcell_comb \chipset|EnReg~20 (
// Equation(s):
// \chipset|EnReg~20_combout  = ( !\cpu|DP|Alu|res[29]~0_combout  & ( ((!\cpu|DP|Alu|res[28]~14_combout  & (!\cpu|DP|Alu|res[23]~15_combout  & (\chipset|EnReg~8_combout  & \chipset|EnReg~6_combout )))) ) ) # ( \cpu|DP|Alu|res[29]~0_combout  & ( 
// (!\cpu|DP|Alu|_~41_sumout  & (((!\cpu|DP|Alu|_~45_sumout  & (\chipset|EnReg~8_combout  & \chipset|EnReg~6_combout ))))) ) )

	.dataa(!\cpu|DP|Alu|_~41_sumout ),
	.datab(!\cpu|DP|Alu|res[28]~14_combout ),
	.datac(!\cpu|DP|Alu|_~45_sumout ),
	.datad(!\chipset|EnReg~8_combout ),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(!\chipset|EnReg~6_combout ),
	.datag(!\cpu|DP|Alu|res[23]~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~20 .extended_lut = "on";
defparam \chipset|EnReg~20 .lut_mask = 64'h0000000000C000A0;
defparam \chipset|EnReg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \chipset|EnReg~15 (
// Equation(s):
// \chipset|EnReg~15_combout  = ( \chipset|EnReg~20_combout  & ( !\cpu|DP|Alu|res[31]~46_combout  & ( (\chipset|EnReg~14_combout  & (\chipset|EnReg~0_combout  & (\chipset|EnReg~4_combout  & \chipset|EnReg~9_combout ))) ) ) )

	.dataa(!\chipset|EnReg~14_combout ),
	.datab(!\chipset|EnReg~0_combout ),
	.datac(!\chipset|EnReg~4_combout ),
	.datad(!\chipset|EnReg~9_combout ),
	.datae(!\chipset|EnReg~20_combout ),
	.dataf(!\cpu|DP|Alu|res[31]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~15 .extended_lut = "off";
defparam \chipset|EnReg~15 .lut_mask = 64'h0000000100000000;
defparam \chipset|EnReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N24
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout  = ( \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2_combout  & ( \chipset|EnReg~15_combout  & ( ((!\cpu|DP|Alu|res[3]~3_combout  & 
// ((!\cpu|DP|Alu|res[9]~44_combout ) # (\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout )))) # (\wm|WideOr0~0_combout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2_combout  & ( 
// \chipset|EnReg~15_combout  & ( ((\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout  & (\cpu|DP|Alu|res[9]~44_combout  & !\cpu|DP|Alu|res[3]~3_combout ))) # (\wm|WideOr0~0_combout ) ) ) ) # ( 
// \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2_combout  & ( !\chipset|EnReg~15_combout  & ( \wm|WideOr0~0_combout  ) ) ) # ( !\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2_combout  & ( !\chipset|EnReg~15_combout  & ( 
// \wm|WideOr0~0_combout  ) ) )

	.dataa(!\wm|WideOr0~0_combout ),
	.datab(!\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.datac(!\cpu|DP|Alu|res[9]~44_combout ),
	.datad(!\cpu|DP|Alu|res[3]~3_combout ),
	.datae(!\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~2_combout ),
	.dataf(!\chipset|EnReg~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3 .lut_mask = 64'h555555555755F755;
defparam \Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N30
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout  = ( \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[15]~28_combout )) # 
// (\cpu|DP|Alu|res[29]~0_combout  & ((!\cpu|DP|Alu|_~97_sumout )))) # (\wm|WideOr0~0_combout ) ) ) # ( !\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  & ( \wm|WideOr0~0_combout  ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\cpu|DP|Alu|res[15]~28_combout ),
	.datac(!\cpu|DP|Alu|_~97_sumout ),
	.datad(!\wm|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0 .lut_mask = 64'h00FF00FF72FF72FF;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[0]~0_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D34D3B6B7909C4F2F923B6633B922533D9EDCC84A22599534E8D58C9F6133268E24279ECE6F923B498A4F30FA945E7C9347D28B31EA5E9494D2968E6485135A157A95D8E653AD68";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[0]~0_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N36
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[0]~1 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[0]~1_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Ram|altsyncram_component|auto_generated|ram_block1a16~portadataout  & \Ram|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\Ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\Ram|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ((\Ram|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[0]~1 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[0]~1 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \cpu|DP|MemtoRegMux|C[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[0]~0_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[0]~0_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[0]~0_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[0]~0_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[0]~0 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[0]~0_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\Ram|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|ram_block1a32~portadataout  & !\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[0]~0 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[0]~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \cpu|DP|MemtoRegMux|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N30
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[0]~2 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[0]~2_combout  = ( \cpu|DP|MemtoRegMux|C[0]~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|Alu|res[0]~36_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|MemtoRegMux|C[0]~1_combout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) # ( !\cpu|DP|MemtoRegMux|C[0]~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|Alu|res[0]~36_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\cpu|DP|MemtoRegMux|C[0]~1_combout )))) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|Alu|res[0]~36_combout ),
	.datad(!\cpu|DP|MemtoRegMux|C[0]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[0]~2 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[0]~2 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \cpu|DP|MemtoRegMux|C[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N26
dffeas \cpu|DP|RegFile|REG08|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N27
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux31~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux31~0_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG00|Q [0] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG04|Q [0] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG08|Q [0] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG12|Q [0] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [0]),
	.datab(!\cpu|DP|RegFile|REG04|Q [0]),
	.datac(!\cpu|DP|RegFile|REG12|Q [0]),
	.datad(!\cpu|DP|RegFile|REG00|Q [0]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N55
dffeas \cpu|DP|RegFile|REG07|Q[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N20
dffeas \cpu|DP|RegFile|REG03|Q[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux31~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux31~3_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG03|Q[0]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG07|Q[0]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG11|Q [0] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCReg|Q [0] ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG07|Q[0]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG11|Q [0]),
	.datac(!\cpu|DP|PCReg|Q [0]),
	.datad(!\cpu|DP|RegFile|REG03|Q[0]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N3
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux31~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux31~2_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [0] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [0] ) ) 
// ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [0] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [0] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [0]),
	.datab(!\cpu|DP|RegFile|REG14|Q [0]),
	.datac(!\cpu|DP|RegFile|REG02|Q [0]),
	.datad(!\cpu|DP|RegFile|REG06|Q [0]),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~2 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \cpu|DP|RegFile|REG13|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[0]~2_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[0] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux31~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux31~1_combout  = ( \cpu|DP|RegFile|REG05|Q [0] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [0]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [0])) ) ) ) # 
// ( !\cpu|DP|RegFile|REG05|Q [0] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [0]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [0])) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [0] & ( 
// !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG13|Q [0]) # (\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [0] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|REG13|Q [0]) ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [0]),
	.datab(!\cpu|DP|RegFile|REG09|Q [0]),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG13|Q [0]),
	.datae(!\cpu|DP|RegFile|REG05|Q [0]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~1 .lut_mask = 64'h00F00FFF35353535;
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux31~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux31~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux31~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux31~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux31~3_combout )))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux31~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux31~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux31~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & 
// (((\cpu|DP|RegFile|MUX_RD1|Mux31~3_combout  & !\cpu|DP|ra1mux|C[0]~2_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux31~0_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux31~2_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux31~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux31~3_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux31~0_combout  & 
// ((\cpu|DP|ra1mux|C[0]~2_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux31~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux31~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux31~3_combout  & !\cpu|DP|ra1mux|C[0]~2_combout )))) 
// # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux31~0_combout  & ((\cpu|DP|ra1mux|C[0]~2_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux31~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux31~3_combout ),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux31~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \cpu|DP|RegFile|MUX_RD1|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N33
cyclonev_lcell_comb \cpu|DP|Alu|res[1]~37 (
// Equation(s):
// \cpu|DP|Alu|res[1]~37_combout  = ( \cpu|DP|Alu|_~61_sumout  & ( (\cpu|DP|Alu|res[1]~52_combout ) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) # ( !\cpu|DP|Alu|_~61_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|res[1]~52_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|res[1]~52_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[1]~37 .extended_lut = "off";
defparam \cpu|DP|Alu|res[1]~37 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpu|DP|Alu|res[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \bytePos[1]~input (
	.i(bytePos[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bytePos[1]~input_o ));
// synopsys translate_off
defparam \bytePos[1]~input .bus_hold = "false";
defparam \bytePos[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N39
cyclonev_lcell_comb \muxDataRam|C[1]~1 (
// Equation(s):
// \muxDataRam|C[1]~1_combout  = ( \btn[1]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  & ( (!\btn[2]~input_o  & ((!\btn[0]~input_o ) # (\bytePos[1]~input_o ))) # (\btn[2]~input_o  & (\btn[0]~input_o )) ) ) ) # ( !\btn[1]~input_o  & ( 
// \cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  ) ) # ( \btn[1]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  & ( (!\btn[2]~input_o  & (\btn[0]~input_o  & \bytePos[1]~input_o )) ) ) ) # ( !\btn[1]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  & 
// ( (\btn[2]~input_o  & \btn[0]~input_o ) ) ) )

	.dataa(!\btn[2]~input_o ),
	.datab(!\btn[0]~input_o ),
	.datac(!\bytePos[1]~input_o ),
	.datad(gnd),
	.datae(!\btn[1]~input_o ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDataRam|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDataRam|C[1]~1 .extended_lut = "off";
defparam \muxDataRam|C[1]~1 .lut_mask = 64'h11110202FFFF9B9B;
defparam \muxDataRam|C[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[1]~1_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[1]~1_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[1]~1_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[1]~1_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N24
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[1]~4 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[1]~4_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & \Ram|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  & (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[1]~4 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[1]~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \cpu|DP|MemtoRegMux|C[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N30
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[1]~37 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[1]~37_combout  = ( \cpu|DP|MemtoRegMux|C[1]~4_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|Alu|res[1]~37_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\cpu|DP|MemtoRegMux|C[1]~5_combout ))) ) ) # ( !\cpu|DP|MemtoRegMux|C[1]~4_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|Alu|res[1]~37_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[1]~5_combout  & 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|MemtoRegMux|C[1]~5_combout ),
	.datac(!\cpu|DP|Alu|res[1]~37_combout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[1]~37 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[1]~37 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \cpu|DP|MemtoRegMux|C[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \cpu|DP|PCReg|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCReg|Q[1]~feeder_combout ),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N27
cyclonev_lcell_comb \cpu|DP|PCReg|Q[1]~feeder (
// Equation(s):
// \cpu|DP|PCReg|Q[1]~feeder_combout  = \cpu|DP|PCReg|Q[1]~DUPLICATE_q 

	.dataa(!\cpu|DP|PCReg|Q[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCReg|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[1]~feeder .extended_lut = "off";
defparam \cpu|DP|PCReg|Q[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|DP|PCReg|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N28
dffeas \cpu|DP|PCReg|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCReg|Q[1]~feeder_combout ),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N1
dffeas \cpu|DP|RegFile|REG07|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N8
dffeas \cpu|DP|RegFile|REG03|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N56
dffeas \cpu|DP|RegFile|REG11|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N9
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux30~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux30~3_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG03|Q [1] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG07|Q [1] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG11|Q[1]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCReg|Q [1] ) ) )

	.dataa(!\cpu|DP|PCReg|Q [1]),
	.datab(!\cpu|DP|RegFile|REG07|Q [1]),
	.datac(!\cpu|DP|RegFile|REG03|Q [1]),
	.datad(!\cpu|DP|RegFile|REG11|Q[1]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~3 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N13
dffeas \cpu|DP|RegFile|REG12|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N34
dffeas \cpu|DP|RegFile|REG08|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux30~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux30~0_combout  = ( \cpu|DP|RegFile|REG04|Q [1] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG08|Q[1]~DUPLICATE_q ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG00|Q 
// [1])) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [1] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG08|Q[1]~DUPLICATE_q ))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG00|Q [1])) ) ) ) # ( 
// \cpu|DP|RegFile|REG04|Q [1] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG12|Q[1]~DUPLICATE_q ) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [1] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( 
// (\cpu|DP|RegFile|REG12|Q[1]~DUPLICATE_q  & !\cpu|DP|ra1mux|C[3]~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q [1]),
	.datab(!\cpu|DP|RegFile|REG12|Q[1]~DUPLICATE_q ),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG08|Q[1]~DUPLICATE_q ),
	.datae(!\cpu|DP|RegFile|REG04|Q [1]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N19
dffeas \cpu|DP|RegFile|REG14|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux30~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux30~2_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [1] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [1] ) ) 
// ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [1] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q[1]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q[1]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG06|Q [1]),
	.datac(!\cpu|DP|RegFile|REG02|Q [1]),
	.datad(!\cpu|DP|RegFile|REG10|Q [1]),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \cpu|DP|RegFile|REG13|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N55
dffeas \cpu|DP|RegFile|REG01|Q[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[1]~37_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N38
dffeas \cpu|DP|RegFile|REG09|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG09|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[1] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux30~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux30~1_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q[1]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG09|Q [1] ) ) ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q [1] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG13|Q[1]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q[1]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG01|Q[1]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG09|Q [1]),
	.datad(!\cpu|DP|RegFile|REG05|Q [1]),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux30~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux30~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux30~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux30~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux30~3_combout ))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux30~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux30~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux30~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux30~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux30~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux30~2_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux30~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux30~3_combout ))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux30~0_combout  & 
// \cpu|DP|ra1mux|C[0]~2_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux30~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux30~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux30~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout )))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux30~0_combout  & \cpu|DP|ra1mux|C[0]~2_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux30~3_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux30~0_combout ),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux30~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~4 .lut_mask = 64'h220522AF770577AF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N33
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[4]~50 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[4]~50_combout  = ( \cpu|DP|Alu|_~117_sumout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|Alu|res[29]~0_combout ) # (\cpu|DP|Alu|res[4]~33_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[4]~15_combout )) ) ) # ( !\cpu|DP|Alu|_~117_sumout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (((\cpu|DP|Alu|res[4]~33_combout  & !\cpu|DP|Alu|res[29]~0_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[4]~15_combout )) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|MemtoRegMux|C[4]~15_combout ),
	.datac(!\cpu|DP|Alu|res[4]~33_combout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[4]~50 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[4]~50 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \cpu|DP|MemtoRegMux|C[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N8
dffeas \cpu|DP|PCReg|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~21_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N9
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~25 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~25_sumout  = SUM(( \cpu|DP|PCReg|Q [5] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~22  ))
// \cpu|DP|PCAdder1|Add0~26  = CARRY(( \cpu|DP|PCReg|Q [5] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|PCReg|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~25_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~25 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|DP|PCAdder1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N12
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~29 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~29_sumout  = SUM(( \cpu|DP|PCReg|Q [6] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~26  ))
// \cpu|DP|PCAdder1|Add0~30  = CARRY(( \cpu|DP|PCReg|Q [6] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~26  ))

	.dataa(gnd),
	.datab(!\cpu|DP|PCReg|Q [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~29_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~29 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|DP|PCAdder1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N27
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~37 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~37_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~53_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~14  ))
// \cpu|DP|PCAdder2|Add0~38  = CARRY(( \cpu|DP|PCAdder1|Add0~53_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCAdder1|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~37_sumout ),
	.cout(\cpu|DP|PCAdder2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~37 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[12]~133 (
// Equation(s):
// \cpu|DP|SrcBMux|C[12]~133_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~37_sumout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q [12]) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~37_sumout  
// & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [12])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [12]))) ) ) ) # ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~37_sumout  & ( (\cpu|DP|RegFile|REG13|Q [12] & 
// !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~37_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG12|Q [12])) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG14|Q [12]))) ) 
// ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [12]),
	.datab(!\cpu|DP|RegFile|REG14|Q [12]),
	.datac(!\cpu|DP|RegFile|REG13|Q [12]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[12]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[12]~133 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[12]~133 .lut_mask = 64'h55330F0055330FFF;
defparam \cpu|DP|SrcBMux|C[12]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N21
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[12]~189 (
// Equation(s):
// \cpu|DP|SrcBMux|C[12]~189_combout  = ( \cpu|DP|SrcBMux|C[12]~138_combout  ) # ( !\cpu|DP|SrcBMux|C[12]~138_combout  & ( (\cpu|DP|SrcBMux|C[20]~29_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[12]~188_combout )) # 
// (\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|SrcBMux|C[12]~133_combout ))))) ) )

	.dataa(!\cpu|DP|SrcBMux|C[12]~188_combout ),
	.datab(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datac(!\cpu|DP|SrcBMux|C[12]~133_combout ),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[12]~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[12]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[12]~189 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[12]~189 .lut_mask = 64'h11031103FFFFFFFF;
defparam \cpu|DP|SrcBMux|C[12]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N33
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[12]~48 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[12]~48_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|res[29]~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\cpu|DP|Alu|_~109_sumout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|res[29]~0_combout  & ( (\cpu|DP|Alu|_~109_sumout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\cpu|DP|Alu|res[29]~0_combout  & ( (!\cpu|DP|Alu|res[12]~31_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\cpu|DP|Alu|res[29]~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & !\cpu|DP|Alu|res[12]~31_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|_~109_sumout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|Alu|res[12]~31_combout ),
	.datad(gnd),
	.datae(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|DP|Alu|res[29]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[12]~48 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[12]~48 .lut_mask = 64'hC0C0F3F344447777;
defparam \cpu|DP|MemtoRegMux|C[12]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N32
dffeas \cpu|DP|PCReg|Q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~53_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[12]~48_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[12] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N15
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~33 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~33_sumout  = SUM(( \cpu|DP|PCReg|Q [7] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~30  ))
// \cpu|DP|PCAdder1|Add0~34  = CARRY(( \cpu|DP|PCReg|Q [7] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|PCReg|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~33_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~33 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|DP|PCAdder1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N18
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~37 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~37_sumout  = SUM(( \cpu|DP|PCReg|Q [8] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~34  ))
// \cpu|DP|PCAdder1|Add0~38  = CARRY(( \cpu|DP|PCReg|Q [8] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCReg|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~37_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~37 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N21
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~41 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~41_sumout  = SUM(( \cpu|DP|PCReg|Q [9] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~38  ))
// \cpu|DP|PCAdder1|Add0~42  = CARRY(( \cpu|DP|PCReg|Q [9] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCReg|Q [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~41_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~41 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N24
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~45 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~45_sumout  = SUM(( \cpu|DP|PCReg|Q [10] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~42  ))
// \cpu|DP|PCAdder1|Add0~46  = CARRY(( \cpu|DP|PCReg|Q [10] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|PCReg|Q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~45_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~45 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|DP|PCAdder1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N27
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~49 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~49_sumout  = SUM(( \cpu|DP|PCReg|Q [11] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~46  ))
// \cpu|DP|PCAdder1|Add0~50  = CARRY(( \cpu|DP|PCReg|Q [11] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCReg|Q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~49_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~49 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N30
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~53 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~53_sumout  = SUM(( \cpu|DP|PCReg|Q [12] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~50  ))
// \cpu|DP|PCAdder1|Add0~54  = CARRY(( \cpu|DP|PCReg|Q [12] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~50  ))

	.dataa(gnd),
	.datab(!\cpu|DP|PCReg|Q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~53_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~53 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|DP|PCAdder1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N36
cyclonev_lcell_comb \cpu|DP|PCAdder2|Add0~1 (
// Equation(s):
// \cpu|DP|PCAdder2|Add0~1_sumout  = SUM(( \cpu|DP|PCAdder1|Add0~1_sumout  ) + ( GND ) + ( \cpu|DP|PCAdder2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|PCAdder1|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder2|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder2|Add0~1 .extended_lut = "off";
defparam \cpu|DP|PCAdder2|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|DP|PCAdder2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[31]~4 (
// Equation(s):
// \cpu|DP|SrcBMux|C[31]~4_combout  = ( \cpu|DP|RegFile|REG14|Q [31] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [31])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [31])))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [31] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [31])) # (\cpu|DP|ra2mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|REG13|Q [31]))))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|ra2mux|C[0]~2_combout )) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [31] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout  
// & (\cpu|DP|RegFile|REG12|Q [31])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [31]))))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (!\cpu|DP|ra2mux|C[0]~2_combout )) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [31] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & 
// ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|REG12|Q [31])) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|REG13|Q [31]))))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG12|Q [31]),
	.datad(!\cpu|DP|RegFile|REG13|Q [31]),
	.datae(!\cpu|DP|RegFile|REG14|Q [31]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[31]~4 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[31]~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \cpu|DP|SrcBMux|C[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N58
dffeas \cpu|DP|RegFile|REG00|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N38
dffeas \cpu|DP|RegFile|REG03|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N31
dffeas \cpu|DP|RegFile|REG01|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N25
dffeas \cpu|DP|RegFile|REG02|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[31]~6 (
// Equation(s):
// \cpu|DP|SrcBMux|C[31]~6_combout  = ( \cpu|DP|RegFile|REG02|Q [31] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG01|Q [31]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG03|Q [31])) ) ) ) # ( 
// !\cpu|DP|RegFile|REG02|Q [31] & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG01|Q [31]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG03|Q [31])) ) ) ) # ( \cpu|DP|RegFile|REG02|Q [31] & ( 
// !\cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG00|Q [31]) ) ) ) # ( !\cpu|DP|RegFile|REG02|Q [31] & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( (\cpu|DP|RegFile|REG00|Q [31] & !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q [31]),
	.datab(!\cpu|DP|RegFile|REG03|Q [31]),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG01|Q [31]),
	.datae(!\cpu|DP|RegFile|REG02|Q [31]),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[31]~6 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[31]~6 .lut_mask = 64'h50505F5F03F303F3;
defparam \cpu|DP|SrcBMux|C[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[31]~7 (
// Equation(s):
// \cpu|DP|SrcBMux|C[31]~7_combout  = ( \cpu|DP|SrcBMux|C[31]~4_combout  & ( \cpu|DP|SrcBMux|C[31]~6_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & (((!\cpu|DP|ra2mux|C[3]~1_combout )) # (\cpu|DP|SrcBMux|C[31]~3_combout ))) # (\cpu|DP|ra2mux|C[2]~0_combout  
// & (((\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[31]~5_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[31]~4_combout  & ( \cpu|DP|SrcBMux|C[31]~6_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & (((!\cpu|DP|ra2mux|C[3]~1_combout )) # 
// (\cpu|DP|SrcBMux|C[31]~3_combout ))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (((\cpu|DP|SrcBMux|C[31]~5_combout  & !\cpu|DP|ra2mux|C[3]~1_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[31]~4_combout  & ( !\cpu|DP|SrcBMux|C[31]~6_combout  & ( 
// (!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[31]~3_combout  & ((\cpu|DP|ra2mux|C[3]~1_combout )))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (((\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[31]~5_combout )))) ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[31]~4_combout  & ( !\cpu|DP|SrcBMux|C[31]~6_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[31]~3_combout  & ((\cpu|DP|ra2mux|C[3]~1_combout )))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (((\cpu|DP|SrcBMux|C[31]~5_combout  
// & !\cpu|DP|ra2mux|C[3]~1_combout )))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[31]~3_combout ),
	.datab(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[31]~5_combout ),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(!\cpu|DP|SrcBMux|C[31]~4_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[31]~7 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[31]~7 .lut_mask = 64'h03440377CF44CF77;
defparam \cpu|DP|SrcBMux|C[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \cpu|DP|Alu|res[31]~5 (
// Equation(s):
// \cpu|DP|Alu|res[31]~5_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & ( \cpu|DP|SrcBMux|C[31]~7_combout  & ( ((\cpu|DP|Alu|Equal1~0_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[31]~2_combout )))) # 
// (\cpu|DP|Alu|res[31]~4_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & ( \cpu|DP|SrcBMux|C[31]~7_combout  & ( (\cpu|DP|Alu|res[31]~4_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[31]~2_combout ))) ) ) ) # ( 
// \cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & ( !\cpu|DP|SrcBMux|C[31]~7_combout  & ( ((\cpu|DP|Alu|Equal1~0_combout  & \cpu|DP|SrcBMux|C[31]~2_combout )) # (\cpu|DP|Alu|res[31]~4_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & ( 
// !\cpu|DP|SrcBMux|C[31]~7_combout  & ( (\cpu|DP|Alu|res[31]~4_combout  & \cpu|DP|SrcBMux|C[31]~2_combout ) ) ) )

	.dataa(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datab(!\cpu|DP|Alu|res[31]~4_combout ),
	.datac(!\cpu|DP|Alu|Equal1~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[31]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[31]~5 .extended_lut = "off";
defparam \cpu|DP|Alu|res[31]~5 .lut_mask = 64'h0033333F22333B3F;
defparam \cpu|DP|Alu|res[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N9
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[31]~8 (
// Equation(s):
// \cpu|DP|SrcBMux|C[31]~8_combout  = ( \cpu|DP|SrcBMux|C[31]~7_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[31]~2_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[31]~7_combout  & ( \cpu|DP|SrcBMux|C[31]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[31]~2_combout ),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[31]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[31]~8 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[31]~8 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \cpu|DP|SrcBMux|C[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \cpu|DP|Alu|Equal1~2 (
// Equation(s):
// \cpu|DP|Alu|Equal1~2_combout  = ( \cpu|DP|SrcBMux|C[9]~0_combout  & ( (\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & !\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|Equal1~2 .extended_lut = "off";
defparam \cpu|DP|Alu|Equal1~2 .lut_mask = 64'h000000000F000F00;
defparam \cpu|DP|Alu|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \cpu|DP|Alu|_~5 (
// Equation(s):
// \cpu|DP|Alu|_~5_sumout  = SUM(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  $ (\cpu|DP|SrcBMux|C[31]~8_combout )) ) + ( \cpu|DP|Alu|_~23  ) + ( \cpu|DP|Alu|_~22  ))
// \cpu|DP|Alu|_~6  = CARRY(( !\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  $ (\cpu|DP|SrcBMux|C[31]~8_combout )) ) + ( \cpu|DP|Alu|_~23  ) + ( \cpu|DP|Alu|_~22  ))
// \cpu|DP|Alu|_~7  = SHARE((\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & (!\cpu|DP|AluDeco|Decoder1~0_combout  $ (!\cpu|DP|SrcBMux|C[31]~8_combout ))))

	.dataa(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout ),
	.datac(gnd),
	.datad(!\cpu|DP|SrcBMux|C[31]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~22 ),
	.sharein(\cpu|DP|Alu|_~23 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~5_sumout ),
	.cout(\cpu|DP|Alu|_~6 ),
	.shareout(\cpu|DP|Alu|_~7 ));
// synopsys translate_off
defparam \cpu|DP|Alu|_~5 .extended_lut = "off";
defparam \cpu|DP|Alu|_~5 .lut_mask = 64'h0000112200006699;
defparam \cpu|DP|Alu|_~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \cpu|DP|Alu|res[31]~46 (
// Equation(s):
// \cpu|DP|Alu|res[31]~46_combout  = ( \cpu|DP|Alu|_~5_sumout  & ( (!\cpu|DP|Alu|Equal1~2_combout  & (((!\cpu|DP|Alu|Equal1~1_combout ) # (\cpu|DP|SrcBMux|C[31]~8_combout )))) # (\cpu|DP|Alu|Equal1~2_combout  & (\cpu|DP|Alu|res[31]~5_combout )) ) ) # ( 
// !\cpu|DP|Alu|_~5_sumout  & ( (!\cpu|DP|Alu|Equal1~2_combout  & (((\cpu|DP|SrcBMux|C[31]~8_combout  & \cpu|DP|Alu|Equal1~1_combout )))) # (\cpu|DP|Alu|Equal1~2_combout  & (\cpu|DP|Alu|res[31]~5_combout )) ) )

	.dataa(!\cpu|DP|Alu|res[31]~5_combout ),
	.datab(!\cpu|DP|SrcBMux|C[31]~8_combout ),
	.datac(!\cpu|DP|Alu|Equal1~1_combout ),
	.datad(!\cpu|DP|Alu|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[31]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[31]~46 .extended_lut = "off";
defparam \cpu|DP|Alu|res[31]~46 .lut_mask = 64'h03550355F355F355;
defparam \cpu|DP|Alu|res[31]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[31]~23 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[31]~23_combout  = ( \cpu|DP|Alu|res[31]~46_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) ) # ( 
// !\cpu|DP|Alu|res[31]~46_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[31]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[31]~23 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[31]~23 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cpu|DP|MemtoRegMux|C[31]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \cpu|DP|RegFile|REG08|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N57
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux0~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux0~0_combout  = ( \cpu|DP|RegFile|REG00|Q [31] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG08|Q [31]) ) ) ) # ( !\cpu|DP|RegFile|REG00|Q [31] & ( \cpu|DP|ra1mux|C[2]~0_combout  & 
// ( (\cpu|DP|RegFile|REG08|Q [31] & !\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( \cpu|DP|RegFile|REG00|Q [31] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG12|Q [31])) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|REG04|Q [31]))) ) ) ) # ( !\cpu|DP|RegFile|REG00|Q [31] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG12|Q [31])) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG04|Q [31]))) ) ) 
// )

	.dataa(!\cpu|DP|RegFile|REG08|Q [31]),
	.datab(!\cpu|DP|RegFile|REG12|Q [31]),
	.datac(!\cpu|DP|RegFile|REG04|Q [31]),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|REG00|Q [31]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~0 .lut_mask = 64'h330F330F550055FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y23_N28
dffeas \cpu|DP|RegFile|REG09|Q[31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[31]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux0~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux0~1_combout  = ( \cpu|DP|RegFile|REG01|Q [31] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG09|Q[31]~DUPLICATE_q ) # (\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [31] & ( 
// \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|REG09|Q[31]~DUPLICATE_q ) ) ) ) # ( \cpu|DP|RegFile|REG01|Q [31] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG13|Q 
// [31]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG05|Q [31])) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [31] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG13|Q [31]))) # 
// (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG05|Q [31])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [31]),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|REG13|Q [31]),
	.datad(!\cpu|DP|RegFile|REG09|Q[31]~DUPLICATE_q ),
	.datae(!\cpu|DP|RegFile|REG01|Q [31]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~1 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N46
dffeas \cpu|DP|RegFile|REG06|Q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[31]~23_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[31] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux0~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux0~2_combout  = ( \cpu|DP|RegFile|REG10|Q [31] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG06|Q [31])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG02|Q [31]))) ) ) ) 
// # ( !\cpu|DP|RegFile|REG10|Q [31] & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG06|Q [31])) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG02|Q [31]))) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [31] & ( 
// !\cpu|DP|ra1mux|C[3]~1_combout  & ( (\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG14|Q [31]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [31] & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (\cpu|DP|RegFile|REG14|Q [31] & !\cpu|DP|ra1mux|C[2]~0_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [31]),
	.datab(!\cpu|DP|RegFile|REG02|Q [31]),
	.datac(!\cpu|DP|RegFile|REG14|Q [31]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|RegFile|REG10|Q [31]),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~2 .lut_mask = 64'h0F000FFF55335533;
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux0~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux0~3_combout  = ( \cpu|DP|RegFile|REG03|Q [31] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|REG11|Q [31]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// (((\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG07|Q [31])))) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [31] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|REG11|Q 
// [31]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|REG07|Q [31] & !\cpu|DP|ra1mux|C[2]~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG03|Q [31] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q 
// [31] & ((\cpu|DP|ra1mux|C[2]~0_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG07|Q [31])))) ) ) ) # ( !\cpu|DP|RegFile|REG03|Q [31] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( 
// (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q [31] & ((\cpu|DP|ra1mux|C[2]~0_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|REG07|Q [31] & !\cpu|DP|ra1mux|C[2]~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [31]),
	.datab(!\cpu|DP|RegFile|REG07|Q [31]),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|RegFile|REG03|Q [31]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~3 .lut_mask = 64'h0350035FF350F35F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux0~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux0~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux0~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux0~1_combout ))) # 
// (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux0~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux0~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux0~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux0~1_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux0~0_combout  & ((\cpu|DP|ra1mux|C[1]~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux0~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux0~3_combout  
// & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux0~1_combout  & \cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux0~0_combout ))) ) ) ) # ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux0~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux0~3_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux0~1_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux0~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux0~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux0~1_combout ),
	.datac(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux0~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~4 .lut_mask = 64'h00350F35F035FF35;
defparam \cpu|DP|RegFile|MUX_RD1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N27
cyclonev_lcell_comb \cpu|DP|Alu|flags[0] (
// Equation(s):
// \cpu|DP|Alu|flags [0] = ( \cpu|DP|Alu|_~5_sumout  & ( \cpu|DP|SrcBMux|C[31]~8_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & \cpu|DP|AluDeco|Decoder1~0_combout ) ) ) ) # ( !\cpu|DP|Alu|_~5_sumout  & ( \cpu|DP|SrcBMux|C[31]~8_combout  & ( 
// (!\cpu|DP|Alu|Equal1~1_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & !\cpu|DP|AluDeco|Decoder1~0_combout )) # (\cpu|DP|Alu|Equal1~1_combout  & (!\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & \cpu|DP|AluDeco|Decoder1~0_combout )) ) ) ) # ( 
// \cpu|DP|Alu|_~5_sumout  & ( !\cpu|DP|SrcBMux|C[31]~8_combout  & ( (!\cpu|DP|Alu|Equal1~1_combout  & (!\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & !\cpu|DP|AluDeco|Decoder1~0_combout )) # (\cpu|DP|Alu|Equal1~1_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & \cpu|DP|AluDeco|Decoder1~0_combout )) ) ) ) # ( !\cpu|DP|Alu|_~5_sumout  & ( !\cpu|DP|SrcBMux|C[31]~8_combout  & ( (\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout  & \cpu|DP|AluDeco|Decoder1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|Equal1~1_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux0~4_combout ),
	.datad(!\cpu|DP|AluDeco|Decoder1~0_combout ),
	.datae(!\cpu|DP|Alu|_~5_sumout ),
	.dataf(!\cpu|DP|SrcBMux|C[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|flags [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|flags[0] .extended_lut = "off";
defparam \cpu|DP|Alu|flags[0] .lut_mask = 64'h000FC0030C3000F0;
defparam \cpu|DP|Alu|flags[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N21
cyclonev_lcell_comb \cpu|CU|CLogic|FlagWrite[0]~0 (
// Equation(s):
// \cpu|CU|CLogic|FlagWrite[0]~0_combout  = ( \cpu|CU|CLogic|Mux0~4_combout  & ( (\cpu|DP|SrcBMux|C[9]~0_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|CU|CLogic|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|FlagWrite[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|FlagWrite[0]~0 .extended_lut = "off";
defparam \cpu|CU|CLogic|FlagWrite[0]~0 .lut_mask = 64'h00000000000F000F;
defparam \cpu|CU|CLogic|FlagWrite[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \cpu|CU|CLogic|FlagWrite[0] (
// Equation(s):
// \cpu|CU|CLogic|FlagWrite [0] = ( \cpu|CU|CLogic|FlagWrite[0]~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & !\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datad(!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.datae(!\cpu|CU|CLogic|FlagWrite[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|FlagWrite [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|FlagWrite[0] .extended_lut = "off";
defparam \cpu|CU|CLogic|FlagWrite[0] .lut_mask = 64'h0000F0000000F000;
defparam \cpu|CU|CLogic|FlagWrite[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N50
dffeas \cpu|CU|CLogic|R2|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|Alu|flags [0]),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|CU|CLogic|FlagWrite [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|CU|CLogic|R2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|CU|CLogic|R2|Q[0] .is_wysiwyg = "true";
defparam \cpu|CU|CLogic|R2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \cpu|DP|Alu|_~129 (
// Equation(s):
// \cpu|DP|Alu|_~129_sumout  = SUM(( GND ) + ( \cpu|DP|Alu|_~7  ) + ( \cpu|DP|Alu|_~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|Alu|_~6 ),
	.sharein(\cpu|DP|Alu|_~7 ),
	.combout(),
	.sumout(\cpu|DP|Alu|_~129_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|_~129 .extended_lut = "off";
defparam \cpu|DP|Alu|_~129 .lut_mask = 64'h0000000000000000;
defparam \cpu|DP|Alu|_~129 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X43_Y24_N37
dffeas \cpu|CU|CLogic|R2|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|Alu|_~129_sumout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|CU|CLogic|FlagWrite [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|CU|CLogic|R2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|CU|CLogic|R2|Q[1] .is_wysiwyg = "true";
defparam \cpu|CU|CLogic|R2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a157~portadataout  & 
// !\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a189~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110110111111111111111110111";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N30
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \Rom|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h20702A7A25752F7F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout  & 
// \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y24_N11
dffeas \cpu|CU|CLogic|R1|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|Alu|res[31]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|CU|CLogic|FlagWrite[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|CU|CLogic|R1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|CU|CLogic|R1|Q[1] .is_wysiwyg = "true";
defparam \cpu|CU|CLogic|R1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N57
cyclonev_lcell_comb \cpu|DP|Alu|WideOr0~0 (
// Equation(s):
// \cpu|DP|Alu|WideOr0~0_combout  = ( \cpu|DP|Alu|_~1_sumout  & ( (!\cpu|DP|Alu|res[9]~35_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & !\cpu|DP|Alu|res[3]~2_combout )) ) ) # ( !\cpu|DP|Alu|_~1_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & 
// (!\cpu|DP|Alu|res[9]~35_combout  & ((!\cpu|DP|Alu|res[3]~2_combout )))) # (\cpu|DP|Alu|res[29]~0_combout  & (((!\cpu|DP|Alu|_~125_sumout )))) ) )

	.dataa(!\cpu|DP|Alu|res[9]~35_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~125_sumout ),
	.datad(!\cpu|DP|Alu|res[3]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|WideOr0~0 .extended_lut = "off";
defparam \cpu|DP|Alu|WideOr0~0 .lut_mask = 64'hB830B83088008800;
defparam \cpu|DP|Alu|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \chipset|EnReg~16 (
// Equation(s):
// \chipset|EnReg~16_combout  = ( !\cpu|DP|Alu|res[29]~0_combout  & ( (\chipset|EnReg~11_combout  & (!\cpu|DP|Alu|res[27]~25_combout  & (!\cpu|DP|Alu|res[22]~26_combout  & ((\chipset|EnReg~9_combout ))))) ) ) # ( \cpu|DP|Alu|res[29]~0_combout  & ( 
// (\chipset|EnReg~11_combout  & (((!\cpu|DP|Alu|_~89_sumout  & (!\cpu|DP|Alu|_~85_sumout  & \chipset|EnReg~9_combout ))))) ) )

	.dataa(!\chipset|EnReg~11_combout ),
	.datab(!\cpu|DP|Alu|res[27]~25_combout ),
	.datac(!\cpu|DP|Alu|_~89_sumout ),
	.datad(!\cpu|DP|Alu|_~85_sumout ),
	.datae(!\cpu|DP|Alu|res[29]~0_combout ),
	.dataf(!\chipset|EnReg~9_combout ),
	.datag(!\cpu|DP|Alu|res[22]~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~16 .extended_lut = "on";
defparam \chipset|EnReg~16 .lut_mask = 64'h0000000040405000;
defparam \chipset|EnReg~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \cpu|DP|Alu|WideOr0 (
// Equation(s):
// \cpu|DP|Alu|WideOr0~combout  = ( \cpu|DP|Alu|WideOr0~0_combout  & ( \chipset|EnReg~16_combout  & ( (\chipset|EnReg~0_combout  & (!\cpu|DP|Alu|res[31]~46_combout  & (\chipset|EnReg~20_combout  & \chipset|EnReg~4_combout ))) ) ) )

	.dataa(!\chipset|EnReg~0_combout ),
	.datab(!\cpu|DP|Alu|res[31]~46_combout ),
	.datac(!\chipset|EnReg~20_combout ),
	.datad(!\chipset|EnReg~4_combout ),
	.datae(!\cpu|DP|Alu|WideOr0~0_combout ),
	.dataf(!\chipset|EnReg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|WideOr0 .extended_lut = "off";
defparam \cpu|DP|Alu|WideOr0 .lut_mask = 64'h0000000000000004;
defparam \cpu|DP|Alu|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N49
dffeas \cpu|CU|CLogic|R1|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|Alu|WideOr0~combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|CU|CLogic|FlagWrite[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|CU|CLogic|R1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|CU|CLogic|R1|Q[0] .is_wysiwyg = "true";
defparam \cpu|CU|CLogic|R1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N51
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a188~portadataout  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a188~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001000000100000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N12
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout  & 
// \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N36
cyclonev_lcell_comb \cpu|CU|CLogic|Mux0~2 (
// Equation(s):
// \cpu|CU|CLogic|Mux0~2_combout  = ( \cpu|CU|CLogic|R1|Q [0] & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ) # (!\cpu|CU|CLogic|R2|Q [0] 
// $ (!\cpu|CU|CLogic|R1|Q [1])) ) ) ) # ( !\cpu|CU|CLogic|R1|Q [0] & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & 
// (((!\cpu|CU|CLogic|R2|Q [1])))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\cpu|CU|CLogic|R2|Q [0] $ (((!\cpu|CU|CLogic|R1|Q [1]))))) ) ) ) # ( \cpu|CU|CLogic|R1|Q [0] & ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\cpu|CU|CLogic|R2|Q [0] $ (\cpu|CU|CLogic|R1|Q [1]))) ) ) ) # ( !\cpu|CU|CLogic|R1|Q 
// [0] & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (((\cpu|CU|CLogic|R2|Q [1])))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\cpu|CU|CLogic|R2|Q [0] $ (((\cpu|CU|CLogic|R1|Q [1]))))) ) ) )

	.dataa(!\cpu|CU|CLogic|R2|Q [0]),
	.datab(!\cpu|CU|CLogic|R2|Q [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\cpu|CU|CLogic|R1|Q [1]),
	.datae(!\cpu|CU|CLogic|R1|Q [0]),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|Mux0~2 .extended_lut = "off";
defparam \cpu|CU|CLogic|Mux0~2 .lut_mask = 64'h3A350A05C5CAF5FA;
defparam \cpu|CU|CLogic|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N3
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a190~portadataout  & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \Rom|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a190~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110110110111111011111111110111";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N27
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\Rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \Rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h40704C7C43734F7F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  & ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  ) ) ) # ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110110111111111111111110111";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N0
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \Rom|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & \Rom|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N33
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a191~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a191~portadataout ))))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a191~portadataout ))))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a191~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h202A252F707A757F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N21
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N15
cyclonev_lcell_comb \cpu|CU|CLogic|Mux0~1 (
// Equation(s):
// \cpu|CU|CLogic|Mux0~1_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ( !\cpu|CU|CLogic|R2|Q [0] $ (!\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ( !\cpu|CU|CLogic|R1|Q [1] $ (!\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ) ) )

	.dataa(!\cpu|CU|CLogic|R2|Q [0]),
	.datab(!\cpu|CU|CLogic|R1|Q [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|Mux0~1 .extended_lut = "off";
defparam \cpu|CU|CLogic|Mux0~1 .lut_mask = 64'h3C3C3C3C5A5A5A5A;
defparam \cpu|CU|CLogic|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N27
cyclonev_lcell_comb \cpu|CU|CLogic|Mux0~3 (
// Equation(s):
// \cpu|CU|CLogic|Mux0~3_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  $ (((!\cpu|CU|CLogic|R2|Q [0] $ (!\cpu|CU|CLogic|R1|Q [1])) # (\cpu|CU|CLogic|R1|Q [0]))) ) 
// )

	.dataa(!\cpu|CU|CLogic|R2|Q [0]),
	.datab(!\cpu|CU|CLogic|R1|Q [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datad(!\cpu|CU|CLogic|R1|Q [0]),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|Mux0~3 .extended_lut = "off";
defparam \cpu|CU|CLogic|Mux0~3 .lut_mask = 64'h960F960FF0F0F0F0;
defparam \cpu|CU|CLogic|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N18
cyclonev_lcell_comb \cpu|CU|CLogic|Mux0~0 (
// Equation(s):
// \cpu|CU|CLogic|Mux0~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (!\cpu|CU|CLogic|R1|Q [0])) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ((!\cpu|CU|CLogic|R2|Q [1]))) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & (\cpu|CU|CLogic|R1|Q [0])) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout  & ((\cpu|CU|CLogic|R2|Q [1]))) ) )

	.dataa(gnd),
	.datab(!\cpu|CU|CLogic|R1|Q [0]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\cpu|CU|CLogic|R2|Q [1]),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|Mux0~0 .extended_lut = "off";
defparam \cpu|CU|CLogic|Mux0~0 .lut_mask = 64'h303F303FCFC0CFC0;
defparam \cpu|CU|CLogic|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N54
cyclonev_lcell_comb \cpu|CU|CLogic|Mux0~4 (
// Equation(s):
// \cpu|CU|CLogic|Mux0~4_combout  = ( \cpu|CU|CLogic|Mux0~3_combout  & ( \cpu|CU|CLogic|Mux0~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )) # (\cpu|CU|CLogic|Mux0~2_combout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (((\cpu|CU|CLogic|Mux0~1_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\cpu|CU|CLogic|Mux0~3_combout  & ( \cpu|CU|CLogic|Mux0~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )) # (\cpu|CU|CLogic|Mux0~2_combout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & 
// (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & \cpu|CU|CLogic|Mux0~1_combout )))) ) ) ) # ( \cpu|CU|CLogic|Mux0~3_combout  & ( !\cpu|CU|CLogic|Mux0~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (\cpu|CU|CLogic|Mux0~2_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (((\cpu|CU|CLogic|Mux0~1_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout )))) ) ) ) # ( !\cpu|CU|CLogic|Mux0~3_combout  & ( 
// !\cpu|CU|CLogic|Mux0~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (\cpu|CU|CLogic|Mux0~2_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout  & (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout  & \cpu|CU|CLogic|Mux0~1_combout )))) ) ) )

	.dataa(!\cpu|CU|CLogic|Mux0~2_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\cpu|CU|CLogic|Mux0~1_combout ),
	.datae(!\cpu|CU|CLogic|Mux0~3_combout ),
	.dataf(!\cpu|CU|CLogic|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|Mux0~4 .extended_lut = "off";
defparam \cpu|CU|CLogic|Mux0~4 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu|CU|CLogic|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000100100111000011111011100111";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N36
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \Rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \Rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// (\Rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \Rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .lut_mask = 64'h00AA272755FF2727;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N18
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a248~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a248~portadataout ))))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a248~portadataout ))))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a184~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a152~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a248~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  ) ) ) # ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N12
cyclonev_lcell_comb \cpu|CU|CUDecoder|ALUDeco|NoWrite~0 (
// Equation(s):
// \cpu|CU|CUDecoder|ALUDeco|NoWrite~0_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout )) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CUDecoder|ALUDeco|NoWrite~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CUDecoder|ALUDeco|NoWrite~0 .extended_lut = "off";
defparam \cpu|CU|CUDecoder|ALUDeco|NoWrite~0 .lut_mask = 64'h0022002200000000;
defparam \cpu|CU|CUDecoder|ALUDeco|NoWrite~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N0
cyclonev_lcell_comb \cpu|CU|CLogic|RegWrite (
// Equation(s):
// \cpu|CU|CLogic|RegWrite~combout  = ( \cpu|CU|CUDecoder|MainDeco|Mux1~0_combout  & ( (\cpu|CU|CLogic|Mux0~4_combout  & ((!\cpu|DP|SrcBMux|C[9]~0_combout ) # (!\cpu|CU|CUDecoder|ALUDeco|NoWrite~0_combout ))) ) )

	.dataa(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datab(!\cpu|CU|CLogic|Mux0~4_combout ),
	.datac(!\cpu|CU|CUDecoder|ALUDeco|NoWrite~0_combout ),
	.datad(gnd),
	.datae(!\cpu|CU|CUDecoder|MainDeco|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|RegWrite~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|RegWrite .extended_lut = "off";
defparam \cpu|CU|CLogic|RegWrite .lut_mask = 64'h0000323200003232;
defparam \cpu|CU|CLogic|RegWrite .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N30
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[4]~4 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[4]~4_combout  = ( \cpu|CU|CLogic|RegWrite~combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|CU|CLogic|RegWrite~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|DP|RegFile|DEMUX|OUT[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N33
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[12]~8 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[12]~8_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[4]~4_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~8 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~8 .lut_mask = 64'h0000000055555555;
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N48
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[12]~9 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[12]~9_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[12]~2_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[12]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|RegFile|DEMUX|OUT[12]~2_combout ),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~9 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~9 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|DP|RegFile|DEMUX|OUT[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N4
dffeas \cpu|DP|RegFile|REG12|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG12|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux20~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux20~0_combout  = ( \cpu|DP|RegFile|REG04|Q [11] & ( \cpu|DP|RegFile|REG08|Q [11] & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|REG12|Q [11]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// (((!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG00|Q [11])))) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [11] & ( \cpu|DP|RegFile|REG08|Q [11] & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|REG12|Q [11]))) 
// # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|REG00|Q [11] & \cpu|DP|ra1mux|C[2]~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|REG04|Q [11] & ( !\cpu|DP|RegFile|REG08|Q [11] & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG12|Q [11] & 
// ((!\cpu|DP|ra1mux|C[2]~0_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG00|Q [11])))) ) ) ) # ( !\cpu|DP|RegFile|REG04|Q [11] & ( !\cpu|DP|RegFile|REG08|Q [11] & ( (!\cpu|DP|ra1mux|C[3]~1_combout 
//  & (\cpu|DP|RegFile|REG12|Q [11] & ((!\cpu|DP|ra1mux|C[2]~0_combout )))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|RegFile|REG00|Q [11] & \cpu|DP|ra1mux|C[2]~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [11]),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|REG00|Q [11]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|RegFile|REG04|Q [11]),
	.dataf(!\cpu|DP|RegFile|REG08|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~0 .lut_mask = 64'h4403770344CF77CF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N55
dffeas \cpu|DP|RegFile|REG10|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N57
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux20~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux20~2_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG02|Q [11] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG06|Q [11] ) 
// ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG10|Q [11] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG14|Q [11] ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [11]),
	.datab(!\cpu|DP|RegFile|REG10|Q [11]),
	.datac(!\cpu|DP|RegFile|REG14|Q [11]),
	.datad(!\cpu|DP|RegFile|REG02|Q [11]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N44
dffeas \cpu|DP|RegFile|REG01|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux20~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux20~1_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q [11] & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [11]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [11])) ) ) ) 
// # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q [11] & ( (\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG13|Q [11]) ) ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|RegFile|REG05|Q [11] & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|REG09|Q [11]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [11])) ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|RegFile|REG05|Q [11] & ( (\cpu|DP|RegFile|REG13|Q [11] & !\cpu|DP|ra1mux|C[3]~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [11]),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|RegFile|REG01|Q [11]),
	.datad(!\cpu|DP|RegFile|REG09|Q [11]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|RegFile|REG05|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~1 .lut_mask = 64'h444403CF777703CF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N38
dffeas \cpu|DP|RegFile|REG03|Q[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N39
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux20~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux20~3_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|PCAdder2|Add0~13_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q [11])) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|REG03|Q[11]~DUPLICATE_q ))) ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|PCAdder2|Add0~13_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG07|Q [11]) ) ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( 
// !\cpu|DP|PCAdder2|Add0~13_sumout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG11|Q [11])) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG03|Q[11]~DUPLICATE_q ))) ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( 
// !\cpu|DP|PCAdder2|Add0~13_sumout  & ( (\cpu|DP|RegFile|REG07|Q [11] & \cpu|DP|ra1mux|C[3]~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [11]),
	.datab(!\cpu|DP|RegFile|REG11|Q [11]),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG03|Q[11]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~3 .lut_mask = 64'h0505303FF5F5303F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux20~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux20~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux20~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux20~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux20~2_combout ))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux20~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux20~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux20~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux20~2_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux20~0_combout  & ((\cpu|DP|ra1mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux20~1_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux20~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux20~2_combout  & \cpu|DP|ra1mux|C[0]~2_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux20~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux20~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux20~3_combout  & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux20~2_combout ))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux20~0_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux20~0_combout ),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux20~2_combout ),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux20~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~4 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \cpu|DP|RegFile|MUX_RD1|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[11]~34 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[11]~34_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & ((!\cpu|DP|Alu|res[11]~16_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & 
// (\cpu|DP|Alu|_~49_sumout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & ((!\cpu|DP|Alu|res[11]~16_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|_~49_sumout )))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~49_sumout ),
	.datad(!\cpu|DP|Alu|res[11]~16_combout ),
	.datae(gnd),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[11]~34 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[11]~34 .lut_mask = 64'h8A028A02DF57DF57;
defparam \cpu|DP|MemtoRegMux|C[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N29
dffeas \cpu|DP|PCReg|Q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~49_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[11]~34_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[11] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N51
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[11]~17 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[11]~17_combout  = ( \cpu|DP|Alu|res[11]~17_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|PCAdder1|Add0~49_sumout )))) # (\cpu|CU|CLogic|PCSrc~0_combout  & 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # ((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) ) # ( !\cpu|DP|Alu|res[11]~17_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & 
// (((\cpu|DP|PCAdder1|Add0~49_sumout )))) # (\cpu|CU|CLogic|PCSrc~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\cpu|DP|PCAdder1|Add0~49_sumout ),
	.datad(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[11]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[11]~17 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[11]~17 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \cpu|DP|PCSrcMux|C[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a247~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a247~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\Rom|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a247~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111010010011110001111111110011";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N30
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N0
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N48
cyclonev_lcell_comb \cpu|CU|CUDecoder|ALUDeco|Mux0~0 (
// Equation(s):
// \cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout )) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & (!\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & !\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout )) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CUDecoder|ALUDeco|Mux0~0 .extended_lut = "off";
defparam \cpu|CU|CUDecoder|ALUDeco|Mux0~0 .lut_mask = 64'hC000C00000C000C0;
defparam \cpu|CU|CUDecoder|ALUDeco|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N27
cyclonev_lcell_comb \cpu|DP|Alu|res[1]~1 (
// Equation(s):
// \cpu|DP|Alu|res[1]~1_combout  = ( \cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ( (\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & \cpu|DP|SrcBMux|C[9]~0_combout )) ) )

	.dataa(!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[1]~1 .extended_lut = "off";
defparam \cpu|DP|Alu|res[1]~1 .lut_mask = 64'h0000000000500050;
defparam \cpu|DP|Alu|res[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N54
cyclonev_lcell_comb \cpu|DP|Alu|res[10]~18 (
// Equation(s):
// \cpu|DP|Alu|res[10]~18_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux21~4_combout  & ( \cpu|DP|SrcBMux|C[10]~74_combout  & ( (!\cpu|DP|Alu|res[1]~1_combout  & (!\cpu|DP|SrcBMux|C[10]~75_combout  & !\cpu|DP|SrcBMux|C[11]~68_combout )) ) ) ) # ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux21~4_combout  & ( \cpu|DP|SrcBMux|C[10]~74_combout  & ( ((!\cpu|DP|SrcBMux|C[10]~75_combout  & !\cpu|DP|SrcBMux|C[11]~68_combout )) # (\cpu|DP|Alu|Equal1~0_combout ) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux21~4_combout  & ( 
// !\cpu|DP|SrcBMux|C[10]~74_combout  & ( (!\cpu|DP|Alu|res[1]~1_combout  & !\cpu|DP|SrcBMux|C[10]~75_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux21~4_combout  & ( !\cpu|DP|SrcBMux|C[10]~74_combout  & ( (!\cpu|DP|SrcBMux|C[10]~75_combout ) # 
// (\cpu|DP|Alu|Equal1~0_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|Alu|res[1]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[10]~75_combout ),
	.datad(!\cpu|DP|SrcBMux|C[11]~68_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux21~4_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[10]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[10]~18 .extended_lut = "off";
defparam \cpu|DP|Alu|res[10]~18 .lut_mask = 64'hF5F5C0C0F555C000;
defparam \cpu|DP|Alu|res[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N54
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[10]~35 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[10]~35_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[10]~18_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & 
// ((\cpu|DP|Alu|_~53_sumout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[10]~18_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|_~53_sumout ))))) ) )

	.dataa(!\cpu|DP|Alu|res[10]~18_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|Alu|_~53_sumout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[10]~35 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[10]~35 .lut_mask = 64'h880C880CBB3FBB3F;
defparam \cpu|DP|MemtoRegMux|C[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N26
dffeas \cpu|DP|PCReg|Q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~45_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[10]~35_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[10] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N9
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[10]~16 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[10]~16_combout  = ( \cpu|DP|Alu|res[10]~19_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (\cpu|DP|PCAdder1|Add0~45_sumout )) # (\cpu|CU|CLogic|PCSrc~0_combout  & 
// (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) ) # ( !\cpu|DP|Alu|res[10]~19_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & 
// (\cpu|DP|PCAdder1|Add0~45_sumout )) # (\cpu|CU|CLogic|PCSrc~0_combout  & (((\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\cpu|DP|PCAdder1|Add0~45_sumout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datad(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[10]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[10]~16 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[10]~16 .lut_mask = 64'h505350535C5F5C5F;
defparam \cpu|DP|PCSrcMux|C[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010101101000010011000001010000010000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h0A220A775F225F77;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N54
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[0]~0 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[0]~0_combout  = ( \cpu|CU|CLogic|RegWrite~combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|CU|CLogic|RegWrite~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N42
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[10]~19 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[10]~19_combout  = (\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & \cpu|DP|RegFile|DEMUX|OUT[0]~0_combout )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(!\cpu|DP|RegFile|DEMUX|OUT[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[10]~19 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[10]~19 .lut_mask = 64'h0033003300330033;
defparam \cpu|DP|RegFile|DEMUX|OUT[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N21
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[10]~20 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[10]~20_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( (\cpu|DP|RegFile|DEMUX|OUT[10]~19_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ) 
// ) )

	.dataa(!\cpu|DP|RegFile|DEMUX|OUT[10]~19_combout ),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[10]~20 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[10]~20 .lut_mask = 64'h0505000005050000;
defparam \cpu|DP|RegFile|DEMUX|OUT[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N20
dffeas \cpu|DP|RegFile|REG10|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N34
dffeas \cpu|DP|RegFile|REG14|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux22~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux22~2_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG02|Q [9] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG06|Q [9] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG10|Q [9] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG14|Q [9] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [9]),
	.datab(!\cpu|DP|RegFile|REG06|Q [9]),
	.datac(!\cpu|DP|RegFile|REG14|Q [9]),
	.datad(!\cpu|DP|RegFile|REG02|Q [9]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux22~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux22~0_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [9] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [9] ) ) 
// ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [9] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [9] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [9]),
	.datab(!\cpu|DP|RegFile|REG00|Q [9]),
	.datac(!\cpu|DP|RegFile|REG12|Q [9]),
	.datad(!\cpu|DP|RegFile|REG04|Q [9]),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N56
dffeas \cpu|DP|RegFile|REG01|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N8
dffeas \cpu|DP|RegFile|REG13|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N42
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux22~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux22~1_combout  = ( \cpu|DP|RegFile|REG05|Q [9] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [9]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [9])) ) ) ) # 
// ( !\cpu|DP|RegFile|REG05|Q [9] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG09|Q [9]))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG01|Q [9])) ) ) ) # ( \cpu|DP|RegFile|REG05|Q [9] & ( 
// !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG13|Q [9]) ) ) ) # ( !\cpu|DP|RegFile|REG05|Q [9] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG13|Q [9] & !\cpu|DP|ra1mux|C[3]~1_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [9]),
	.datab(!\cpu|DP|RegFile|REG13|Q [9]),
	.datac(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG09|Q [9]),
	.datae(!\cpu|DP|RegFile|REG05|Q [9]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~1 .lut_mask = 64'h30303F3F05F505F5;
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N56
dffeas \cpu|DP|RegFile|REG07|Q[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N9
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux22~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux22~3_combout  = ( \cpu|DP|PCAdder2|Add0~45_sumout  & ( \cpu|DP|RegFile|REG03|Q [9] & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG11|Q [9])))) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// (((\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|REG07|Q[9]~DUPLICATE_q ))) ) ) ) # ( !\cpu|DP|PCAdder2|Add0~45_sumout  & ( \cpu|DP|RegFile|REG03|Q [9] & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout  & 
// \cpu|DP|RegFile|REG11|Q [9])))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout )) # (\cpu|DP|RegFile|REG07|Q[9]~DUPLICATE_q ))) ) ) ) # ( \cpu|DP|PCAdder2|Add0~45_sumout  & ( !\cpu|DP|RegFile|REG03|Q [9] & ( 
// (!\cpu|DP|ra1mux|C[3]~1_combout  & (((!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG11|Q [9])))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG07|Q[9]~DUPLICATE_q  & (!\cpu|DP|ra1mux|C[2]~0_combout ))) ) ) ) # ( 
// !\cpu|DP|PCAdder2|Add0~45_sumout  & ( !\cpu|DP|RegFile|REG03|Q [9] & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (((\cpu|DP|ra1mux|C[2]~0_combout  & \cpu|DP|RegFile|REG11|Q [9])))) # (\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG07|Q[9]~DUPLICATE_q  & 
// (!\cpu|DP|ra1mux|C[2]~0_combout ))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q[9]~DUPLICATE_q ),
	.datab(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|RegFile|REG11|Q [9]),
	.datae(!\cpu|DP|PCAdder2|Add0~45_sumout ),
	.dataf(!\cpu|DP|RegFile|REG03|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~3 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux22~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux22~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux22~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux22~2_combout )) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux22~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux22~1_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux22~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (!\cpu|DP|ra1mux|C[1]~3_combout )) # 
// (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux22~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux22~0_combout ))))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux22~1_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux22~3_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|ra1mux|C[1]~3_combout )) # (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux22~2_combout )) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux22~0_combout ))))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux22~1_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux22~3_combout  & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux22~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux22~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datab(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux22~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux22~0_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux22~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N24
cyclonev_lcell_comb \cpu|DP|Alu|res[9]~35 (
// Equation(s):
// \cpu|DP|Alu|res[9]~35_combout  = ( \cpu|DP|SrcBMux|C[9]~194_combout  & ( \cpu|DP|SrcBMux|C[9]~151_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[9]~194_combout  & ( 
// \cpu|DP|SrcBMux|C[9]~151_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  & (!\cpu|DP|Alu|Equal1~0_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout )))) # (\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  & 
// (((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|Alu|res[1]~1_combout )))) ) ) ) # ( \cpu|DP|SrcBMux|C[9]~194_combout  & ( !\cpu|DP|SrcBMux|C[9]~151_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  & (!\cpu|DP|Alu|Equal1~0_combout  & 
// ((\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout )))) # (\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  & (((\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|Alu|res[1]~1_combout )))) ) ) ) # ( !\cpu|DP|SrcBMux|C[9]~194_combout  & ( 
// !\cpu|DP|SrcBMux|C[9]~151_combout  & ( (\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout  & \cpu|DP|Alu|res[1]~1_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux22~4_combout ),
	.datac(!\cpu|DP|Alu|res[1]~1_combout ),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[9]~194_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[9]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[9]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[9]~35 .extended_lut = "off";
defparam \cpu|DP|Alu|res[9]~35 .lut_mask = 64'h030303BBBB03BBBB;
defparam \cpu|DP|Alu|res[9]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[9]~52 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[9]~52_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|_~125_sumout  & ( ((\cpu|DP|Alu|res[9]~35_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout )) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|_~125_sumout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|res[9]~35_combout ) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// !\cpu|DP|Alu|_~125_sumout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|res[9]~35_combout )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\cpu|DP|Alu|_~125_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// \cpu|DP|Alu|res[9]~35_combout )) ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|Alu|res[9]~35_combout ),
	.datae(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|DP|Alu|_~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[9]~52 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[9]~52 .lut_mask = 64'h00A00FAF50F05FFF;
defparam \cpu|DP|MemtoRegMux|C[9]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N23
dffeas \cpu|DP|PCReg|Q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~41_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[9]~52_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[9] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[9]~15 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[9]~15_combout  = ( \cpu|DP|PCAdder1|Add0~41_sumout  & ( \cpu|DP|Alu|res[9]~44_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # ((!\cpu|CU|CLogic|PCSrc~0_combout ) # 
// (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) ) # ( !\cpu|DP|PCAdder1|Add0~41_sumout  & ( \cpu|DP|Alu|res[9]~44_combout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( \cpu|DP|PCAdder1|Add0~41_sumout  & ( !\cpu|DP|Alu|res[9]~44_combout  & ( 
// (!\cpu|CU|CLogic|PCSrc~0_combout ) # ((\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) ) # ( !\cpu|DP|PCAdder1|Add0~41_sumout  & ( 
// !\cpu|DP|Alu|res[9]~44_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|CU|CLogic|PCSrc~0_combout  & \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datac(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|PCAdder1|Add0~41_sumout ),
	.dataf(!\cpu|DP|Alu|res[9]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[9]~15 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[9]~15 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \cpu|DP|PCSrcMux|C[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a198~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a198~portadataout  & 
// \Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\Rom|altsyncram_component|auto_generated|ram_block1a198~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a230~portadataout  & ((\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a198~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101000000000000010000000010000";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// \Rom|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N36
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[8]~198 (
// Equation(s):
// \cpu|DP|SrcBMux|C[8]~198_combout  = ( !\cpu|DP|SrcBMux|C[9]~49_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  & 
// (((\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & \Rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\cpu|DP|SrcBMux|C[9]~50_combout ))) ) ) # ( \cpu|DP|SrcBMux|C[9]~49_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & 
// (\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & 
// (((\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & \Rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\cpu|DP|SrcBMux|C[9]~50_combout ))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\cpu|DP|SrcBMux|C[9]~49_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[9]~50_combout ),
	.datag(!\Rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[8]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[8]~198 .extended_lut = "on";
defparam \cpu|DP|SrcBMux|C[8]~198 .lut_mask = 64'h001100110F1F0F1F;
defparam \cpu|DP|SrcBMux|C[8]~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N42
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[8]~161 (
// Equation(s):
// \cpu|DP|SrcBMux|C[8]~161_combout  = ( \cpu|DP|SrcBMux|C[8]~198_combout  & ( \cpu|DP|SrcBMux|C[8]~48_combout  ) ) # ( !\cpu|DP|SrcBMux|C[8]~198_combout  & ( \cpu|DP|SrcBMux|C[8]~48_combout  & ( !\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) ) # ( 
// \cpu|DP|SrcBMux|C[8]~198_combout  & ( !\cpu|DP|SrcBMux|C[8]~48_combout  & ( \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[8]~198_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[8]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[8]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[8]~161 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[8]~161 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu|DP|SrcBMux|C[8]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N39
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[8]~30 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[8]~30_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|res[8]~12_combout ))) # 
// (\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|_~33_sumout )) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|res[8]~12_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|_~33_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|_~33_sumout ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|res[8]~12_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[8]~30 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[8]~30 .lut_mask = 64'h03F3000003F3FFFF;
defparam \cpu|DP|MemtoRegMux|C[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N47
dffeas \cpu|DP|PCReg|Q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCReg|Q[8]~feeder_combout ),
	.asdata(\cpu|DP|MemtoRegMux|C[8]~30_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[8] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N15
cyclonev_lcell_comb \cpu|DP|Alu|res[8]~43 (
// Equation(s):
// \cpu|DP|Alu|res[8]~43_combout  = ( \cpu|DP|Alu|res[8]~12_combout  & ( \cpu|DP|Alu|_~33_sumout  ) ) # ( !\cpu|DP|Alu|res[8]~12_combout  & ( \cpu|DP|Alu|_~33_sumout  & ( \cpu|DP|Alu|res[29]~0_combout  ) ) ) # ( \cpu|DP|Alu|res[8]~12_combout  & ( 
// !\cpu|DP|Alu|_~33_sumout  & ( !\cpu|DP|Alu|res[29]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|res[8]~12_combout ),
	.dataf(!\cpu|DP|Alu|_~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[8]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[8]~43 .extended_lut = "off";
defparam \cpu|DP|Alu|res[8]~43 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cpu|DP|Alu|res[8]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N36
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[8]~14 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[8]~14_combout  = ( \cpu|DP|Alu|res[8]~43_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (\cpu|DP|PCAdder1|Add0~37_sumout )) # (\cpu|CU|CLogic|PCSrc~0_combout  & 
// (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) ) # ( !\cpu|DP|Alu|res[8]~43_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & 
// (\cpu|DP|PCAdder1|Add0~37_sumout )) # (\cpu|CU|CLogic|PCSrc~0_combout  & (((\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\cpu|DP|PCAdder1|Add0~37_sumout ),
	.datab(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[8]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[8]~14 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[8]~14 .lut_mask = 64'h4447444774777477;
defparam \cpu|DP|PCSrcMux|C[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N48
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a176~portadataout  & 
// !\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a144~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a176~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h2700275527AA27FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N48
cyclonev_lcell_comb \cpu|DP|ra1mux|C[0]~2 (
// Equation(s):
// \cpu|DP|ra1mux|C[0]~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & !\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout )) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|ra1mux|C[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|ra1mux|C[0]~2 .extended_lut = "off";
defparam \cpu|DP|ra1mux|C[0]~2 .lut_mask = 64'hCAC0CAC00A000A00;
defparam \cpu|DP|ra1mux|C[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N40
dffeas \cpu|DP|RegFile|REG02|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux24~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux24~2_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG02|Q [7] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG06|Q [7] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG10|Q [7] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG14|Q [7] ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [7]),
	.datab(!\cpu|DP|RegFile|REG10|Q [7]),
	.datac(!\cpu|DP|RegFile|REG06|Q [7]),
	.datad(!\cpu|DP|RegFile|REG14|Q [7]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux24~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux24~3_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG03|Q [7] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG07|Q [7] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG11|Q [7] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~9_sumout  ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [7]),
	.datab(!\cpu|DP|RegFile|REG07|Q [7]),
	.datac(!\cpu|DP|RegFile|REG03|Q [7]),
	.datad(!\cpu|DP|PCAdder2|Add0~9_sumout ),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~3 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux24~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux24~0_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG00|Q [7] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG04|Q [7] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG08|Q [7] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG12|Q [7] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [7]),
	.datab(!\cpu|DP|RegFile|REG04|Q [7]),
	.datac(!\cpu|DP|RegFile|REG12|Q [7]),
	.datad(!\cpu|DP|RegFile|REG00|Q [7]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N20
dffeas \cpu|DP|RegFile|REG01|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N19
dffeas \cpu|DP|RegFile|REG05|Q[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \cpu|DP|RegFile|REG09|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N39
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux24~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux24~1_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG01|Q [7] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG05|Q[7]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG09|Q [7] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG13|Q 
// [7] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [7]),
	.datab(!\cpu|DP|RegFile|REG05|Q[7]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG09|Q [7]),
	.datad(!\cpu|DP|RegFile|REG13|Q [7]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux24~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux24~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux24~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux24~1_combout  & ( ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux24~3_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// (\cpu|DP|RegFile|MUX_RD1|Mux24~2_combout ))) # (\cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux24~0_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux24~1_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & 
// (((\cpu|DP|RegFile|MUX_RD1|Mux24~3_combout ) # (\cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux24~2_combout  & (!\cpu|DP|ra1mux|C[1]~3_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux24~0_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux24~1_combout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout  & \cpu|DP|RegFile|MUX_RD1|Mux24~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (((\cpu|DP|ra1mux|C[1]~3_combout )) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux24~2_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux24~0_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux24~1_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux24~3_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux24~2_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux24~2_combout ),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux24~3_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux24~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N0
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[7]~31 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[7]~31_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|res[7]~13_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|_~37_sumout 
// ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|res[7]~13_combout ))) # (\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|_~37_sumout )))) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\cpu|DP|Alu|_~37_sumout ),
	.datac(!\cpu|DP|Alu|res[7]~13_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[7]~31 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[7]~31 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \cpu|DP|MemtoRegMux|C[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \cpu|DP|PCReg|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~33_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[7]~31_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[7] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N39
cyclonev_lcell_comb \cpu|DP|Alu|res[7]~42 (
// Equation(s):
// \cpu|DP|Alu|res[7]~42_combout  = ( \cpu|DP|Alu|res[7]~13_combout  & ( (!\cpu|DP|Alu|res[29]~0_combout ) # (\cpu|DP|Alu|_~37_sumout ) ) ) # ( !\cpu|DP|Alu|res[7]~13_combout  & ( (\cpu|DP|Alu|_~37_sumout  & \cpu|DP|Alu|res[29]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|_~37_sumout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[7]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[7]~42 .extended_lut = "off";
defparam \cpu|DP|Alu|res[7]~42 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|DP|Alu|res[7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N36
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[7]~13 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[7]~13_combout  = ( \cpu|DP|Alu|res[7]~42_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|PCAdder1|Add0~33_sumout )))) # (\cpu|CU|CLogic|PCSrc~0_combout  & 
// (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout )) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) ) # ( !\cpu|DP|Alu|res[7]~42_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & 
// (((\cpu|DP|PCAdder1|Add0~33_sumout )))) # (\cpu|CU|CLogic|PCSrc~0_combout  & (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout )))) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\cpu|DP|PCAdder1|Add0~33_sumout ),
	.datac(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[7]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[7]~13 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[7]~13 .lut_mask = 64'h303530353F353F35;
defparam \cpu|DP|PCSrcMux|C[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a196~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a132~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a196~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a196~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[6]~94 (
// Equation(s):
// \cpu|DP|SrcBMux|C[6]~94_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( 
// \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & 
// ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[6]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[6]~94 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[6]~94 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \cpu|DP|SrcBMux|C[6]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N42
cyclonev_lcell_comb \cpu|DP|Alu|res[6]~23 (
// Equation(s):
// \cpu|DP|Alu|res[6]~23_combout  = ( \cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( (\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout  & (((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|Alu|res[1]~1_combout )) # 
// (\cpu|DP|SrcBMux|C[6]~94_combout ))) ) ) ) # ( !\cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # ((\cpu|DP|Alu|res[1]~1_combout  & \cpu|DP|RegFile|MUX_RD1|Mux25~4_combout ))) # 
// (\cpu|DP|SrcBMux|C[6]~94_combout ) ) ) ) # ( \cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( (\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout  & (((\cpu|DP|SrcBMux|C[6]~94_combout  & \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout )) # 
// (\cpu|DP|Alu|res[1]~1_combout ))) ) ) ) # ( !\cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( (!\cpu|DP|SrcBMux|C[6]~94_combout  & (\cpu|DP|Alu|res[1]~1_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout )))) # 
// (\cpu|DP|SrcBMux|C[6]~94_combout  & (((\cpu|DP|Alu|res[1]~1_combout  & \cpu|DP|RegFile|MUX_RD1|Mux25~4_combout )) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[6]~94_combout ),
	.datab(!\cpu|DP|Alu|res[1]~1_combout ),
	.datac(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux25~4_combout ),
	.datae(!\cpu|DP|Alu|Equal1~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[6]~23 .extended_lut = "off";
defparam \cpu|DP|Alu|res[6]~23 .lut_mask = 64'h05370037F5F700F7;
defparam \cpu|DP|Alu|res[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N57
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[6]~40 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[6]~40_combout  = ( \cpu|DP|MemtoRegMux|C[6]~21_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout  & (\cpu|DP|Alu|res[6]~23_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|_~77_sumout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) # ( !\cpu|DP|MemtoRegMux|C[6]~21_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & 
// (\cpu|DP|Alu|res[6]~23_combout )) # (\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|_~77_sumout ))))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|Alu|res[6]~23_combout ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\cpu|DP|Alu|_~77_sumout ),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[6]~40 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[6]~40 .lut_mask = 64'h202A202A757F757F;
defparam \cpu|DP|MemtoRegMux|C[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N9
cyclonev_lcell_comb \cpu|DP|RegFile|REG03|Q[6]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG03|Q[6]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[6]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG03|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[6]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG03|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG03|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N10
dffeas \cpu|DP|RegFile|REG03|Q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG03|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N49
dffeas \cpu|DP|RegFile|REG07|Q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux25~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux25~3_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~21_sumout  ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG11|Q 
// [6] ) ) ) # ( \cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG07|Q[6]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG03|Q[6]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q[6]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG11|Q [6]),
	.datac(!\cpu|DP|PCAdder2|Add0~21_sumout ),
	.datad(!\cpu|DP|RegFile|REG07|Q[6]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~3 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N25
dffeas \cpu|DP|RegFile|REG09|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N32
dffeas \cpu|DP|RegFile|REG05|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \cpu|DP|RegFile|REG13|Q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux25~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux25~1_combout  = ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG13|Q[6]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|ra2mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG09|Q [6] ) ) ) # ( \cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG05|Q [6] ) ) ) # ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG01|Q [6] ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [6]),
	.datab(!\cpu|DP|RegFile|REG01|Q [6]),
	.datac(!\cpu|DP|RegFile|REG05|Q [6]),
	.datad(!\cpu|DP|RegFile|REG13|Q[6]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~1 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux25~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux25~2_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [6] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [6] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [6] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [6] ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [6]),
	.datab(!\cpu|DP|RegFile|REG14|Q [6]),
	.datac(!\cpu|DP|RegFile|REG10|Q [6]),
	.datad(!\cpu|DP|RegFile|REG06|Q [6]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~2 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \cpu|DP|RegFile|REG08|Q[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N20
dffeas \cpu|DP|RegFile|REG04|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[6]~40_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[6] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux25~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux25~0_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [6] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [6] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q[6]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [6] ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [6]),
	.datab(!\cpu|DP|RegFile|REG08|Q[6]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG00|Q [6]),
	.datad(!\cpu|DP|RegFile|REG04|Q [6]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N9
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux25~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux25~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux25~0_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux25~1_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux25~3_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux25~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux25~0_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((!\cpu|DP|ra2mux|C[1]~3_combout )))) # 
// (\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux25~1_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux25~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD2|Mux25~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux25~0_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout  & (((\cpu|DP|ra2mux|C[1]~3_combout )))) # (\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux25~1_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux25~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux25~2_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux25~0_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|MUX_RD2|Mux25~1_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux25~3_combout )))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD2|Mux25~3_combout ),
	.datac(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD2|Mux25~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD2|Mux25~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \cpu|DP|RegFile|MUX_RD2|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \muxDataRam|C[6]~6 (
// Equation(s):
// \muxDataRam|C[6]~6_combout  = ( \btn[2]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( !\btn[0]~input_o  $ (\btn[1]~input_o ) ) ) ) # ( !\btn[2]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( (!\btn[0]~input_o ) # ((!\btn[1]~input_o 
// ) # (\bytePos[6]~input_o )) ) ) ) # ( !\btn[2]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  & ( (\btn[0]~input_o  & (\bytePos[6]~input_o  & \btn[1]~input_o )) ) ) )

	.dataa(!\btn[0]~input_o ),
	.datab(gnd),
	.datac(!\bytePos[6]~input_o ),
	.datad(!\btn[1]~input_o ),
	.datae(!\btn[2]~input_o ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDataRam|C[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDataRam|C[6]~6 .extended_lut = "off";
defparam \muxDataRam|C[6]~6 .lut_mask = 64'h00050000FFAFAA55;
defparam \muxDataRam|C[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[6]~6_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[6]~6_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBEFBF7BFB3DEFFEFFF3BF773FDF3FBBDFEFEFCDFF6FD9FBEFEFFCFDFF7BB77CF7F67DFDEEFFF3F7DDBEF7CFEFF7F7FFBE7F7DFB3FBDEF7DEFBF7DEEFEFFBDF3DFFBFF9EEFBEFFC";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[6]~6_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[6]~6_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[6]~20 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[6]~20_combout  = ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \Ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\Ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \Ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Ram|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a14~portadataout )) ) ) ) # ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\Ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & \Ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Ram|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a14~portadataout )) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Ram|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[6]~20 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[6]~20 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \cpu|DP|MemtoRegMux|C[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[6]~6_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[6]~6_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[6]~6_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[6]~6_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[6]~19 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[6]~19_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  & 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & \Ram|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & \Ram|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  & (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[6]~19 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[6]~19 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \cpu|DP|MemtoRegMux|C[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N51
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[6]~21 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[6]~21_combout  = ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \cpu|DP|MemtoRegMux|C[6]~19_combout  ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \cpu|DP|MemtoRegMux|C[6]~19_combout  & ( \cpu|DP|MemtoRegMux|C[6]~20_combout  ) ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\cpu|DP|MemtoRegMux|C[6]~19_combout  & ( \cpu|DP|MemtoRegMux|C[6]~20_combout  ) ) )

	.dataa(!\cpu|DP|MemtoRegMux|C[6]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\cpu|DP|MemtoRegMux|C[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[6]~21 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[6]~21 .lut_mask = 64'h555500005555FFFF;
defparam \cpu|DP|MemtoRegMux|C[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N3
cyclonev_lcell_comb \cpu|DP|Alu|res[6]~41 (
// Equation(s):
// \cpu|DP|Alu|res[6]~41_combout  = ( \cpu|DP|Alu|_~77_sumout  & ( (\cpu|DP|Alu|res[6]~23_combout ) # (\cpu|DP|Alu|res[29]~0_combout ) ) ) # ( !\cpu|DP|Alu|_~77_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & \cpu|DP|Alu|res[6]~23_combout ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[6]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[6]~41 .extended_lut = "off";
defparam \cpu|DP|Alu|res[6]~41 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cpu|DP|Alu|res[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N36
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[6]~12 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[6]~12_combout  = ( \cpu|DP|PCAdder1|Add0~29_sumout  & ( \cpu|DP|Alu|res[6]~41_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # ((!\cpu|CU|CLogic|PCSrc~0_combout ) # 
// (\cpu|DP|MemtoRegMux|C[6]~21_combout )) ) ) ) # ( !\cpu|DP|PCAdder1|Add0~29_sumout  & ( \cpu|DP|Alu|res[6]~41_combout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\cpu|DP|MemtoRegMux|C[6]~21_combout ))) ) ) ) # ( \cpu|DP|PCAdder1|Add0~29_sumout  & ( !\cpu|DP|Alu|res[6]~41_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout ) # ((\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// \cpu|DP|MemtoRegMux|C[6]~21_combout )) ) ) ) # ( !\cpu|DP|PCAdder1|Add0~29_sumout  & ( !\cpu|DP|Alu|res[6]~41_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|CU|CLogic|PCSrc~0_combout  & 
// \cpu|DP|MemtoRegMux|C[6]~21_combout )) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datac(gnd),
	.datad(!\cpu|DP|MemtoRegMux|C[6]~21_combout ),
	.datae(!\cpu|DP|PCAdder1|Add0~29_sumout ),
	.dataf(!\cpu|DP|Alu|res[6]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[6]~12 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[6]~12 .lut_mask = 64'h0011CCDD2233EEFF;
defparam \cpu|DP|PCSrcMux|C[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N57
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\Rom|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\Rom|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101000000000110000000000010000";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N0
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\Rom|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N51
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N24
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[0]~1 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[0]~1_combout  = (!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & \cpu|DP|RegFile|DEMUX|OUT[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|RegFile|DEMUX|OUT[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~1 .lut_mask = 64'h00F000F000F000F0;
defparam \cpu|DP|RegFile|DEMUX|OUT[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N12
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[2]~17 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[2]~17_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[14]~16_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|RegFile|DEMUX|OUT[14]~16_combout ),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[2]~17 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[2]~17 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|DP|RegFile|DEMUX|OUT[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N20
dffeas \cpu|DP|RegFile|REG02|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N19
dffeas \cpu|DP|RegFile|REG10|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N50
dffeas \cpu|DP|RegFile|REG14|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N24
cyclonev_lcell_comb \cpu|DP|RegFile|REG06|Q[5]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG06|Q[5]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[5]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG06|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[5]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG06|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG06|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \cpu|DP|RegFile|REG06|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux26~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux26~2_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG02|Q [5] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG06|Q [5] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG10|Q [5] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG14|Q [5] ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [5]),
	.datab(!\cpu|DP|RegFile|REG10|Q [5]),
	.datac(!\cpu|DP|RegFile|REG14|Q [5]),
	.datad(!\cpu|DP|RegFile|REG06|Q [5]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N40
dffeas \cpu|DP|RegFile|REG08|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y25_N4
dffeas \cpu|DP|RegFile|REG12|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[12]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG12|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG12|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG12|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N32
dffeas \cpu|DP|RegFile|REG04|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N56
dffeas \cpu|DP|RegFile|REG00|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N57
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux26~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux26~0_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG00|Q [5] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG04|Q [5] ) ) 
// ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG08|Q [5] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG12|Q [5] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [5]),
	.datab(!\cpu|DP|RegFile|REG12|Q [5]),
	.datac(!\cpu|DP|RegFile|REG04|Q [5]),
	.datad(!\cpu|DP|RegFile|REG00|Q [5]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~0 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N32
dffeas \cpu|DP|RegFile|REG09|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N37
dffeas \cpu|DP|RegFile|REG13|Q[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N25
dffeas \cpu|DP|RegFile|REG05|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N56
dffeas \cpu|DP|RegFile|REG01|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N57
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux26~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux26~1_combout  = ( \cpu|DP|RegFile|REG01|Q [5] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG09|Q [5]) # (\cpu|DP|ra1mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [5] & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( 
// (!\cpu|DP|ra1mux|C[3]~1_combout  & \cpu|DP|RegFile|REG09|Q [5]) ) ) ) # ( \cpu|DP|RegFile|REG01|Q [5] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG13|Q[5]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|REG05|Q [5]))) ) ) ) # ( !\cpu|DP|RegFile|REG01|Q [5] & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( (!\cpu|DP|ra1mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG13|Q[5]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG05|Q 
// [5]))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datab(!\cpu|DP|RegFile|REG09|Q [5]),
	.datac(!\cpu|DP|RegFile|REG13|Q[5]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG05|Q [5]),
	.datae(!\cpu|DP|RegFile|REG01|Q [5]),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~1 .lut_mask = 64'h0A5F0A5F22227777;
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N31
dffeas \cpu|DP|RegFile|REG07|Q[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N42
cyclonev_lcell_comb \cpu|DP|RegFile|REG03|Q[5]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG03|Q[5]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[5]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG03|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[5]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG03|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG03|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y27_N44
dffeas \cpu|DP|RegFile|REG03|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG03|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N30
cyclonev_lcell_comb \cpu|DP|RegFile|REG11|Q[5]~feeder (
// Equation(s):
// \cpu|DP|RegFile|REG11|Q[5]~feeder_combout  = ( \cpu|DP|MemtoRegMux|C[5]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|REG11|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[5]~feeder .extended_lut = "off";
defparam \cpu|DP|RegFile|REG11|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|DP|RegFile|REG11|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N31
dffeas \cpu|DP|RegFile|REG11|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG11|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux26~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux26~3_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~25_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG07|Q[5]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[2]~0_combout  & 
// ((\cpu|DP|RegFile|REG03|Q [5]))) ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~25_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG11|Q [5]) ) ) ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( 
// !\cpu|DP|PCAdder2|Add0~25_sumout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG07|Q[5]~DUPLICATE_q )) # (\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG03|Q [5]))) ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( 
// !\cpu|DP|PCAdder2|Add0~25_sumout  & ( (\cpu|DP|RegFile|REG11|Q [5] & \cpu|DP|ra1mux|C[2]~0_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q[5]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG03|Q [5]),
	.datac(!\cpu|DP|RegFile|REG11|Q [5]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~3 .lut_mask = 64'h000F5533FF0F5533;
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux26~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux26~4_combout  = ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux26~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux26~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux26~0_combout ))) ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux26~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux26~1_combout ) ) ) ) # ( \cpu|DP|ra1mux|C[0]~2_combout 
//  & ( !\cpu|DP|RegFile|MUX_RD1|Mux26~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux26~2_combout )) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux26~0_combout ))) ) ) ) # ( !\cpu|DP|ra1mux|C[0]~2_combout  & 
// ( !\cpu|DP|RegFile|MUX_RD1|Mux26~3_combout  & ( (\cpu|DP|RegFile|MUX_RD1|Mux26~1_combout  & \cpu|DP|ra1mux|C[1]~3_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux26~2_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux26~0_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux26~1_combout ),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~4 .lut_mask = 64'h000F5533FF0F5533;
defparam \cpu|DP|RegFile|MUX_RD1|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \bytePos[5]~input (
	.i(bytePos[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bytePos[5]~input_o ));
// synopsys translate_off
defparam \bytePos[5]~input .bus_hold = "false";
defparam \bytePos[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \muxDataRam|C[5]~5 (
// Equation(s):
// \muxDataRam|C[5]~5_combout  = ( \bytePos[5]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  & ( (!\btn[2]~input_o ) # (!\btn[1]~input_o  $ (\btn[0]~input_o )) ) ) ) # ( !\bytePos[5]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  & ( 
// (!\btn[1]~input_o  & ((!\btn[2]~input_o ) # (!\btn[0]~input_o ))) # (\btn[1]~input_o  & (!\btn[2]~input_o  $ (\btn[0]~input_o ))) ) ) ) # ( \bytePos[5]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  & ( (\btn[1]~input_o  & (!\btn[2]~input_o  & 
// \btn[0]~input_o )) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(gnd),
	.datac(!\btn[2]~input_o ),
	.datad(!\btn[0]~input_o ),
	.datae(!\bytePos[5]~input_o ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDataRam|C[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDataRam|C[5]~5 .extended_lut = "off";
defparam \muxDataRam|C[5]~5 .lut_mask = 64'h00000050FAA5FAF5;
defparam \muxDataRam|C[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[5]~5_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[5]~5_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[5]~5_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[5]~5_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F7FF7FFFFFFFFFFFFFEFFFFEFFFEFFFFFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFBFFFFFFFFF7DFFFFFFFFFFFFFFDF7FFBFFFFFFFBEFFFFFFFFFFFFFF78";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N57
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[5]~17 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[5]~17_combout  = ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \Ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \Ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\Ram|altsyncram_component|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\Ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\Ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (\Ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & \Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[5]~17 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[5]~17 .lut_mask = 64'h111103CFDDDD03CF;
defparam \cpu|DP|MemtoRegMux|C[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[5]~5_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[5]~5_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[5]~5_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[5]~5_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[5]~16 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[5]~16_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ((\Ram|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\Ram|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\Ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\Ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & \Ram|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Ram|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[5]~16 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[5]~16 .lut_mask = 64'h0047CC473347FF47;
defparam \cpu|DP|MemtoRegMux|C[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[5]~18 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[5]~18_combout  = ( \cpu|DP|MemtoRegMux|C[5]~17_combout  & ( \cpu|DP|MemtoRegMux|C[5]~16_combout  ) ) # ( !\cpu|DP|MemtoRegMux|C[5]~17_combout  & ( \cpu|DP|MemtoRegMux|C[5]~16_combout  & ( 
// \Ram|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( \cpu|DP|MemtoRegMux|C[5]~17_combout  & ( !\cpu|DP|MemtoRegMux|C[5]~16_combout  & ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|MemtoRegMux|C[5]~17_combout ),
	.dataf(!\cpu|DP|MemtoRegMux|C[5]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[5]~18 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[5]~18 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \cpu|DP|MemtoRegMux|C[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[5]~41 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[5]~41_combout  = ( \cpu|DP|Alu|res[5]~24_combout  & ( \cpu|DP|MemtoRegMux|C[5]~18_combout  & ( ((!\cpu|DP|Alu|res[29]~0_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout )) # 
// (\cpu|DP|Alu|_~81_sumout ) ) ) ) # ( !\cpu|DP|Alu|res[5]~24_combout  & ( \cpu|DP|MemtoRegMux|C[5]~18_combout  & ( ((\cpu|DP|Alu|_~81_sumout  & \cpu|DP|Alu|res[29]~0_combout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( \cpu|DP|Alu|res[5]~24_combout  & ( !\cpu|DP|MemtoRegMux|C[5]~18_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// ((!\cpu|DP|Alu|res[29]~0_combout ) # (\cpu|DP|Alu|_~81_sumout ))) ) ) ) # ( !\cpu|DP|Alu|res[5]~24_combout  & ( !\cpu|DP|MemtoRegMux|C[5]~18_combout  & ( (\cpu|DP|Alu|_~81_sumout  & (\cpu|DP|Alu|res[29]~0_combout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\cpu|DP|Alu|_~81_sumout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|res[5]~24_combout ),
	.dataf(!\cpu|DP|MemtoRegMux|C[5]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[5]~41 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[5]~41 .lut_mask = 64'h1010D0D01F1FDFDF;
defparam \cpu|DP|MemtoRegMux|C[5]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \cpu|DP|PCReg|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~25_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N57
cyclonev_lcell_comb \cpu|DP|Alu|res[5]~40 (
// Equation(s):
// \cpu|DP|Alu|res[5]~40_combout  = ( \cpu|DP|Alu|_~81_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout ) # (\cpu|DP|Alu|res[5]~24_combout ) ) ) # ( !\cpu|DP|Alu|_~81_sumout  & ( (\cpu|DP|Alu|res[5]~24_combout  & !\cpu|DP|Alu|res[29]~0_combout ) ) )

	.dataa(!\cpu|DP|Alu|res[5]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[5]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[5]~40 .extended_lut = "off";
defparam \cpu|DP|Alu|res[5]~40 .lut_mask = 64'h5500550055FF55FF;
defparam \cpu|DP|Alu|res[5]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N48
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[5]~11 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[5]~11_combout  = ( \cpu|DP|Alu|res[5]~40_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (\cpu|DP|PCAdder1|Add0~25_sumout )) # (\cpu|CU|CLogic|PCSrc~0_combout  & 
// (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\cpu|DP|MemtoRegMux|C[5]~18_combout )))) ) ) # ( !\cpu|DP|Alu|res[5]~40_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (\cpu|DP|PCAdder1|Add0~25_sumout )) # 
// (\cpu|CU|CLogic|PCSrc~0_combout  & (((\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & \cpu|DP|MemtoRegMux|C[5]~18_combout )))) ) )

	.dataa(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datab(!\cpu|DP|PCAdder1|Add0~25_sumout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|MemtoRegMux|C[5]~18_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[5]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[5]~11 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[5]~11 .lut_mask = 64'h2227222772777277;
defparam \cpu|DP|PCSrcMux|C[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110101101010000001100000110111010000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N27
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\Rom|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  & 
// ((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\Rom|altsyncram_component|auto_generated|ram_block1a204~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\Rom|altsyncram_component|auto_generated|ram_block1a204~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a204~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a204~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
cyclonev_lcell_comb \cpu|DP|ra2mux|C[0]~2 (
// Equation(s):
// \cpu|DP|ra2mux|C[0]~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|ra2mux|C[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|ra2mux|C[0]~2 .extended_lut = "off";
defparam \cpu|DP|ra2mux|C[0]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|DP|ra2mux|C[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N31
dffeas \cpu|DP|RegFile|REG13|Q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG13|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux27~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux27~1_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q[4]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG05|Q [4] ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q [4] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q [4] ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q [4]),
	.datab(!\cpu|DP|RegFile|REG05|Q [4]),
	.datac(!\cpu|DP|RegFile|REG13|Q[4]~DUPLICATE_q ),
	.datad(!\cpu|DP|RegFile|REG01|Q [4]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~1 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N20
dffeas \cpu|DP|RegFile|REG07|Q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N11
dffeas \cpu|DP|RegFile|REG03|Q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y26_N2
dffeas \cpu|DP|RegFile|REG11|Q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N3
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux27~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux27~3_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCAdder2|Add0~41_sumout  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG07|Q[4]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG11|Q[4]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG03|Q[4]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q[4]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG03|Q[4]~DUPLICATE_q ),
	.datac(!\cpu|DP|PCAdder2|Add0~41_sumout ),
	.datad(!\cpu|DP|RegFile|REG11|Q[4]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~3 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N2
dffeas \cpu|DP|RegFile|REG10|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N3
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux27~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux27~2_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q [4] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q [4] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [4] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [4] ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [4]),
	.datab(!\cpu|DP|RegFile|REG02|Q [4]),
	.datac(!\cpu|DP|RegFile|REG06|Q [4]),
	.datad(!\cpu|DP|RegFile|REG14|Q [4]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~2 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N53
dffeas \cpu|DP|RegFile|REG04|Q[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG04|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N4
dffeas \cpu|DP|RegFile|REG08|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[4]~50_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[4] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N24
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux27~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux27~0_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [4] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG04|Q[4]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [4] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q 
// [4] ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q[4]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG12|Q [4]),
	.datac(!\cpu|DP|RegFile|REG00|Q [4]),
	.datad(!\cpu|DP|RegFile|REG08|Q [4]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N39
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux27~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux27~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux27~0_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # ((!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux27~1_combout )) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux27~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux27~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux27~0_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout ) # 
// ((\cpu|DP|RegFile|MUX_RD2|Mux27~1_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|ra2mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux27~3_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD2|Mux27~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux27~0_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|ra2mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux27~1_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout ) # 
// ((\cpu|DP|RegFile|MUX_RD2|Mux27~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux27~2_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux27~0_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|MUX_RD2|Mux27~1_combout )) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux27~3_combout ))))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD2|Mux27~1_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD2|Mux27~3_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD2|Mux27~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \muxDataRam|C[4]~4 (
// Equation(s):
// \muxDataRam|C[4]~4_combout  = ( \btn[2]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  & ( !\btn[1]~input_o  $ (\btn[0]~input_o ) ) ) ) # ( !\btn[2]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  & ( (!\btn[1]~input_o ) # ((!\btn[0]~input_o 
// ) # (\bytePos[4]~input_o )) ) ) ) # ( !\btn[2]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  & ( (\btn[1]~input_o  & (\btn[0]~input_o  & \bytePos[4]~input_o )) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\btn[0]~input_o ),
	.datac(!\bytePos[4]~input_o ),
	.datad(gnd),
	.datae(!\btn[2]~input_o ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDataRam|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDataRam|C[4]~4 .extended_lut = "off";
defparam \muxDataRam|C[4]~4 .lut_mask = 64'h01010000EFEF9999;
defparam \muxDataRam|C[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[4]~4_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[4]~4_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[4]~4_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[4]~4_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[4]~13 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[4]~13_combout  = ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \Ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\Ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \Ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\Ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & \Ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[4]~13 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[4]~13 .lut_mask = 64'h5353000F5353F0FF;
defparam \cpu|DP|MemtoRegMux|C[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[4]~4_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[4]~4_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[4]~4_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020A23E5240008B027410980110021A80D62000815D4A40808565347C60000000040431910A7411034904B0C30692D3A08818454A2C1164344212110C80A828420143A410A81C210";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[4]~4_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[4]~14 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[4]~14_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\Ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \Ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\Ram|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\Ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & \Ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Ram|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[4]~14 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[4]~14 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \cpu|DP|MemtoRegMux|C[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[4]~15 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[4]~15_combout  = ( \cpu|DP|MemtoRegMux|C[4]~13_combout  & ( \cpu|DP|MemtoRegMux|C[4]~14_combout  ) ) # ( !\cpu|DP|MemtoRegMux|C[4]~13_combout  & ( \cpu|DP|MemtoRegMux|C[4]~14_combout  & ( 
// !\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( \cpu|DP|MemtoRegMux|C[4]~13_combout  & ( !\cpu|DP|MemtoRegMux|C[4]~14_combout  & ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|MemtoRegMux|C[4]~13_combout ),
	.dataf(!\cpu|DP|MemtoRegMux|C[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[4]~15 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[4]~15 .lut_mask = 64'h00003333CCCCFFFF;
defparam \cpu|DP|MemtoRegMux|C[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N51
cyclonev_lcell_comb \cpu|DP|Alu|res[4]~39 (
// Equation(s):
// \cpu|DP|Alu|res[4]~39_combout  = ( \cpu|DP|Alu|_~117_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout ) # (\cpu|DP|Alu|res[4]~33_combout ) ) ) # ( !\cpu|DP|Alu|_~117_sumout  & ( (\cpu|DP|Alu|res[4]~33_combout  & !\cpu|DP|Alu|res[29]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[4]~33_combout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[4]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[4]~39 .extended_lut = "off";
defparam \cpu|DP|Alu|res[4]~39 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|DP|Alu|res[4]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N48
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[4]~10 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[4]~10_combout  = ( \cpu|DP|Alu|res[4]~39_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|PCAdder1|Add0~21_sumout )))) # (\cpu|CU|CLogic|PCSrc~0_combout  & 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # ((\cpu|DP|MemtoRegMux|C[4]~15_combout )))) ) ) # ( !\cpu|DP|Alu|res[4]~39_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|PCAdder1|Add0~21_sumout )))) # 
// (\cpu|CU|CLogic|PCSrc~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[4]~15_combout ))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|MemtoRegMux|C[4]~15_combout ),
	.datac(!\cpu|DP|PCAdder1|Add0~21_sumout ),
	.datad(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[4]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[4]~10 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[4]~10 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \cpu|DP|PCSrcMux|C[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000100011011000100110000";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a65~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N24
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a129~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a193~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a193~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & 
// !\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N54
cyclonev_lcell_comb \cpu|DP|ra2mux|C[1]~3 (
// Equation(s):
// \cpu|DP|ra2mux|C[1]~3_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|ra2mux|C[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|ra2mux|C[1]~3 .extended_lut = "off";
defparam \cpu|DP|ra2mux|C[1]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|DP|ra2mux|C[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N14
dffeas \cpu|DP|RegFile|REG04|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N15
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux28~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux28~0_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [3] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [3] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [3] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [3] ) ) )

	.dataa(!\cpu|DP|RegFile|REG12|Q [3]),
	.datab(!\cpu|DP|RegFile|REG08|Q [3]),
	.datac(!\cpu|DP|RegFile|REG04|Q [3]),
	.datad(!\cpu|DP|RegFile|REG00|Q [3]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux28~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux28~2_combout  = ( \cpu|DP|RegFile|REG14|Q [3] & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( (\cpu|DP|RegFile|REG06|Q [3]) # (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [3] & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// (!\cpu|DP|ra2mux|C[3]~1_combout  & \cpu|DP|RegFile|REG06|Q [3]) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [3] & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG02|Q [3])) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// ((\cpu|DP|RegFile|REG10|Q [3]))) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [3] & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG02|Q [3])) # (\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG10|Q [3]))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG02|Q [3]),
	.datab(!\cpu|DP|RegFile|REG10|Q [3]),
	.datac(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datad(!\cpu|DP|RegFile|REG06|Q [3]),
	.datae(!\cpu|DP|RegFile|REG14|Q [3]),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~2 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N51
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux28~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux28~3_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( !\cpu|DP|PCReg|Q [3] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG07|Q [3] ) ) ) # ( 
// \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG11|Q [3] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG03|Q [3] ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [3]),
	.datab(!\cpu|DP|RegFile|REG07|Q [3]),
	.datac(!\cpu|DP|PCReg|Q [3]),
	.datad(!\cpu|DP|RegFile|REG03|Q [3]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~3 .lut_mask = 64'h00FF55553333F0F0;
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y27_N43
dffeas \cpu|DP|RegFile|REG05|Q[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG05|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG05|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG05|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N2
dffeas \cpu|DP|RegFile|REG13|Q[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N3
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux28~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux28~1_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q[3]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG05|Q[3]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q [3] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q 
// [3] ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q[3]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG09|Q [3]),
	.datac(!\cpu|DP|RegFile|REG01|Q [3]),
	.datad(!\cpu|DP|RegFile|REG13|Q[3]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux28~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux28~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|MUX_RD2|Mux28~3_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( 
// \cpu|DP|RegFile|MUX_RD2|Mux28~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux28~0_combout )) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux28~2_combout ))) ) ) ) # ( \cpu|DP|ra2mux|C[0]~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux28~1_combout  & ( (\cpu|DP|ra2mux|C[1]~3_combout  & \cpu|DP|RegFile|MUX_RD2|Mux28~3_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux28~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|MUX_RD2|Mux28~0_combout )) # (\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux28~2_combout ))) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD2|Mux28~0_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD2|Mux28~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD2|Mux28~3_combout ),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~4 .lut_mask = 64'h272700552727AAFF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N45
cyclonev_lcell_comb \muxDataRam|C[3]~3 (
// Equation(s):
// \muxDataRam|C[3]~3_combout  = ( \btn[1]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( (!\btn[0]~input_o  & ((!\btn[2]~input_o ))) # (\btn[0]~input_o  & ((\btn[2]~input_o ) # (\bytePos[3]~input_o ))) ) ) ) # ( !\btn[1]~input_o  & ( 
// \cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( (!\btn[0]~input_o ) # (!\btn[2]~input_o ) ) ) ) # ( \btn[1]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout  & ( (\bytePos[3]~input_o  & (\btn[0]~input_o  & !\btn[2]~input_o )) ) ) )

	.dataa(!\bytePos[3]~input_o ),
	.datab(gnd),
	.datac(!\btn[0]~input_o ),
	.datad(!\btn[2]~input_o ),
	.datae(!\btn[1]~input_o ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDataRam|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDataRam|C[3]~3 .extended_lut = "off";
defparam \muxDataRam|C[3]~3 .lut_mask = 64'h00000500FFF0F50F;
defparam \muxDataRam|C[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[3]~3_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[3]~3_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[3]~3_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[3]~3_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[3]~10 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[3]~10_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\Ram|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\Ram|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|ram_block1a43~portadataout  & \Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|ram_block1a43~portadataout  & \Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[3]~10 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[3]~10 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu|DP|MemtoRegMux|C[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[3]~3_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[3]~3_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[3]~3_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[3]~3_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000198498021896D60AC02C622106E0D410A09072B5CA245031A6A0A41819A58B719A2A084744402C460901A4718C020201626C630A043088208A9C54C00544281358CA0032447229CC";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[3]~11 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[3]~11_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\Ram|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\Ram|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  & \Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  & \Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[3]~11 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[3]~11 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \cpu|DP|MemtoRegMux|C[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N33
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[3]~22 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[3]~22_combout  = ( \cpu|DP|MemtoRegMux|C[3]~11_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|Alu|res[3]~3_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\cpu|DP|MemtoRegMux|C[3]~10_combout )))) ) ) # ( !\cpu|DP|MemtoRegMux|C[3]~11_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\cpu|DP|Alu|res[3]~3_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\cpu|DP|MemtoRegMux|C[3]~10_combout ))) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|MemtoRegMux|C[3]~10_combout ),
	.datad(!\cpu|DP|Alu|res[3]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[3]~22 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[3]~22 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|DP|MemtoRegMux|C[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N5
dffeas \cpu|DP|PCReg|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~17_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[3]~22_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[3] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N24
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[3]~12 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[3]~12_combout  = ( \cpu|DP|MemtoRegMux|C[3]~11_combout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\cpu|DP|MemtoRegMux|C[3]~10_combout ) ) ) # ( !\cpu|DP|MemtoRegMux|C[3]~11_combout  & ( 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \cpu|DP|MemtoRegMux|C[3]~10_combout ) ) )

	.dataa(gnd),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\cpu|DP|MemtoRegMux|C[3]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[3]~12 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[3]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu|DP|MemtoRegMux|C[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N48
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[3]~9 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[3]~9_combout  = ( \cpu|DP|MemtoRegMux|C[3]~12_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|PCAdder1|Add0~17_sumout )))) # (\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|Alu|res[3]~3_combout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ))) ) ) # ( !\cpu|DP|MemtoRegMux|C[3]~12_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|PCAdder1|Add0~17_sumout )))) # (\cpu|CU|CLogic|PCSrc~0_combout  & 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|res[3]~3_combout )))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datac(!\cpu|DP|PCAdder1|Add0~17_sumout ),
	.datad(!\cpu|DP|Alu|res[3]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[3]~9 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[3]~9 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \cpu|DP|PCSrcMux|C[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N36
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0C440C773F443F77;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100101101100100010000100000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N18
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( \Rom|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h000000FFFF00FFFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[2]~146 (
// Equation(s):
// \cpu|DP|SrcBMux|C[2]~146_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[2]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[2]~146 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[2]~146 .lut_mask = 64'h00FF000000FFFFFF;
defparam \cpu|DP|SrcBMux|C[2]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N54
cyclonev_lcell_comb \cpu|DP|Alu|res[2]~34 (
// Equation(s):
// \cpu|DP|Alu|res[2]~34_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & ( ((!\cpu|DP|Alu|Equal1~0_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[2]~146_combout )))) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout ) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout  & (((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout )) # (\cpu|DP|SrcBMux|C[2]~146_combout ))) 
// # (\cpu|DP|Alu|Equal1~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout  & ((!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) # (\cpu|DP|SrcBMux|C[2]~146_combout )))) ) ) ) # ( \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & 
// ( ((!\cpu|DP|Alu|Equal1~0_combout  & (\cpu|DP|SrcBMux|C[2]~146_combout  & \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ))) # (\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout ) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & ( 
// (\cpu|DP|SrcBMux|C[2]~146_combout  & (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & ((!\cpu|DP|Alu|Equal1~0_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout )))) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|SrcBMux|C[2]~146_combout ),
	.datac(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux29~4_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[2]~34 .extended_lut = "off";
defparam \cpu|DP|Alu|res[2]~34 .lut_mask = 64'h020302FFA2F3A2FF;
defparam \cpu|DP|Alu|res[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N39
cyclonev_lcell_comb \cpu|DP|Alu|res[2]~38 (
// Equation(s):
// \cpu|DP|Alu|res[2]~38_combout  = ( \cpu|DP|Alu|res[2]~34_combout  & ( \cpu|DP|Alu|_~121_sumout  ) ) # ( !\cpu|DP|Alu|res[2]~34_combout  & ( \cpu|DP|Alu|_~121_sumout  & ( \cpu|DP|Alu|res[29]~0_combout  ) ) ) # ( \cpu|DP|Alu|res[2]~34_combout  & ( 
// !\cpu|DP|Alu|_~121_sumout  & ( !\cpu|DP|Alu|res[29]~0_combout  ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|Alu|res[2]~34_combout ),
	.dataf(!\cpu|DP|Alu|_~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[2]~38 .extended_lut = "off";
defparam \cpu|DP|Alu|res[2]~38 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \cpu|DP|Alu|res[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[2]~2_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[2]~2_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[2]~2_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DAAD9228C24424AECFE73936444F469A86822BD8DA25C34B6D8F2DD90D09973D95A6ECC5C8CFE7E28D1E251A4305A67F36D25CBB79384E28EDE56DEAB49701B6D811EB3C87B0DEC";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[2]~2_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[2]~8 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[2]~8_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[2]~8 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[2]~8 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \cpu|DP|MemtoRegMux|C[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N15
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[2]~51 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[2]~51_combout  = ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \cpu|DP|MemtoRegMux|C[2]~8_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (\cpu|DP|Alu|res[2]~38_combout )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|MemtoRegMux|C[2]~7_combout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// \cpu|DP|MemtoRegMux|C[2]~8_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\cpu|DP|Alu|res[2]~38_combout ) ) ) ) # ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\cpu|DP|MemtoRegMux|C[2]~8_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|Alu|res[2]~38_combout )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// ((\cpu|DP|MemtoRegMux|C[2]~7_combout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\cpu|DP|MemtoRegMux|C[2]~8_combout  & ( (\cpu|DP|Alu|res[2]~38_combout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\cpu|DP|Alu|res[2]~38_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|MemtoRegMux|C[2]~7_combout ),
	.datad(gnd),
	.datae(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\cpu|DP|MemtoRegMux|C[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[2]~51 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[2]~51 .lut_mask = 64'h4444474777774747;
defparam \cpu|DP|MemtoRegMux|C[2]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N20
dffeas \cpu|DP|RegFile|REG04|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux29~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux29~0_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [2] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [2] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [2] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [2] ) ) )

	.dataa(!\cpu|DP|RegFile|REG04|Q [2]),
	.datab(!\cpu|DP|RegFile|REG08|Q [2]),
	.datac(!\cpu|DP|RegFile|REG12|Q [2]),
	.datad(!\cpu|DP|RegFile|REG00|Q [2]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~0 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N8
dffeas \cpu|DP|RegFile|REG03|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux29~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux29~3_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|PCReg|Q [2] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG07|Q [2] ) ) ) # ( 
// \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG11|Q [2] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG03|Q [2] ) ) )

	.dataa(!\cpu|DP|RegFile|REG07|Q [2]),
	.datab(!\cpu|DP|RegFile|REG03|Q [2]),
	.datac(!\cpu|DP|RegFile|REG11|Q [2]),
	.datad(!\cpu|DP|PCReg|Q [2]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~3 .lut_mask = 64'h33330F0F555500FF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N40
dffeas \cpu|DP|RegFile|REG14|Q[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N6
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux29~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux29~2_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG14|Q[2]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG06|Q [2] ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG10|Q [2] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [2] ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q[2]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG06|Q [2]),
	.datac(!\cpu|DP|RegFile|REG10|Q [2]),
	.datad(!\cpu|DP|RegFile|REG02|Q [2]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N32
dffeas \cpu|DP|RegFile|REG13|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N53
dffeas \cpu|DP|RegFile|REG01|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[2]~51_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[2] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux29~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux29~1_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG13|Q [2] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG05|Q [2] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG09|Q [2] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG01|Q [2] ) ) )

	.dataa(!\cpu|DP|RegFile|REG05|Q [2]),
	.datab(!\cpu|DP|RegFile|REG09|Q [2]),
	.datac(!\cpu|DP|RegFile|REG13|Q [2]),
	.datad(!\cpu|DP|RegFile|REG01|Q [2]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~1 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N30
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux29~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux29~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux29~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD2|Mux29~0_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|MUX_RD2|Mux29~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux29~2_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux29~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & 
// (((\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD2|Mux29~0_combout ))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD2|Mux29~3_combout  & \cpu|DP|ra2mux|C[0]~2_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD2|Mux29~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux29~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux29~0_combout  & ((!\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout ) # 
// (\cpu|DP|RegFile|MUX_RD2|Mux29~3_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux29~2_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux29~1_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux29~0_combout  & 
// ((!\cpu|DP|ra2mux|C[0]~2_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|RegFile|MUX_RD2|Mux29~3_combout  & \cpu|DP|ra2mux|C[0]~2_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD2|Mux29~0_combout ),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD2|Mux29~3_combout ),
	.datad(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD2|Mux29~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~4 .lut_mask = 64'h4403770344CF77CF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N21
cyclonev_lcell_comb \muxDataRam|C[2]~2 (
// Equation(s):
// \muxDataRam|C[2]~2_combout  = ( \btn[0]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & ( (!\btn[1]~input_o  & ((!\btn[2]~input_o ))) # (\btn[1]~input_o  & ((\btn[2]~input_o ) # (\bytePos[2]~input_o ))) ) ) ) # ( !\btn[0]~input_o  & ( 
// \cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & ( (!\btn[1]~input_o ) # (!\btn[2]~input_o ) ) ) ) # ( \btn[0]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  & ( (\btn[1]~input_o  & (\bytePos[2]~input_o  & !\btn[2]~input_o )) ) ) )

	.dataa(!\btn[1]~input_o ),
	.datab(!\bytePos[2]~input_o ),
	.datac(!\btn[2]~input_o ),
	.datad(gnd),
	.datae(!\btn[0]~input_o ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDataRam|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDataRam|C[2]~2 .extended_lut = "off";
defparam \muxDataRam|C[2]~2 .lut_mask = 64'h00001010FAFAB5B5;
defparam \muxDataRam|C[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[2]~2_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[2]~2_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[2]~2_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[2]~2_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N51
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[2]~7 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[2]~7_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\Ram|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\Ram|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Ram|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Ram|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\Ram|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Ram|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[2]~7 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[2]~7 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpu|DP|MemtoRegMux|C[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N21
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[2]~9 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[2]~9_combout  = ( \cpu|DP|MemtoRegMux|C[2]~8_combout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\cpu|DP|MemtoRegMux|C[2]~7_combout ) ) ) # ( !\cpu|DP|MemtoRegMux|C[2]~8_combout  & ( 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & \cpu|DP|MemtoRegMux|C[2]~7_combout ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\cpu|DP|MemtoRegMux|C[2]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[2]~9 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[2]~9 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cpu|DP|MemtoRegMux|C[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N9
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[2]~8 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[2]~8_combout  = ( \cpu|DP|Alu|res[2]~38_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|PCAdder1|Add0~13_sumout )))) # (\cpu|CU|CLogic|PCSrc~0_combout  & 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # ((\cpu|DP|MemtoRegMux|C[2]~9_combout )))) ) ) # ( !\cpu|DP|Alu|res[2]~38_combout  & ( (!\cpu|CU|CLogic|PCSrc~0_combout  & (((\cpu|DP|PCAdder1|Add0~13_sumout )))) # 
// (\cpu|CU|CLogic|PCSrc~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[2]~9_combout ))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|MemtoRegMux|C[2]~9_combout ),
	.datac(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datad(!\cpu|DP|PCAdder1|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|res[2]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[2]~8 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[2]~8 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \cpu|DP|PCSrcMux|C[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100100000000000000010000000010000";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N36
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\Rom|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N30
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Rom|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\Rom|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Rom|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \Rom|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a131~portadataout  & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a131~portadataout  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \Rom|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N42
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N3
cyclonev_lcell_comb \cpu|DP|ra2mux|C[3]~1 (
// Equation(s):
// \cpu|DP|ra2mux|C[3]~1_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|ra2mux|C[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|ra2mux|C[3]~1 .extended_lut = "off";
defparam \cpu|DP|ra2mux|C[3]~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|DP|ra2mux|C[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N39
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[13]~131 (
// Equation(s):
// \cpu|DP|SrcBMux|C[13]~131_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG11|Q [13] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG10|Q [13] ) ) ) # 
// ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG09|Q [13] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG08|Q [13] ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [13]),
	.datab(!\cpu|DP|RegFile|REG09|Q [13]),
	.datac(!\cpu|DP|RegFile|REG10|Q [13]),
	.datad(!\cpu|DP|RegFile|REG08|Q [13]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[13]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[13]~131 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[13]~131 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|DP|SrcBMux|C[13]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[13]~132 (
// Equation(s):
// \cpu|DP|SrcBMux|C[13]~132_combout  = ( \cpu|DP|SrcBMux|C[13]~131_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & ((\cpu|DP|SrcBMux|C[20]~34_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ))) ) ) # ( 
// !\cpu|DP|SrcBMux|C[13]~131_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  & (!\cpu|DP|SrcBMux|C[20]~35_combout  & !\cpu|DP|SrcBMux|C[20]~34_combout )) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[13]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[13]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[13]~132 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[13]~132 .lut_mask = 64'h3000300030F030F0;
defparam \cpu|DP|SrcBMux|C[13]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[13]~127 (
// Equation(s):
// \cpu|DP|SrcBMux|C[13]~127_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~33_sumout  & ( (\cpu|DP|ra2mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG13|Q [13]) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|PCAdder2|Add0~33_sumout  
// & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [13]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [13])) ) ) ) # ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~33_sumout  & ( (\cpu|DP|RegFile|REG13|Q [13] & 
// !\cpu|DP|ra2mux|C[1]~3_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|PCAdder2|Add0~33_sumout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [13]))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [13])) ) 
// ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [13]),
	.datab(!\cpu|DP|RegFile|REG14|Q [13]),
	.datac(!\cpu|DP|RegFile|REG12|Q [13]),
	.datad(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[13]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[13]~127 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[13]~127 .lut_mask = 64'h0F3355000F3355FF;
defparam \cpu|DP|SrcBMux|C[13]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[13]~128 (
// Equation(s):
// \cpu|DP|SrcBMux|C[13]~128_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG07|Q [13] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG06|Q [13] ) ) ) # 
// ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG05|Q [13] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG04|Q [13] ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [13]),
	.datab(!\cpu|DP|RegFile|REG04|Q [13]),
	.datac(!\cpu|DP|RegFile|REG07|Q [13]),
	.datad(!\cpu|DP|RegFile|REG05|Q [13]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[13]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[13]~128 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[13]~128 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|DP|SrcBMux|C[13]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[13]~129 (
// Equation(s):
// \cpu|DP|SrcBMux|C[13]~129_combout  = ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG03|Q [13] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG02|Q [13] ) ) ) # 
// ( \cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG01|Q [13] ) ) ) # ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|RegFile|REG00|Q [13] ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [13]),
	.datab(!\cpu|DP|RegFile|REG00|Q [13]),
	.datac(!\cpu|DP|RegFile|REG03|Q [13]),
	.datad(!\cpu|DP|RegFile|REG02|Q [13]),
	.datae(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.dataf(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[13]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[13]~129 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[13]~129 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|DP|SrcBMux|C[13]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[13]~186 (
// Equation(s):
// \cpu|DP|SrcBMux|C[13]~186_combout  = ( \cpu|DP|SrcBMux|C[13]~129_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[13]~128_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[13]~129_combout  & ( (\cpu|DP|ra2mux|C[2]~0_combout  & 
// \cpu|DP|SrcBMux|C[13]~128_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[13]~128_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[13]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[13]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[13]~186 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[13]~186 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpu|DP|SrcBMux|C[13]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[13]~187 (
// Equation(s):
// \cpu|DP|SrcBMux|C[13]~187_combout  = ( \cpu|DP|SrcBMux|C[13]~186_combout  & ( ((\cpu|DP|SrcBMux|C[20]~29_combout  & ((!\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|SrcBMux|C[13]~127_combout )))) # (\cpu|DP|SrcBMux|C[13]~132_combout ) ) ) # ( 
// !\cpu|DP|SrcBMux|C[13]~186_combout  & ( ((\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|SrcBMux|C[13]~127_combout  & \cpu|DP|SrcBMux|C[20]~29_combout ))) # (\cpu|DP|SrcBMux|C[13]~132_combout ) ) )

	.dataa(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datab(!\cpu|DP|SrcBMux|C[13]~132_combout ),
	.datac(!\cpu|DP|SrcBMux|C[13]~127_combout ),
	.datad(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[13]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[13]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[13]~187 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[13]~187 .lut_mask = 64'h3337333733BF33BF;
defparam \cpu|DP|SrcBMux|C[13]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N0
cyclonev_lcell_comb \muxAdressRam|C[13]~13 (
// Equation(s):
// \muxAdressRam|C[13]~13_combout  = ( \cpu|DP|Alu|res[13]~30_combout  & ( \cpu|DP|Alu|_~105_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ 
// (\btn[2]~input_o ))))) ) ) ) # ( !\cpu|DP|Alu|res[13]~30_combout  & ( \cpu|DP|Alu|_~105_sumout  & ( (!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ (\btn[2]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[13]~30_combout  & ( !\cpu|DP|Alu|_~105_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[0]~input_o  & ((!\btn[1]~input_o ) # (!\btn[2]~input_o ))) # (\btn[0]~input_o  & (!\btn[1]~input_o  $ (\btn[2]~input_o ))))) ) ) )

	.dataa(!\btn[0]~input_o ),
	.datab(!\btn[1]~input_o ),
	.datac(!\btn[2]~input_o ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\cpu|DP|Alu|res[13]~30_combout ),
	.dataf(!\cpu|DP|Alu|_~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[13]~13 .extended_lut = "off";
defparam \muxAdressRam|C[13]~13 .lut_mask = 64'hE9000000E9E900E9;
defparam \muxAdressRam|C[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N1
dffeas \Ram|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\muxAdressRam|C[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \Ram|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = ( \Ram|altsyncram_component|auto_generated|address_reg_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N26
dffeas \Ram|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Ram|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[1]~1_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[1]~1_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[1]~1_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[1]~1_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000130232D722014A9C01204845151415AA810A28059860C11A0C04095246C2A875900900500021204F180028590048260900C80058000090219A3571844122A2C641B0217802D08318";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[1]~5 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[1]~5_combout  = ( \Ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \Ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\Ram|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\Ram|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// \Ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Ram|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\Ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Ram|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Ram|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[1]~5 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[1]~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \cpu|DP|MemtoRegMux|C[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N39
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[1]~6 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[1]~6_combout  = ( \cpu|DP|MemtoRegMux|C[1]~4_combout  & ( (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\cpu|DP|MemtoRegMux|C[1]~5_combout ) ) ) # ( !\cpu|DP|MemtoRegMux|C[1]~4_combout  & ( 
// (\cpu|DP|MemtoRegMux|C[1]~5_combout  & !\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|MemtoRegMux|C[1]~5_combout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(gnd),
	.dataf(!\cpu|DP|MemtoRegMux|C[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[1]~6 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[1]~6 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|DP|MemtoRegMux|C[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N18
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[1]~7 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[1]~7_combout  = ( \cpu|CU|CLogic|PCSrc~0_combout  & ( \cpu|DP|PCReg|Q [1] & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|res[1]~37_combout ))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[1]~6_combout )) ) ) ) # ( !\cpu|CU|CLogic|PCSrc~0_combout  & ( \cpu|DP|PCReg|Q [1] ) ) # ( \cpu|CU|CLogic|PCSrc~0_combout  & ( !\cpu|DP|PCReg|Q [1] & 
// ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|res[1]~37_combout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[1]~6_combout )) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|MemtoRegMux|C[1]~6_combout ),
	.datac(!\cpu|DP|Alu|res[1]~37_combout ),
	.datad(gnd),
	.datae(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.dataf(!\cpu|DP|PCReg|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[1]~7 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[1]~7 .lut_mask = 64'h00001B1BFFFF1B1B;
defparam \cpu|DP|PCSrcMux|C[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N12
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a205~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011111111010000010000000111000010000";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N45
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\Rom|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\Rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a109~portadataout  & 
// ((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\Rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N57
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N21
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[14]~16 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[14]~16_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[14]~16 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[14]~16 .lut_mask = 64'h5555555500000000;
defparam \cpu|DP|RegFile|DEMUX|OUT[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N39
cyclonev_lcell_comb \cpu|DP|RegFile|DEMUX|OUT[14]~21 (
// Equation(s):
// \cpu|DP|RegFile|DEMUX|OUT[14]~21_combout  = ( \cpu|DP|RegFile|DEMUX|OUT[12]~8_combout  & ( \cpu|DP|RegFile|DEMUX|OUT[14]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|RegFile|DEMUX|OUT[14]~16_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|DEMUX|OUT[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|DEMUX|OUT[14]~21 .extended_lut = "off";
defparam \cpu|DP|RegFile|DEMUX|OUT[14]~21 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|DP|RegFile|DEMUX|OUT[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \cpu|DP|RegFile|REG14|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[14]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG14|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG14|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG14|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux16~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux16~3_combout  = ( \cpu|DP|RegFile|REG13|Q [15] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout ) # ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [15])) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// ((\cpu|DP|RegFile|REG12|Q [15])))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [15] & ( \cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & (((!\cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & 
// ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [15])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [15]))))) ) ) ) # ( \cpu|DP|RegFile|REG13|Q [15] & ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (!\cpu|DP|ra1mux|C[0]~2_combout  & 
// (((\cpu|DP|ra1mux|C[1]~3_combout )))) # (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [15])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [15]))))) ) ) ) # ( !\cpu|DP|RegFile|REG13|Q [15] & 
// ( !\cpu|DP|PCAdder2|Add0~1_sumout  & ( (\cpu|DP|ra1mux|C[0]~2_combout  & ((!\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG14|Q [15])) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG12|Q [15]))))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG14|Q [15]),
	.datab(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datac(!\cpu|DP|RegFile|REG12|Q [15]),
	.datad(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datae(!\cpu|DP|RegFile|REG13|Q [15]),
	.dataf(!\cpu|DP|PCAdder2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N2
dffeas \cpu|DP|RegFile|REG01|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG01|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N43
dffeas \cpu|DP|RegFile|REG03|Q[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[15]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N8
dffeas \cpu|DP|RegFile|REG02|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux16~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux16~0_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG00|Q [15] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG02|Q [15] ) 
// ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG01|Q [15] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG03|Q[15]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|DP|RegFile|REG01|Q [15]),
	.datab(!\cpu|DP|RegFile|REG03|Q[15]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG00|Q [15]),
	.datad(!\cpu|DP|RegFile|REG02|Q [15]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N52
dffeas \cpu|DP|RegFile|REG08|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG08|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG08|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG08|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \cpu|DP|RegFile|REG09|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N26
dffeas \cpu|DP|RegFile|REG11|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[11]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG11|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG11|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG11|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N47
dffeas \cpu|DP|RegFile|REG10|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N45
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux16~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux16~2_combout  = ( \cpu|DP|RegFile|REG10|Q [15] & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # (\cpu|DP|RegFile|REG08|Q [15]) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [15] & ( \cpu|DP|ra1mux|C[0]~2_combout  
// & ( (\cpu|DP|RegFile|REG08|Q [15] & \cpu|DP|ra1mux|C[1]~3_combout ) ) ) ) # ( \cpu|DP|RegFile|REG10|Q [15] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [15]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & 
// (\cpu|DP|RegFile|REG09|Q [15])) ) ) ) # ( !\cpu|DP|RegFile|REG10|Q [15] & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & ((\cpu|DP|RegFile|REG11|Q [15]))) # (\cpu|DP|ra1mux|C[1]~3_combout  & (\cpu|DP|RegFile|REG09|Q [15])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [15]),
	.datab(!\cpu|DP|RegFile|REG09|Q [15]),
	.datac(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datad(!\cpu|DP|RegFile|REG11|Q [15]),
	.datae(!\cpu|DP|RegFile|REG10|Q [15]),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N36
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux16~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux16~1_combout  = ( \cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG04|Q [15] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( \cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG06|Q [15] ) 
// ) ) # ( \cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG05|Q [15] ) ) ) # ( !\cpu|DP|ra1mux|C[1]~3_combout  & ( !\cpu|DP|ra1mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG07|Q [15] ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q [15]),
	.datab(!\cpu|DP|RegFile|REG07|Q [15]),
	.datac(!\cpu|DP|RegFile|REG04|Q [15]),
	.datad(!\cpu|DP|RegFile|REG05|Q [15]),
	.datae(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~1 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux16~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux16~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux16~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux16~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|ra1mux|C[3]~1_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux16~3_combout ))) # 
// (\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout ) # (\cpu|DP|RegFile|MUX_RD1|Mux16~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux16~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux16~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & 
// (((\cpu|DP|ra1mux|C[3]~1_combout )) # (\cpu|DP|RegFile|MUX_RD1|Mux16~3_combout ))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux16~0_combout  & \cpu|DP|ra1mux|C[3]~1_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux16~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux16~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux16~3_combout  & ((!\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((!\cpu|DP|ra1mux|C[3]~1_combout ) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux16~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux16~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux16~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux16~3_combout  & 
// ((!\cpu|DP|ra1mux|C[3]~1_combout )))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (((\cpu|DP|RegFile|MUX_RD1|Mux16~0_combout  & \cpu|DP|ra1mux|C[3]~1_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux16~3_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux16~0_combout ),
	.datac(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datad(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux16~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \cpu|DP|RegFile|MUX_RD1|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N36
cyclonev_lcell_comb \muxAdressRam|C[15]~15 (
// Equation(s):
// \muxAdressRam|C[15]~15_combout  = ( \cpu|DP|Alu|res[15]~28_combout  & ( \cpu|DP|Alu|_~97_sumout  & ( (\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[2]~input_o  & ((!\btn[0]~input_o ) # (!\btn[1]~input_o ))) # (\btn[2]~input_o  & (!\btn[0]~input_o  $ 
// (\btn[1]~input_o ))))) ) ) ) # ( !\cpu|DP|Alu|res[15]~28_combout  & ( \cpu|DP|Alu|_~97_sumout  & ( (!\btn[2]~input_o  & ((!\btn[0]~input_o ) # (!\btn[1]~input_o ))) # (\btn[2]~input_o  & (!\btn[0]~input_o  $ (\btn[1]~input_o ))) ) ) ) # ( 
// !\cpu|DP|Alu|res[15]~28_combout  & ( !\cpu|DP|Alu|_~97_sumout  & ( (!\cpu|DP|Alu|res[29]~0_combout  & ((!\btn[2]~input_o  & ((!\btn[0]~input_o ) # (!\btn[1]~input_o ))) # (\btn[2]~input_o  & (!\btn[0]~input_o  $ (\btn[1]~input_o ))))) ) ) )

	.dataa(!\btn[2]~input_o ),
	.datab(!\btn[0]~input_o ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\btn[1]~input_o ),
	.datae(!\cpu|DP|Alu|res[15]~28_combout ),
	.dataf(!\cpu|DP|Alu|_~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxAdressRam|C[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxAdressRam|C[15]~15 .extended_lut = "off";
defparam \muxAdressRam|C[15]~15 .lut_mask = 64'hE0900000EE990E09;
defparam \muxAdressRam|C[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y18_N37
dffeas \Ram|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\muxAdressRam|C[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \Ram|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y18_N5
dffeas \Ram|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \Ram|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N48
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[0]~3 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[0]~3_combout  = ( \cpu|DP|MemtoRegMux|C[0]~0_combout  & ( \cpu|DP|MemtoRegMux|C[0]~1_combout  ) ) # ( !\cpu|DP|MemtoRegMux|C[0]~0_combout  & ( \cpu|DP|MemtoRegMux|C[0]~1_combout  & ( 
// !\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( \cpu|DP|MemtoRegMux|C[0]~0_combout  & ( !\cpu|DP|MemtoRegMux|C[0]~1_combout  & ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\cpu|DP|MemtoRegMux|C[0]~0_combout ),
	.dataf(!\cpu|DP|MemtoRegMux|C[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[0]~3 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[0]~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \cpu|DP|MemtoRegMux|C[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N3
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[0]~6 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[0]~6_combout  = ( \cpu|DP|PCReg|Q [0] & ( (!\cpu|CU|CLogic|PCSrc~0_combout ) # ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|res[0]~36_combout ))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[0]~3_combout ))) ) ) # ( !\cpu|DP|PCReg|Q [0] & ( (\cpu|CU|CLogic|PCSrc~0_combout  & 
// ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\cpu|DP|Alu|res[0]~36_combout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|MemtoRegMux|C[0]~3_combout )))) ) )

	.dataa(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|MemtoRegMux|C[0]~3_combout ),
	.datad(!\cpu|DP|Alu|res[0]~36_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|PCReg|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[0]~6 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[0]~6 .lut_mask = 64'h01450145ABEFABEF;
defparam \cpu|DP|PCSrcMux|C[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a182~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\Rom|altsyncram_component|auto_generated|ram_block1a246~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a182~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a246~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\Rom|altsyncram_component|auto_generated|ram_block1a182~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a246~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a214~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\Rom|altsyncram_component|auto_generated|ram_block1a182~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a246~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101100100100000010000000010100";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N12
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \Rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a118~portadataout )) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( \Rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ) ) ) ) # ( \Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a118~portadataout )) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\Rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h00330F55FF330F55;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N33
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N30
cyclonev_lcell_comb \cpu|CU|CUDecoder|ALUDeco|Mux1~0 (
// Equation(s):
// \cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & \cpu|DP|SrcBMux|C[9]~0_combout ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout  & 
// \cpu|DP|SrcBMux|C[9]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout ),
	.datad(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CUDecoder|ALUDeco|Mux1~0 .extended_lut = "off";
defparam \cpu|CU|CUDecoder|ALUDeco|Mux1~0 .lut_mask = 64'h000C000C00CC00CC;
defparam \cpu|CU|CUDecoder|ALUDeco|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N51
cyclonev_lcell_comb \cpu|DP|AluDeco|Decoder1~0 (
// Equation(s):
// \cpu|DP|AluDeco|Decoder1~0_combout  = ( \cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & ( (\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & !\cpu|DP|SrcBMux|C[9]~0_combout ) ) ) # ( !\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & ( 
// (\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ) # (!\cpu|DP|SrcBMux|C[9]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datac(!\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|AluDeco|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|AluDeco|Decoder1~0 .extended_lut = "off";
defparam \cpu|DP|AluDeco|Decoder1~0 .lut_mask = 64'h0F0C0F0C0F000F00;
defparam \cpu|DP|AluDeco|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N6
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[14]~2 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[14]~2_combout  = ( \cpu|DP|Alu|_~101_sumout  & ( \cpu|DP|Alu|res[14]~29_combout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|Alu|res[29]~0_combout 
// )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\cpu|DP|Alu|_~101_sumout  & ( \cpu|DP|Alu|res[14]~29_combout  & ( 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & \cpu|CU|CLogic|PCSrc~0_combout )) ) ) ) # ( \cpu|DP|Alu|_~101_sumout  & ( 
// !\cpu|DP|Alu|res[14]~29_combout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\cpu|DP|Alu|_~101_sumout  & ( !\cpu|DP|Alu|res[14]~29_combout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (!\cpu|DP|Alu|res[29]~0_combout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\cpu|DP|Alu|res[29]~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datae(!\cpu|DP|Alu|_~101_sumout ),
	.dataf(!\cpu|DP|Alu|res[14]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[14]~2 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[14]~2 .lut_mask = 64'h008B00CF00030047;
defparam \cpu|DP|PCSrcMux|C[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N12
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3] = ( !\cpu|DP|PCSrcMux|C[13]~4_combout  & ( !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( (!\cpu|DP|PCSrcMux|C[14]~3_combout  & (!\cpu|DP|PCSrcMux|C[13]~5_combout  & 
// (!\cpu|DP|PCSrcMux|C[15]~1_combout  & !\cpu|DP|PCSrcMux|C[14]~2_combout ))) ) ) )

	.dataa(!\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.datab(!\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.datac(!\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.datad(!\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.datae(!\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.dataf(!\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .lut_mask = 64'h8000000000000000;
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100101000000000000001111001110001";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N18
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )) # (\Rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a117~portadataout  & \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a117~portadataout  & \Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h50035F0350F35FF3;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N39
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # ((\Rom|altsyncram_component|auto_generated|ram_block1a245~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (((\Rom|altsyncram_component|auto_generated|ram_block1a149~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a245~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a149~portadataout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N9
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout  & 
// !\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .lut_mask = 64'h4444444477777777;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N24
cyclonev_lcell_comb \cpu|DP|Alu|Equal1~0 (
// Equation(s):
// \cpu|DP|Alu|Equal1~0_combout  = ( !\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout  & (\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & \cpu|DP|SrcBMux|C[9]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datac(!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.datad(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|Equal1~0 .extended_lut = "off";
defparam \cpu|DP|Alu|Equal1~0 .lut_mask = 64'h000C000C00000000;
defparam \cpu|DP|Alu|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[13]~130 (
// Equation(s):
// \cpu|DP|SrcBMux|C[13]~130_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|SrcBMux|C[13]~127_combout  ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|SrcBMux|C[13]~127_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & 
// (\cpu|DP|SrcBMux|C[13]~129_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[13]~128_combout ))) ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|SrcBMux|C[13]~127_combout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & 
// (\cpu|DP|SrcBMux|C[13]~129_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[13]~128_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[13]~129_combout ),
	.datab(!\cpu|DP|SrcBMux|C[13]~128_combout ),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(gnd),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[13]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[13]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[13]~130 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[13]~130 .lut_mask = 64'h535300005353FFFF;
defparam \cpu|DP|SrcBMux|C[13]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N24
cyclonev_lcell_comb \cpu|DP|Alu|res[13]~30 (
// Equation(s):
// \cpu|DP|Alu|res[13]~30_combout  = ( \cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|SrcBMux|C[13]~130_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout  & (((!\cpu|DP|SrcBMux|C[20]~29_combout  & !\cpu|DP|SrcBMux|C[13]~132_combout )) # 
// (\cpu|DP|Alu|Equal1~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( \cpu|DP|SrcBMux|C[13]~130_combout  & ( (!\cpu|DP|Alu|Equal1~0_combout  & (!\cpu|DP|SrcBMux|C[20]~29_combout  & ((!\cpu|DP|SrcBMux|C[13]~132_combout )))) # 
// (\cpu|DP|Alu|Equal1~0_combout  & ((!\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout ) # ((!\cpu|DP|SrcBMux|C[20]~29_combout  & !\cpu|DP|SrcBMux|C[13]~132_combout )))) ) ) ) # ( \cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|SrcBMux|C[13]~130_combout  & ( 
// (!\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout  & ((!\cpu|DP|SrcBMux|C[13]~132_combout ) # (\cpu|DP|Alu|Equal1~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|res[1]~1_combout  & ( !\cpu|DP|SrcBMux|C[13]~130_combout  & ( (!\cpu|DP|SrcBMux|C[13]~132_combout ) # 
// ((\cpu|DP|Alu|Equal1~0_combout  & !\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout )) ) ) )

	.dataa(!\cpu|DP|Alu|Equal1~0_combout ),
	.datab(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux18~4_combout ),
	.datad(!\cpu|DP|SrcBMux|C[13]~132_combout ),
	.datae(!\cpu|DP|Alu|res[1]~1_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[13]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[13]~30 .extended_lut = "off";
defparam \cpu|DP|Alu|res[13]~30 .lut_mask = 64'hFF50F050DC50D050;
defparam \cpu|DP|Alu|res[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N0
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[13]~4 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[13]~4_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|_~105_sumout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & (((!\cpu|DP|Alu|res[13]~30_combout ) # (\cpu|DP|Alu|res[29]~0_combout 
// )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ))) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|_~105_sumout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[13]~30_combout ) # (\cpu|DP|Alu|res[29]~0_combout )))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// !\cpu|DP|Alu|_~105_sumout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & (((!\cpu|DP|Alu|res[13]~30_combout  & !\cpu|DP|Alu|res[29]~0_combout )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\cpu|DP|Alu|_~105_sumout  & ( (\cpu|CU|CLogic|PCSrc~0_combout  & (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (!\cpu|DP|Alu|res[13]~30_combout  & !\cpu|DP|Alu|res[29]~0_combout ))) ) ) )

	.dataa(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|Alu|res[13]~30_combout ),
	.datad(!\cpu|DP|Alu|res[29]~0_combout ),
	.datae(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|DP|Alu|_~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[13]~4 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[13]~4 .lut_mask = 64'h4000511140445155;
defparam \cpu|DP|PCSrcMux|C[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout  = ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( \cpu|DP|PCSrcMux|C[15]~0_combout  & ( (!\cpu|DP|PCSrcMux|C[14]~3_combout  & (!\cpu|DP|PCSrcMux|C[13]~4_combout  & 
// !\cpu|DP|PCSrcMux|C[13]~5_combout )) ) ) ) # ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( (!\cpu|DP|PCSrcMux|C[14]~3_combout  & (\cpu|DP|PCSrcMux|C[15]~1_combout  & (!\cpu|DP|PCSrcMux|C[13]~4_combout  & 
// !\cpu|DP|PCSrcMux|C[13]~5_combout ))) ) ) )

	.dataa(!\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.datab(!\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.datac(!\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.datad(!\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.datae(!\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.dataf(!\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .lut_mask = 64'h20000000A0000000;
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N6
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a155~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a187~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a155~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a187~portadataout ))))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a155~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a187~portadataout ))))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a155~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a187~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N21
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N51
cyclonev_lcell_comb \cpu|CU|CUDecoder|MainDeco|Mux1~0 (
// Equation(s):
// \cpu|CU|CUDecoder|MainDeco|Mux1~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CUDecoder|MainDeco|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CUDecoder|MainDeco|Mux1~0 .extended_lut = "off";
defparam \cpu|CU|CUDecoder|MainDeco|Mux1~0 .lut_mask = 64'hF000F000FF0FFF0F;
defparam \cpu|CU|CUDecoder|MainDeco|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N30
cyclonev_lcell_comb \cpu|CU|CLogic|PCSrc~0 (
// Equation(s):
// \cpu|CU|CLogic|PCSrc~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( \cpu|CU|CLogic|Mux0~4_combout  ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( 
// \cpu|CU|CLogic|Mux0~4_combout  & ( (\cpu|CU|CUDecoder|MainDeco|Mux1~0_combout  & (\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  & (\cpu|DP|RegFile|DEMUX|OUT[11]~10_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\cpu|CU|CUDecoder|MainDeco|Mux1~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datac(!\cpu|DP|RegFile|DEMUX|OUT[11]~10_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.dataf(!\cpu|CU|CLogic|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CLogic|PCSrc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CLogic|PCSrc~0 .extended_lut = "off";
defparam \cpu|CU|CLogic|PCSrc~0 .lut_mask = 64'h000000000001FFFF;
defparam \cpu|CU|CLogic|PCSrc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N15
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[15]~1 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[15]~1_combout  = ( !\cpu|CU|CLogic|PCSrc~0_combout  & ( \cpu|DP|PCAdder1|Add0~1_sumout  ) )

	.dataa(!\cpu|DP|PCAdder1|Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[15]~1 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[15]~1 .lut_mask = 64'h5555555500000000;
defparam \cpu|DP|PCSrcMux|C[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N48
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout  = ( !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( \cpu|DP|PCSrcMux|C[14]~2_combout  & ( (!\cpu|DP|PCSrcMux|C[15]~1_combout  & (!\cpu|DP|PCSrcMux|C[13]~5_combout  & 
// !\cpu|DP|PCSrcMux|C[13]~4_combout )) ) ) ) # ( !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( (!\cpu|DP|PCSrcMux|C[15]~1_combout  & (!\cpu|DP|PCSrcMux|C[13]~5_combout  & (!\cpu|DP|PCSrcMux|C[13]~4_combout  & 
// \cpu|DP|PCSrcMux|C[14]~3_combout ))) ) ) )

	.dataa(!\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.datab(!\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.datac(!\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.datad(!\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.datae(!\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.dataf(!\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .lut_mask = 64'h0080000080800000;
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100101001001000001100000000011000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N0
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\Rom|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )) # 
// (\Rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// \Rom|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ) # (\Rom|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\Rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\Rom|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N9
cyclonev_lcell_comb \cpu|DP|ra1mux|C[1]~3 (
// Equation(s):
// \cpu|DP|ra1mux|C[1]~3_combout  = ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  & ( 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ) ) ) ) # ( \Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  & !\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout  & ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datae(!\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|ra1mux|C[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|ra1mux|C[1]~3 .extended_lut = "off";
defparam \cpu|DP|ra1mux|C[1]~3 .lut_mask = 64'hAFA0A0A00F000000;
defparam \cpu|DP|ra1mux|C[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N32
dffeas \cpu|DP|RegFile|REG04|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG04|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG04|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG04|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N5
dffeas \cpu|DP|RegFile|REG00|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG00|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG00|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG00|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG00|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux17~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux17~0_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG00|Q [14] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG04|Q [14] ) 
// ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG08|Q [14] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG12|Q [14] ) ) )

	.dataa(!\cpu|DP|RegFile|REG08|Q [14]),
	.datab(!\cpu|DP|RegFile|REG04|Q [14]),
	.datac(!\cpu|DP|RegFile|REG12|Q [14]),
	.datad(!\cpu|DP|RegFile|REG00|Q [14]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N0
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux17~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux17~1_combout  = ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG01|Q [14] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG05|Q [14] ) 
// ) ) # ( \cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG09|Q [14] ) ) ) # ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG13|Q [14] ) ) )

	.dataa(!\cpu|DP|RegFile|REG13|Q [14]),
	.datab(!\cpu|DP|RegFile|REG01|Q [14]),
	.datac(!\cpu|DP|RegFile|REG05|Q [14]),
	.datad(!\cpu|DP|RegFile|REG09|Q [14]),
	.datae(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N2
dffeas \cpu|DP|RegFile|REG06|Q[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG06|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG06|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG06|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG06|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y23_N19
dffeas \cpu|DP|RegFile|REG10|Q[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG10|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG10|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG10|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y24_N59
dffeas \cpu|DP|RegFile|REG02|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG02|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG02|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG02|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N21
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux17~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux17~2_combout  = ( \cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG02|Q [14] ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( \cpu|DP|ra1mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG10|Q[14]~DUPLICATE_q  ) ) ) # ( \cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG06|Q[14]~DUPLICATE_q  ) ) ) # ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( !\cpu|DP|ra1mux|C[2]~0_combout  & ( 
// \cpu|DP|RegFile|REG14|Q [14] ) ) )

	.dataa(!\cpu|DP|RegFile|REG06|Q[14]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG10|Q[14]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG02|Q [14]),
	.datad(!\cpu|DP|RegFile|REG14|Q [14]),
	.datae(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~2 .lut_mask = 64'h00FF555533330F0F;
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N9
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux17~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux17~3_combout  = ( \cpu|DP|PCAdder2|Add0~29_sumout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG07|Q [14]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG03|Q [14])) ) 
// ) ) # ( !\cpu|DP|PCAdder2|Add0~29_sumout  & ( \cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG07|Q [14]))) # (\cpu|DP|ra1mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG03|Q [14])) ) ) ) # ( 
// \cpu|DP|PCAdder2|Add0~29_sumout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (!\cpu|DP|ra1mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG11|Q [14]) ) ) ) # ( !\cpu|DP|PCAdder2|Add0~29_sumout  & ( !\cpu|DP|ra1mux|C[3]~1_combout  & ( (\cpu|DP|RegFile|REG11|Q [14] & 
// \cpu|DP|ra1mux|C[2]~0_combout ) ) ) )

	.dataa(!\cpu|DP|RegFile|REG03|Q [14]),
	.datab(!\cpu|DP|RegFile|REG07|Q [14]),
	.datac(!\cpu|DP|RegFile|REG11|Q [14]),
	.datad(!\cpu|DP|ra1mux|C[2]~0_combout ),
	.datae(!\cpu|DP|PCAdder2|Add0~29_sumout ),
	.dataf(!\cpu|DP|ra1mux|C[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~3 .lut_mask = 64'h000FFF0F33553355;
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD1|Mux17~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  = ( \cpu|DP|RegFile|MUX_RD1|Mux17~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux17~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout ) # ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux17~1_combout ))) # 
// (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux17~0_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux17~2_combout  & ( \cpu|DP|RegFile|MUX_RD1|Mux17~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((!\cpu|DP|ra1mux|C[0]~2_combout )))) # 
// (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux17~1_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux17~0_combout )))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD1|Mux17~2_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD1|Mux17~3_combout  & ( (!\cpu|DP|ra1mux|C[1]~3_combout  & (((\cpu|DP|ra1mux|C[0]~2_combout )))) # (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & ((\cpu|DP|RegFile|MUX_RD1|Mux17~1_combout ))) # 
// (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux17~0_combout )))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD1|Mux17~2_combout  & ( !\cpu|DP|RegFile|MUX_RD1|Mux17~3_combout  & ( (\cpu|DP|ra1mux|C[1]~3_combout  & ((!\cpu|DP|ra1mux|C[0]~2_combout  & 
// ((\cpu|DP|RegFile|MUX_RD1|Mux17~1_combout ))) # (\cpu|DP|ra1mux|C[0]~2_combout  & (\cpu|DP|RegFile|MUX_RD1|Mux17~0_combout )))) ) ) )

	.dataa(!\cpu|DP|ra1mux|C[1]~3_combout ),
	.datab(!\cpu|DP|RegFile|MUX_RD1|Mux17~0_combout ),
	.datac(!\cpu|DP|RegFile|MUX_RD1|Mux17~1_combout ),
	.datad(!\cpu|DP|ra1mux|C[0]~2_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD1|Mux17~2_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD1|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \cpu|DP|RegFile|MUX_RD1|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N45
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[14]~124 (
// Equation(s):
// \cpu|DP|SrcBMux|C[14]~124_combout  = ( \cpu|DP|SrcBMux|C[14]~121_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[14]~123_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|SrcBMux|C[14]~122_combout )))) # 
// (\cpu|DP|ra2mux|C[3]~1_combout ) ) ) # ( !\cpu|DP|SrcBMux|C[14]~121_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|SrcBMux|C[14]~123_combout )) # (\cpu|DP|ra2mux|C[2]~0_combout  & 
// ((\cpu|DP|SrcBMux|C[14]~122_combout ))))) ) )

	.dataa(!\cpu|DP|SrcBMux|C[14]~123_combout ),
	.datab(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datac(!\cpu|DP|SrcBMux|C[14]~122_combout ),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[14]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[14]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[14]~124 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[14]~124 .lut_mask = 64'h4700470047FF47FF;
defparam \cpu|DP|SrcBMux|C[14]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N24
cyclonev_lcell_comb \cpu|DP|Alu|res[14]~29 (
// Equation(s):
// \cpu|DP|Alu|res[14]~29_combout  = ( \cpu|DP|SrcBMux|C[14]~124_combout  & ( \cpu|DP|SrcBMux|C[20]~29_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  & \cpu|DP|Alu|Equal1~0_combout ) ) ) ) # ( !\cpu|DP|SrcBMux|C[14]~124_combout  & ( 
// \cpu|DP|SrcBMux|C[20]~29_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  & ((!\cpu|DP|SrcBMux|C[14]~126_combout ) # ((\cpu|DP|Alu|Equal1~0_combout )))) # (\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  & (!\cpu|DP|SrcBMux|C[14]~126_combout  & 
// (!\cpu|DP|Alu|res[1]~1_combout ))) ) ) ) # ( \cpu|DP|SrcBMux|C[14]~124_combout  & ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  & ((!\cpu|DP|SrcBMux|C[14]~126_combout ) # ((\cpu|DP|Alu|Equal1~0_combout )))) # 
// (\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  & (!\cpu|DP|SrcBMux|C[14]~126_combout  & (!\cpu|DP|Alu|res[1]~1_combout ))) ) ) ) # ( !\cpu|DP|SrcBMux|C[14]~124_combout  & ( !\cpu|DP|SrcBMux|C[20]~29_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  & 
// ((!\cpu|DP|SrcBMux|C[14]~126_combout ) # ((\cpu|DP|Alu|Equal1~0_combout )))) # (\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout  & (!\cpu|DP|SrcBMux|C[14]~126_combout  & (!\cpu|DP|Alu|res[1]~1_combout ))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD1|Mux17~4_combout ),
	.datab(!\cpu|DP|SrcBMux|C[14]~126_combout ),
	.datac(!\cpu|DP|Alu|res[1]~1_combout ),
	.datad(!\cpu|DP|Alu|Equal1~0_combout ),
	.datae(!\cpu|DP|SrcBMux|C[14]~124_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[14]~29 .extended_lut = "off";
defparam \cpu|DP|Alu|res[14]~29 .lut_mask = 64'hC8EAC8EAC8EA00AA;
defparam \cpu|DP|Alu|res[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N21
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[14]~46 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[14]~46_combout  = ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|_~101_sumout  & ( ((!\cpu|DP|Alu|res[14]~29_combout ) # (\cpu|DP|Alu|res[29]~0_combout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \cpu|DP|Alu|_~101_sumout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((!\cpu|DP|Alu|res[14]~29_combout ) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) ) # ( \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// !\cpu|DP|Alu|_~101_sumout  & ( ((!\cpu|DP|Alu|res[14]~29_combout  & !\cpu|DP|Alu|res[29]~0_combout )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) ) # ( 
// !\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\cpu|DP|Alu|_~101_sumout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (!\cpu|DP|Alu|res[14]~29_combout  & 
// !\cpu|DP|Alu|res[29]~0_combout )) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|Alu|res[14]~29_combout ),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(gnd),
	.datae(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\cpu|DP|Alu|_~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[14]~46 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[14]~46 .lut_mask = 64'h8080D5D58A8ADFDF;
defparam \cpu|DP|MemtoRegMux|C[14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N38
dffeas \cpu|DP|PCReg|Q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~5_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[14]~46_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[14] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N33
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~9 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~9_sumout  = SUM(( \cpu|DP|PCReg|Q [13] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~54  ))
// \cpu|DP|PCAdder1|Add0~10  = CARRY(( \cpu|DP|PCReg|Q [13] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~54  ))

	.dataa(!\cpu|DP|PCReg|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~9_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~9 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|DP|PCAdder1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N36
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~5 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~5_sumout  = SUM(( \cpu|DP|PCReg|Q [14] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~10  ))
// \cpu|DP|PCAdder1|Add0~6  = CARRY(( \cpu|DP|PCReg|Q [14] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|PCReg|Q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~5_sumout ),
	.cout(\cpu|DP|PCAdder1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~5 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|DP|PCAdder1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N48
cyclonev_lcell_comb \cpu|DP|PCSrcMux|C[14]~3 (
// Equation(s):
// \cpu|DP|PCSrcMux|C[14]~3_combout  = ( \cpu|DP|PCAdder1|Add0~5_sumout  & ( !\cpu|CU|CLogic|PCSrc~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|DP|PCAdder1|Add0~5_sumout ),
	.dataf(!\cpu|CU|CLogic|PCSrc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCSrcMux|C[14]~3 .extended_lut = "off";
defparam \cpu|DP|PCSrcMux|C[14]~3 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu|DP|PCSrcMux|C[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N30
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout  = ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( \cpu|DP|PCSrcMux|C[15]~0_combout  & ( (!\cpu|DP|PCSrcMux|C[14]~3_combout  & ((\cpu|DP|PCSrcMux|C[13]~5_combout ) # 
// (\cpu|DP|PCSrcMux|C[13]~4_combout ))) ) ) ) # ( !\cpu|DP|PCSrcMux|C[14]~2_combout  & ( !\cpu|DP|PCSrcMux|C[15]~0_combout  & ( (!\cpu|DP|PCSrcMux|C[14]~3_combout  & (\cpu|DP|PCSrcMux|C[15]~1_combout  & ((\cpu|DP|PCSrcMux|C[13]~5_combout ) # 
// (\cpu|DP|PCSrcMux|C[13]~4_combout )))) ) ) )

	.dataa(!\cpu|DP|PCSrcMux|C[14]~3_combout ),
	.datab(!\cpu|DP|PCSrcMux|C[15]~1_combout ),
	.datac(!\cpu|DP|PCSrcMux|C[13]~4_combout ),
	.datad(!\cpu|DP|PCSrcMux|C[13]~5_combout ),
	.datae(!\cpu|DP|PCSrcMux|C[14]~2_combout ),
	.dataf(!\cpu|DP|PCSrcMux|C[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .lut_mask = 64'h022200000AAA0000;
defparam \Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111000001110111101111101";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout  = ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((\Rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) # ( \Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((((\Rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datag(!\Rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4 .extended_lut = "on";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  = ( !\Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((((\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout ))))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ))) # (\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout  & (\Rom|altsyncram_component|auto_generated|ram_block1a185~portadataout ))))) ) ) # ( 
// \Rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout  & (\Rom|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout  & ((\Rom|altsyncram_component|auto_generated|ram_block1a249~portadataout )))))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~4_combout ),
	.datag(!\Rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0 .extended_lut = "on";
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N18
cyclonev_lcell_comb \cpu|CU|CUDecoder|MainDeco|Mux0~0 (
// Equation(s):
// \cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout  & ( !\cpu|DP|SrcBMux|C[9]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l2_w25_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|CU|CUDecoder|MainDeco|Mux0~0 .extended_lut = "off";
defparam \cpu|CU|CUDecoder|MainDeco|Mux0~0 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \cpu|CU|CUDecoder|MainDeco|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[20]~34 (
// Equation(s):
// \cpu|DP|SrcBMux|C[20]~34_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( (!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout  & (!\cpu|DP|ra2mux|C[2]~0_combout  & \cpu|DP|ra2mux|C[3]~1_combout )) ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout  & ( ((!\cpu|DP|ra2mux|C[2]~0_combout  & \cpu|DP|ra2mux|C[3]~1_combout )) # (\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ) ) )

	.dataa(!\cpu|CU|CUDecoder|MainDeco|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[20]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[20]~34 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[20]~34 .lut_mask = 64'h55F555F500A000A0;
defparam \cpu|DP|SrcBMux|C[20]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N27
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[15]~119 (
// Equation(s):
// \cpu|DP|SrcBMux|C[15]~119_combout  = ( \cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG11|Q [15] ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( \cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG09|Q [15] ) ) ) # 
// ( \cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG10|Q [15] ) ) ) # ( !\cpu|DP|ra2mux|C[1]~3_combout  & ( !\cpu|DP|ra2mux|C[0]~2_combout  & ( \cpu|DP|RegFile|REG08|Q [15] ) ) )

	.dataa(!\cpu|DP|RegFile|REG11|Q [15]),
	.datab(!\cpu|DP|RegFile|REG10|Q [15]),
	.datac(!\cpu|DP|RegFile|REG09|Q [15]),
	.datad(!\cpu|DP|RegFile|REG08|Q [15]),
	.datae(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.dataf(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[15]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[15]~119 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[15]~119 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|DP|SrcBMux|C[15]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N6
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[15]~120 (
// Equation(s):
// \cpu|DP|SrcBMux|C[15]~120_combout  = ( \cpu|DP|SrcBMux|C[15]~119_combout  & ( (!\cpu|DP|SrcBMux|C[20]~35_combout  & ((\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ) # (\cpu|DP|SrcBMux|C[20]~34_combout ))) ) ) # ( 
// !\cpu|DP|SrcBMux|C[15]~119_combout  & ( (!\cpu|DP|SrcBMux|C[20]~34_combout  & (!\cpu|DP|SrcBMux|C[20]~35_combout  & \Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|SrcBMux|C[20]~34_combout ),
	.datac(!\cpu|DP|SrcBMux|C[20]~35_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[15]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[15]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[15]~120 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[15]~120 .lut_mask = 64'h00C000C030F030F0;
defparam \cpu|DP|SrcBMux|C[15]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N15
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[15]~118 (
// Equation(s):
// \cpu|DP|SrcBMux|C[15]~118_combout  = ( \cpu|DP|SrcBMux|C[15]~116_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|SrcBMux|C[15]~117_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[15]~115_combout )) ) ) # ( !\cpu|DP|SrcBMux|C[15]~116_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & (((\cpu|DP|SrcBMux|C[15]~117_combout  & !\cpu|DP|ra2mux|C[2]~0_combout )))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|SrcBMux|C[15]~115_combout )) ) )

	.dataa(!\cpu|DP|SrcBMux|C[15]~115_combout ),
	.datab(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datac(!\cpu|DP|SrcBMux|C[15]~117_combout ),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|SrcBMux|C[15]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[15]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[15]~118 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[15]~118 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \cpu|DP|SrcBMux|C[15]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \cpu|DP|Alu|res[15]~28 (
// Equation(s):
// \cpu|DP|Alu|res[15]~28_combout  = ( \cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|SrcBMux|C[15]~118_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout ) # ((!\cpu|DP|SrcBMux|C[15]~120_combout  & (!\cpu|DP|SrcBMux|C[20]~29_combout  & 
// !\cpu|DP|Alu|res[1]~1_combout ))) ) ) ) # ( !\cpu|DP|Alu|Equal1~0_combout  & ( \cpu|DP|SrcBMux|C[15]~118_combout  & ( (!\cpu|DP|SrcBMux|C[15]~120_combout  & (!\cpu|DP|SrcBMux|C[20]~29_combout  & ((!\cpu|DP|Alu|res[1]~1_combout ) # 
// (!\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout )))) ) ) ) # ( \cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|SrcBMux|C[15]~118_combout  & ( (!\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout ) # ((!\cpu|DP|SrcBMux|C[15]~120_combout  & !\cpu|DP|Alu|res[1]~1_combout )) ) ) ) 
// # ( !\cpu|DP|Alu|Equal1~0_combout  & ( !\cpu|DP|SrcBMux|C[15]~118_combout  & ( (!\cpu|DP|SrcBMux|C[15]~120_combout  & ((!\cpu|DP|Alu|res[1]~1_combout ) # (!\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout ))) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[15]~120_combout ),
	.datab(!\cpu|DP|SrcBMux|C[20]~29_combout ),
	.datac(!\cpu|DP|Alu|res[1]~1_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD1|Mux16~4_combout ),
	.datae(!\cpu|DP|Alu|Equal1~0_combout ),
	.dataf(!\cpu|DP|SrcBMux|C[15]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[15]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[15]~28 .extended_lut = "off";
defparam \cpu|DP|Alu|res[15]~28 .lut_mask = 64'hAAA0FFA08880FF80;
defparam \cpu|DP|Alu|res[15]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N18
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout  = ( \muxAdressRam|C[13]~13_combout  & ( !\muxAdressRam|C[14]~14_combout  & ( (!\wm|WideOr0~0_combout  & ((!\cpu|DP|Alu|res[29]~0_combout  & (!\cpu|DP|Alu|res[15]~28_combout )) 
// # (\cpu|DP|Alu|res[29]~0_combout  & ((\cpu|DP|Alu|_~97_sumout ))))) ) ) )

	.dataa(!\cpu|DP|Alu|res[15]~28_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\cpu|DP|Alu|_~97_sumout ),
	.datad(!\wm|WideOr0~0_combout ),
	.datae(!\muxAdressRam|C[13]~13_combout ),
	.dataf(!\muxAdressRam|C[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .extended_lut = "off";
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .lut_mask = 64'h00008B0000000000;
defparam \Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \bytePos[7]~input (
	.i(bytePos[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bytePos[7]~input_o ));
// synopsys translate_off
defparam \bytePos[7]~input .bus_hold = "false";
defparam \bytePos[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \muxDataRam|C[7]~7 (
// Equation(s):
// \muxDataRam|C[7]~7_combout  = ( \btn[1]~input_o  & ( \cpu|DP|RegFile|MUX_RD2|Mux24~4_combout  & ( (!\btn[0]~input_o  & ((!\btn[2]~input_o ))) # (\btn[0]~input_o  & ((\btn[2]~input_o ) # (\bytePos[7]~input_o ))) ) ) ) # ( !\btn[1]~input_o  & ( 
// \cpu|DP|RegFile|MUX_RD2|Mux24~4_combout  & ( (!\btn[0]~input_o ) # (!\btn[2]~input_o ) ) ) ) # ( \btn[1]~input_o  & ( !\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout  & ( (\btn[0]~input_o  & (\bytePos[7]~input_o  & !\btn[2]~input_o )) ) ) )

	.dataa(!\btn[0]~input_o ),
	.datab(!\bytePos[7]~input_o ),
	.datac(!\btn[2]~input_o ),
	.datad(gnd),
	.datae(!\btn[1]~input_o ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDataRam|C[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDataRam|C[7]~7 .extended_lut = "off";
defparam \muxDataRam|C[7]~7 .lut_mask = 64'h00001010FAFAB5B5;
defparam \muxDataRam|C[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[7]~7_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[7]~7_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[7]~7_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1075w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[7]~7_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1064w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[7]~7_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1086w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[7]~7_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1046w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[7]~7_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout  = ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((((\Ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) # ( \Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Ram|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [0] & ((((\Ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\Ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(!\Ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4 .extended_lut = "on";
defparam \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \Ram|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Ram|altsyncram_component|auto_generated|rden_decode|w_anode1097w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxDataRam|C[7]~7_combout }),
	.portaaddr({\muxAdressRam|C[12]~12_combout ,\muxAdressRam|C[11]~11_combout ,\muxAdressRam|C[10]~10_combout ,\muxAdressRam|C[9]~9_combout ,\muxAdressRam|C[8]~8_combout ,\muxAdressRam|C[7]~7_combout ,\muxAdressRam|C[6]~6_combout ,\muxAdressRam|C[5]~5_combout ,
\muxAdressRam|C[4]~4_combout ,\muxAdressRam|C[3]~3_combout ,\muxAdressRam|C[2]~2_combout ,\muxAdressRam|C[1]~1_combout ,\muxAdressRam|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .init_file = "ramdata.mif";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:Ram|altsyncram:altsyncram_component|altsyncram_lun1:auto_generated|ALTSYNCRAM";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( !\Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout )))) # (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout  & 
// ((\Ram|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout  & (\Ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) ) ) # ( 
// \Ram|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout )))) # 
// (\Ram|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout  & ((\Ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout  & (\Ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) ) )

	.dataa(!\Ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\Ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\Ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\Ram|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~4_combout ),
	.datag(!\Ram|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "on";
defparam \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N21
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[15]~45 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[15]~45_combout  = ( \cpu|DP|Alu|_~97_sumout  & ( \cpu|DP|Alu|res[15]~28_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (\cpu|DP|Alu|res[29]~0_combout )) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & ((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\cpu|DP|Alu|_~97_sumout  & ( \cpu|DP|Alu|res[15]~28_combout  & ( 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & \Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \cpu|DP|Alu|_~97_sumout  & ( !\cpu|DP|Alu|res[15]~28_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) # (\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\cpu|DP|Alu|_~97_sumout  & ( !\cpu|DP|Alu|res[15]~28_combout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (!\cpu|DP|Alu|res[29]~0_combout )) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// ((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\cpu|DP|Alu|res[29]~0_combout ),
	.datad(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(!\cpu|DP|Alu|_~97_sumout ),
	.dataf(!\cpu|DP|Alu|res[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[15]~45 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[15]~45 .lut_mask = 64'hA0F5AAFF00550A5F;
defparam \cpu|DP|MemtoRegMux|C[15]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N41
dffeas \cpu|DP|PCReg|Q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~1_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[15] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N39
cyclonev_lcell_comb \cpu|DP|PCAdder1|Add0~1 (
// Equation(s):
// \cpu|DP|PCAdder1|Add0~1_sumout  = SUM(( \cpu|DP|PCReg|Q [15] ) + ( GND ) + ( \cpu|DP|PCAdder1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|DP|PCReg|Q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|DP|PCAdder1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|DP|PCAdder1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|PCAdder1|Add0~1 .extended_lut = "off";
defparam \cpu|DP|PCAdder1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|DP|PCAdder1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N27
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = ( \cpu|DP|PCAdder1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|PCAdder1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N28
dffeas \Rom|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Rom|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(\cpu|DP|MemtoRegMux|C[15]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N11
dffeas \Rom|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1086w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1064w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1075w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1046w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000011000000000010000010";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N54
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a122~portadataout )))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datad(!\Rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N24
cyclonev_lcell_comb \cpu|DP|SrcBMux|C[9]~0 (
// Equation(s):
// \cpu|DP|SrcBMux|C[9]~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  & !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout )) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout  & 
// ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout  & !\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout )))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout )) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.datab(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout ),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|SrcBMux|C[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|SrcBMux|C[9]~0 .extended_lut = "off";
defparam \cpu|DP|SrcBMux|C[9]~0 .lut_mask = 64'hE222E222C000C000;
defparam \cpu|DP|SrcBMux|C[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N24
cyclonev_lcell_comb \cpu|DP|Alu|res[29]~0 (
// Equation(s):
// \cpu|DP|Alu|res[29]~0_combout  = ( \cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ( \cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & ( (!\cpu|DP|SrcBMux|C[9]~0_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ) ) ) ) # ( 
// !\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ( \cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & ( (!\cpu|DP|SrcBMux|C[9]~0_combout ) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ) ) ) ) # ( 
// \cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ( !\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  ) ) # ( !\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout  & ( !\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout  & ( (!\cpu|DP|SrcBMux|C[9]~0_combout ) # 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\cpu|DP|SrcBMux|C[9]~0_combout ),
	.datab(gnd),
	.datac(!\Rom|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\cpu|CU|CUDecoder|ALUDeco|Mux1~0_combout ),
	.dataf(!\cpu|CU|CUDecoder|ALUDeco|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|Alu|res[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|Alu|res[29]~0 .extended_lut = "off";
defparam \cpu|DP|Alu|res[29]~0 .lut_mask = 64'hFAFAFFFFAFAFAFAF;
defparam \cpu|DP|Alu|res[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N33
cyclonev_lcell_comb \cpu|DP|MemtoRegMux|C[13]~47 (
// Equation(s):
// \cpu|DP|MemtoRegMux|C[13]~47_combout  = ( \cpu|DP|Alu|_~105_sumout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((!\cpu|DP|Alu|res[13]~30_combout )) # (\cpu|DP|Alu|res[29]~0_combout ))) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) ) # ( !\cpu|DP|Alu|_~105_sumout  & ( 
// (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & (!\cpu|DP|Alu|res[29]~0_combout  & ((!\cpu|DP|Alu|res[13]~30_combout )))) # (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// (((\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\Ram|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\cpu|DP|Alu|res[13]~30_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|MemtoRegMux|C[13]~47 .extended_lut = "off";
defparam \cpu|DP|MemtoRegMux|C[13]~47 .lut_mask = 64'h8D058D05AF27AF27;
defparam \cpu|DP|MemtoRegMux|C[13]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N35
dffeas \cpu|DP|PCReg|Q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|PCAdder1|Add0~9_sumout ),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|PCReg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|PCReg|Q[13] .is_wysiwyg = "true";
defparam \cpu|DP|PCReg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N48
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \cpu|DP|PCAdder1|Add0~9_sumout 

	.dataa(gnd),
	.datab(!\cpu|DP|PCAdder1|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N49
dffeas \Rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(\cpu|DP|MemtoRegMux|C[13]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|CU|CLogic|PCSrc~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N20
dffeas \Rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \Rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1097w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1119w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1108w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \Rom|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\Rom|altsyncram_component|auto_generated|rden_decode|w_anode1130w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\cpu|DP|PCSrcMux|C[12]~18_combout ,\cpu|DP|PCSrcMux|C[11]~17_combout ,\cpu|DP|PCSrcMux|C[10]~16_combout ,\cpu|DP|PCSrcMux|C[9]~15_combout ,\cpu|DP|PCSrcMux|C[8]~14_combout ,\cpu|DP|PCSrcMux|C[7]~13_combout ,\cpu|DP|PCSrcMux|C[6]~12_combout ,
\cpu|DP|PCSrcMux|C[5]~11_combout ,\cpu|DP|PCSrcMux|C[4]~10_combout ,\cpu|DP|PCSrcMux|C[3]~9_combout ,\cpu|DP|PCSrcMux|C[2]~8_combout ,\cpu|DP|PCSrcMux|C[1]~7_combout ,\cpu|DP|PCSrcMux|C[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Rom|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .init_file = "Instructions.mif";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "romtest:Rom|altsyncram:altsyncram_component|altsyncram_4me1:auto_generated|ALTSYNCRAM";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock1";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \Rom|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N21
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  = ( \Rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( \Rom|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( 
// ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & (\Rom|altsyncram_component|auto_generated|ram_block1a154~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// ((\Rom|altsyncram_component|auto_generated|ram_block1a218~portadataout )))) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// \Rom|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a154~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ))))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( \Rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a154~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ))))) # 
// (\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q )))) ) ) ) # ( !\Rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// !\Rom|altsyncram_component|auto_generated|ram_block1a250~portadataout  & ( (!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & 
// (\Rom|altsyncram_component|auto_generated|ram_block1a154~portadataout )) # (\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q  & ((\Rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ))))) ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\Rom|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datac(!\Rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(!\Rom|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q ),
	.datae(!\Rom|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.dataf(!\Rom|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .lut_mask = 64'h220A770A225F775F;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N27
cyclonev_lcell_comb \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 (
// Equation(s):
// \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  = ( \Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout  ) ) # ( 
// !\Rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout  ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .extended_lut = "off";
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .lut_mask = 64'h00FF00FF55555555;
defparam \Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N21
cyclonev_lcell_comb \cpu|DP|ra2mux|C[2]~0 (
// Equation(s):
// \cpu|DP|ra2mux|C[2]~0_combout  = ( \Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  & ( (\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ) # 
// (\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ) ) ) # ( !\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  & ( (!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout  & 
// \Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ) ) )

	.dataa(!\Rom|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\Rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|ra2mux|C[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|ra2mux|C[2]~0 .extended_lut = "off";
defparam \cpu|DP|ra2mux|C[2]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cpu|DP|ra2mux|C[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N32
dffeas \cpu|DP|RegFile|REG07|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG07|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG07|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG07|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N43
dffeas \cpu|DP|RegFile|REG03|Q[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|DP|RegFile|REG03|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[3]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG03|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG03|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG03|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux26~3 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux26~3_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|PCAdder2|Add0~25_sumout  & ( (\cpu|DP|RegFile|REG11|Q [5]) # (\cpu|DP|ra2mux|C[2]~0_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( 
// \cpu|DP|PCAdder2|Add0~25_sumout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG03|Q[5]~DUPLICATE_q ))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG07|Q [5])) ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( 
// !\cpu|DP|PCAdder2|Add0~25_sumout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & \cpu|DP|RegFile|REG11|Q [5]) ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|PCAdder2|Add0~25_sumout  & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & 
// ((\cpu|DP|RegFile|REG03|Q[5]~DUPLICATE_q ))) # (\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG07|Q [5])) ) ) )

	.dataa(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datab(!\cpu|DP|RegFile|REG11|Q [5]),
	.datac(!\cpu|DP|RegFile|REG07|Q [5]),
	.datad(!\cpu|DP|RegFile|REG03|Q[5]~DUPLICATE_q ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|PCAdder2|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~3 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~3 .lut_mask = 64'h05AF222205AF7777;
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N31
dffeas \cpu|DP|RegFile|REG09|Q[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG09|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG09|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG09|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N55
dffeas \cpu|DP|RegFile|REG01|Q[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG01|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG01|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG01|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y26_N38
dffeas \cpu|DP|RegFile|REG13|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|MemtoRegMux|C[5]~41_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|DP|RegFile|DEMUX|OUT[13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|DP|RegFile|REG13|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|DP|RegFile|REG13|Q[5] .is_wysiwyg = "true";
defparam \cpu|DP|RegFile|REG13|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N27
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux26~1 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux26~1_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|RegFile|REG13|Q [5] & ( (\cpu|DP|ra2mux|C[2]~0_combout ) # (\cpu|DP|RegFile|REG09|Q[5]~DUPLICATE_q ) ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( 
// \cpu|DP|RegFile|REG13|Q [5] & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG01|Q[5]~DUPLICATE_q )) # (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG05|Q [5]))) ) ) ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|RegFile|REG13|Q [5] & 
// ( (\cpu|DP|RegFile|REG09|Q[5]~DUPLICATE_q  & !\cpu|DP|ra2mux|C[2]~0_combout ) ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|RegFile|REG13|Q [5] & ( (!\cpu|DP|ra2mux|C[2]~0_combout  & (\cpu|DP|RegFile|REG01|Q[5]~DUPLICATE_q )) # 
// (\cpu|DP|ra2mux|C[2]~0_combout  & ((\cpu|DP|RegFile|REG05|Q [5]))) ) ) )

	.dataa(!\cpu|DP|RegFile|REG09|Q[5]~DUPLICATE_q ),
	.datab(!\cpu|DP|RegFile|REG01|Q[5]~DUPLICATE_q ),
	.datac(!\cpu|DP|RegFile|REG05|Q [5]),
	.datad(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|RegFile|REG13|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~1 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~1 .lut_mask = 64'h330F5500330F55FF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N33
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux26~0 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux26~0_combout  = ( \cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG12|Q [5] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG04|Q [5] ) ) 
// ) # ( \cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG08|Q [5] ) ) ) # ( !\cpu|DP|ra2mux|C[3]~1_combout  & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( \cpu|DP|RegFile|REG00|Q [5] ) ) )

	.dataa(!\cpu|DP|RegFile|REG00|Q [5]),
	.datab(!\cpu|DP|RegFile|REG04|Q [5]),
	.datac(!\cpu|DP|RegFile|REG12|Q [5]),
	.datad(!\cpu|DP|RegFile|REG08|Q [5]),
	.datae(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~0 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~0 .lut_mask = 64'h555500FF33330F0F;
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N48
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux26~2 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux26~2_combout  = ( \cpu|DP|RegFile|REG14|Q [5] & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( (\cpu|DP|ra2mux|C[3]~1_combout ) # (\cpu|DP|RegFile|REG06|Q [5]) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [5] & ( \cpu|DP|ra2mux|C[2]~0_combout  & ( 
// (\cpu|DP|RegFile|REG06|Q [5] & !\cpu|DP|ra2mux|C[3]~1_combout ) ) ) ) # ( \cpu|DP|RegFile|REG14|Q [5] & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG02|Q [5]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & 
// (\cpu|DP|RegFile|REG10|Q [5])) ) ) ) # ( !\cpu|DP|RegFile|REG14|Q [5] & ( !\cpu|DP|ra2mux|C[2]~0_combout  & ( (!\cpu|DP|ra2mux|C[3]~1_combout  & ((\cpu|DP|RegFile|REG02|Q [5]))) # (\cpu|DP|ra2mux|C[3]~1_combout  & (\cpu|DP|RegFile|REG10|Q [5])) ) ) )

	.dataa(!\cpu|DP|RegFile|REG10|Q [5]),
	.datab(!\cpu|DP|RegFile|REG06|Q [5]),
	.datac(!\cpu|DP|RegFile|REG02|Q [5]),
	.datad(!\cpu|DP|ra2mux|C[3]~1_combout ),
	.datae(!\cpu|DP|RegFile|REG14|Q [5]),
	.dataf(!\cpu|DP|ra2mux|C[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~2 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~2 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N39
cyclonev_lcell_comb \cpu|DP|RegFile|MUX_RD2|Mux26~4 (
// Equation(s):
// \cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux26~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux26~2_combout  & ( (!\cpu|DP|ra2mux|C[0]~2_combout ) # ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux26~1_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux26~3_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux26~0_combout  & ( \cpu|DP|RegFile|MUX_RD2|Mux26~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((\cpu|DP|ra2mux|C[0]~2_combout  & 
// \cpu|DP|RegFile|MUX_RD2|Mux26~1_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout )) # (\cpu|DP|RegFile|MUX_RD2|Mux26~3_combout ))) ) ) ) # ( \cpu|DP|RegFile|MUX_RD2|Mux26~0_combout  & ( 
// !\cpu|DP|RegFile|MUX_RD2|Mux26~2_combout  & ( (!\cpu|DP|ra2mux|C[1]~3_combout  & (((!\cpu|DP|ra2mux|C[0]~2_combout ) # (\cpu|DP|RegFile|MUX_RD2|Mux26~1_combout )))) # (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux26~3_combout  & 
// (\cpu|DP|ra2mux|C[0]~2_combout ))) ) ) ) # ( !\cpu|DP|RegFile|MUX_RD2|Mux26~0_combout  & ( !\cpu|DP|RegFile|MUX_RD2|Mux26~2_combout  & ( (\cpu|DP|ra2mux|C[0]~2_combout  & ((!\cpu|DP|ra2mux|C[1]~3_combout  & ((\cpu|DP|RegFile|MUX_RD2|Mux26~1_combout ))) # 
// (\cpu|DP|ra2mux|C[1]~3_combout  & (\cpu|DP|RegFile|MUX_RD2|Mux26~3_combout )))) ) ) )

	.dataa(!\cpu|DP|RegFile|MUX_RD2|Mux26~3_combout ),
	.datab(!\cpu|DP|ra2mux|C[1]~3_combout ),
	.datac(!\cpu|DP|ra2mux|C[0]~2_combout ),
	.datad(!\cpu|DP|RegFile|MUX_RD2|Mux26~1_combout ),
	.datae(!\cpu|DP|RegFile|MUX_RD2|Mux26~0_combout ),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|DP|RegFile|MUX_RD2|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~4 .extended_lut = "off";
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \cpu|DP|RegFile|MUX_RD2|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N30
cyclonev_lcell_comb \displayRegister|Q[5]~feeder (
// Equation(s):
// \displayRegister|Q[5]~feeder_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux26~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\displayRegister|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \displayRegister|Q[5]~feeder .extended_lut = "off";
defparam \displayRegister|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \displayRegister|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \chipset|EnReg~12 (
// Equation(s):
// \chipset|EnReg~12_combout  = ( \cpu|DP|Alu|_~125_sumout  & ( (\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout  & ((\cpu|DP|Alu|res[9]~35_combout ) # (\cpu|DP|Alu|res[29]~0_combout ))) ) ) # ( !\cpu|DP|Alu|_~125_sumout  & ( 
// (!\cpu|DP|Alu|res[29]~0_combout  & (\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout  & \cpu|DP|Alu|res[9]~35_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|DP|Alu|res[29]~0_combout ),
	.datac(!\Ram|altsyncram_component|auto_generated|decode3|w_anode431w[3]~0_combout ),
	.datad(!\cpu|DP|Alu|res[9]~35_combout ),
	.datae(gnd),
	.dataf(!\cpu|DP|Alu|_~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~12 .extended_lut = "off";
defparam \chipset|EnReg~12 .lut_mask = 64'h000C000C030F030F;
defparam \chipset|EnReg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \chipset|EnReg~1 (
// Equation(s):
// \chipset|EnReg~1_combout  = ( \cpu|DP|Alu|_~5_sumout  & ( \chipset|EnReg~0_combout  & ( (!\cpu|DP|Alu|Equal1~2_combout  & (((\cpu|DP|Alu|Equal1~1_combout  & !\cpu|DP|SrcBMux|C[31]~8_combout )))) # (\cpu|DP|Alu|Equal1~2_combout  & 
// (!\cpu|DP|Alu|res[31]~5_combout )) ) ) ) # ( !\cpu|DP|Alu|_~5_sumout  & ( \chipset|EnReg~0_combout  & ( (!\cpu|DP|Alu|Equal1~2_combout  & (((!\cpu|DP|Alu|Equal1~1_combout ) # (!\cpu|DP|SrcBMux|C[31]~8_combout )))) # (\cpu|DP|Alu|Equal1~2_combout  & 
// (!\cpu|DP|Alu|res[31]~5_combout )) ) ) )

	.dataa(!\cpu|DP|Alu|res[31]~5_combout ),
	.datab(!\cpu|DP|Alu|Equal1~1_combout ),
	.datac(!\cpu|DP|Alu|Equal1~2_combout ),
	.datad(!\cpu|DP|SrcBMux|C[31]~8_combout ),
	.datae(!\cpu|DP|Alu|_~5_sumout ),
	.dataf(!\chipset|EnReg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~1 .extended_lut = "off";
defparam \chipset|EnReg~1 .lut_mask = 64'h00000000FACA3A0A;
defparam \chipset|EnReg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \chipset|EnReg~13 (
// Equation(s):
// \chipset|EnReg~13_combout  = ( \chipset|EnReg~20_combout  & ( \chipset|EnReg~16_combout  & ( (\chipset|EnReg~12_combout  & (\cpu|DP|Alu|res[3]~3_combout  & (\chipset|EnReg~1_combout  & \chipset|EnReg~4_combout ))) ) ) )

	.dataa(!\chipset|EnReg~12_combout ),
	.datab(!\cpu|DP|Alu|res[3]~3_combout ),
	.datac(!\chipset|EnReg~1_combout ),
	.datad(!\chipset|EnReg~4_combout ),
	.datae(!\chipset|EnReg~20_combout ),
	.dataf(!\chipset|EnReg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\chipset|EnReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \chipset|EnReg~13 .extended_lut = "off";
defparam \chipset|EnReg~13 .lut_mask = 64'h0000000000000001;
defparam \chipset|EnReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N31
dffeas \displayRegister|Q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\displayRegister|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\chipset|EnReg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayRegister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \displayRegister|Q[5] .is_wysiwyg = "true";
defparam \displayRegister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
cyclonev_lcell_comb \displayRegister|Q[4]~feeder (
// Equation(s):
// \displayRegister|Q[4]~feeder_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux27~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\displayRegister|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \displayRegister|Q[4]~feeder .extended_lut = "off";
defparam \displayRegister|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \displayRegister|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \displayRegister|Q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\displayRegister|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\chipset|EnReg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayRegister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \displayRegister|Q[4] .is_wysiwyg = "true";
defparam \displayRegister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N13
dffeas \displayRegister|Q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|RegFile|MUX_RD2|Mux24~4_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\chipset|EnReg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayRegister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \displayRegister|Q[7] .is_wysiwyg = "true";
defparam \displayRegister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N6
cyclonev_lcell_comb \displayRegister|Q[6]~feeder (
// Equation(s):
// \displayRegister|Q[6]~feeder_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux25~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\displayRegister|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \displayRegister|Q[6]~feeder .extended_lut = "off";
defparam \displayRegister|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \displayRegister|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N7
dffeas \displayRegister|Q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\displayRegister|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\chipset|EnReg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayRegister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \displayRegister|Q[6] .is_wysiwyg = "true";
defparam \displayRegister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N29
dffeas \displayRegister|Q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|RegFile|MUX_RD2|Mux28~4_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\chipset|EnReg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayRegister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \displayRegister|Q[3] .is_wysiwyg = "true";
defparam \displayRegister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N51
cyclonev_lcell_comb \bcd_deco|bcd~0 (
// Equation(s):
// \bcd_deco|bcd~0_combout  = ( \displayRegister|Q [6] & ( \displayRegister|Q [3] & ( (!\displayRegister|Q [5] & (\displayRegister|Q [4] & !\displayRegister|Q [7])) # (\displayRegister|Q [5] & (!\displayRegister|Q [4] $ (\displayRegister|Q [7]))) ) ) ) # ( 
// !\displayRegister|Q [6] & ( \displayRegister|Q [3] & ( !\displayRegister|Q [5] $ (\displayRegister|Q [7]) ) ) ) # ( \displayRegister|Q [6] & ( !\displayRegister|Q [3] & ( (!\displayRegister|Q [5] & (!\displayRegister|Q [4] $ (\displayRegister|Q [7]))) # 
// (\displayRegister|Q [5] & (!\displayRegister|Q [4] & \displayRegister|Q [7])) ) ) ) # ( !\displayRegister|Q [6] & ( !\displayRegister|Q [3] & ( (!\displayRegister|Q [5] & ((\displayRegister|Q [7]))) # (\displayRegister|Q [5] & (\displayRegister|Q [4] & 
// !\displayRegister|Q [7])) ) ) )

	.dataa(!\displayRegister|Q [5]),
	.datab(gnd),
	.datac(!\displayRegister|Q [4]),
	.datad(!\displayRegister|Q [7]),
	.datae(!\displayRegister|Q [6]),
	.dataf(!\displayRegister|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd~0 .extended_lut = "off";
defparam \bcd_deco|bcd~0 .lut_mask = 64'h05AAA05AAA555A05;
defparam \bcd_deco|bcd~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N15
cyclonev_lcell_comb \displayRegister|Q[2]~feeder (
// Equation(s):
// \displayRegister|Q[2]~feeder_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux29~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\displayRegister|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \displayRegister|Q[2]~feeder .extended_lut = "off";
defparam \displayRegister|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \displayRegister|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N16
dffeas \displayRegister|Q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\displayRegister|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\chipset|EnReg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayRegister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \displayRegister|Q[2] .is_wysiwyg = "true";
defparam \displayRegister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N12
cyclonev_lcell_comb \bcd_deco|LessThan3~0 (
// Equation(s):
// \bcd_deco|LessThan3~0_combout  = ( \displayRegister|Q [2] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [6] & (!\displayRegister|Q [4] $ (((\displayRegister|Q [7]) # (\displayRegister|Q [3]))))) # (\displayRegister|Q [6] & ((!\displayRegister|Q [4]) 
// # ((!\displayRegister|Q [3] & !\displayRegister|Q [7])))) ) ) ) # ( !\displayRegister|Q [2] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [6] & ((!\displayRegister|Q [3] & (!\displayRegister|Q [7] & !\displayRegister|Q [4])) # (\displayRegister|Q 
// [3] & (\displayRegister|Q [7] & \displayRegister|Q [4])))) # (\displayRegister|Q [6] & (!\displayRegister|Q [4] $ (((!\displayRegister|Q [3] & !\displayRegister|Q [7]))))) ) ) ) # ( \displayRegister|Q [2] & ( !\displayRegister|Q [5] & ( 
// (!\displayRegister|Q [6] & (((\displayRegister|Q [3] & \displayRegister|Q [7])) # (\displayRegister|Q [4]))) # (\displayRegister|Q [6] & (!\displayRegister|Q [4] $ (((\displayRegister|Q [3] & \displayRegister|Q [7]))))) ) ) ) # ( !\displayRegister|Q [2] & 
// ( !\displayRegister|Q [5] & ( (!\displayRegister|Q [6] & (\displayRegister|Q [4] & ((\displayRegister|Q [7]) # (\displayRegister|Q [3])))) # (\displayRegister|Q [6] & (!\displayRegister|Q [4] & ((!\displayRegister|Q [3]) # (!\displayRegister|Q [7])))) ) ) 
// )

	.dataa(!\displayRegister|Q [6]),
	.datab(!\displayRegister|Q [3]),
	.datac(!\displayRegister|Q [7]),
	.datad(!\displayRegister|Q [4]),
	.datae(!\displayRegister|Q [2]),
	.dataf(!\displayRegister|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|LessThan3~0 .extended_lut = "off";
defparam \bcd_deco|LessThan3~0 .lut_mask = 64'h542A56AB9542D56A;
defparam \bcd_deco|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y24_N15
cyclonev_lcell_comb \displayRegister|Q[1]~feeder (
// Equation(s):
// \displayRegister|Q[1]~feeder_combout  = ( \cpu|DP|RegFile|MUX_RD2|Mux30~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|DP|RegFile|MUX_RD2|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\displayRegister|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \displayRegister|Q[1]~feeder .extended_lut = "off";
defparam \displayRegister|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \displayRegister|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y24_N16
dffeas \displayRegister|Q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\displayRegister|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\chipset|EnReg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayRegister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \displayRegister|Q[1] .is_wysiwyg = "true";
defparam \displayRegister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N42
cyclonev_lcell_comb \bcd_deco|bcd~1 (
// Equation(s):
// \bcd_deco|bcd~1_combout  = ( \displayRegister|Q [4] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [6] & ((\displayRegister|Q [7]) # (\displayRegister|Q [3]))) ) ) ) # ( !\displayRegister|Q [4] & ( \displayRegister|Q [5] & ( (\displayRegister|Q [6] & 
// ((!\displayRegister|Q [3]) # (!\displayRegister|Q [7]))) ) ) ) # ( \displayRegister|Q [4] & ( !\displayRegister|Q [5] & ( !\displayRegister|Q [6] $ (((\displayRegister|Q [3] & \displayRegister|Q [7]))) ) ) ) # ( !\displayRegister|Q [4] & ( 
// !\displayRegister|Q [5] & ( (!\displayRegister|Q [6] & (\displayRegister|Q [3] & \displayRegister|Q [7])) # (\displayRegister|Q [6] & (!\displayRegister|Q [3] & !\displayRegister|Q [7])) ) ) )

	.dataa(!\displayRegister|Q [6]),
	.datab(!\displayRegister|Q [3]),
	.datac(!\displayRegister|Q [7]),
	.datad(gnd),
	.datae(!\displayRegister|Q [4]),
	.dataf(!\displayRegister|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd~1 .extended_lut = "off";
defparam \bcd_deco|bcd~1 .lut_mask = 64'h4242A9A954542A2A;
defparam \bcd_deco|bcd~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N30
cyclonev_lcell_comb \bcd_deco|bcd[3]~4 (
// Equation(s):
// \bcd_deco|bcd[3]~4_combout  = ( \displayRegister|Q [2] & ( \bcd_deco|bcd~1_combout  & ( (!\bcd_deco|bcd~0_combout  & (!\bcd_deco|LessThan3~0_combout )) # (\bcd_deco|bcd~0_combout  & (\bcd_deco|LessThan3~0_combout  & !\displayRegister|Q [1])) ) ) ) # ( 
// !\displayRegister|Q [2] & ( \bcd_deco|bcd~1_combout  & ( (!\bcd_deco|LessThan3~0_combout  & (!\bcd_deco|bcd~0_combout  $ (!\displayRegister|Q [1]))) ) ) ) # ( \displayRegister|Q [2] & ( !\bcd_deco|bcd~1_combout  & ( (\bcd_deco|LessThan3~0_combout  & 
// (!\bcd_deco|bcd~0_combout  $ (!\displayRegister|Q [1]))) ) ) ) # ( !\displayRegister|Q [2] & ( !\bcd_deco|bcd~1_combout  & ( (\bcd_deco|bcd~0_combout  & ((!\displayRegister|Q [1]) # (\bcd_deco|LessThan3~0_combout ))) ) ) )

	.dataa(!\bcd_deco|bcd~0_combout ),
	.datab(!\bcd_deco|LessThan3~0_combout ),
	.datac(!\displayRegister|Q [1]),
	.datad(gnd),
	.datae(!\displayRegister|Q [2]),
	.dataf(!\bcd_deco|bcd~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd[3]~4 .extended_lut = "off";
defparam \bcd_deco|bcd[3]~4 .lut_mask = 64'h5151121248489898;
defparam \bcd_deco|bcd[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N0
cyclonev_lcell_comb \bcd_deco|bcd[2]~3 (
// Equation(s):
// \bcd_deco|bcd[2]~3_combout  = ( \displayRegister|Q [2] & ( \bcd_deco|bcd~1_combout  & ( (!\bcd_deco|LessThan3~0_combout  & \displayRegister|Q [1]) ) ) ) # ( !\displayRegister|Q [2] & ( \bcd_deco|bcd~1_combout  & ( (!\bcd_deco|LessThan3~0_combout  & 
// ((!\displayRegister|Q [1]))) # (\bcd_deco|LessThan3~0_combout  & ((\displayRegister|Q [1]) # (\bcd_deco|bcd~0_combout ))) ) ) ) # ( \displayRegister|Q [2] & ( !\bcd_deco|bcd~1_combout  & ( (!\bcd_deco|LessThan3~0_combout  & ((!\bcd_deco|bcd~0_combout ) # 
// (\displayRegister|Q [1]))) # (\bcd_deco|LessThan3~0_combout  & ((!\displayRegister|Q [1]))) ) ) ) # ( !\displayRegister|Q [2] & ( !\bcd_deco|bcd~1_combout  & ( (\bcd_deco|LessThan3~0_combout  & \displayRegister|Q [1]) ) ) )

	.dataa(!\bcd_deco|bcd~0_combout ),
	.datab(!\bcd_deco|LessThan3~0_combout ),
	.datac(!\displayRegister|Q [1]),
	.datad(gnd),
	.datae(!\displayRegister|Q [2]),
	.dataf(!\bcd_deco|bcd~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd[2]~3 .extended_lut = "off";
defparam \bcd_deco|bcd[2]~3 .lut_mask = 64'h0303BCBCD3D30C0C;
defparam \bcd_deco|bcd[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y25_N49
dffeas \displayRegister|Q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|DP|RegFile|MUX_RD2|Mux31~4_combout ),
	.clrn(!\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\chipset|EnReg~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayRegister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \displayRegister|Q[0] .is_wysiwyg = "true";
defparam \displayRegister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N57
cyclonev_lcell_comb \bcd_deco|bcd[1]~2 (
// Equation(s):
// \bcd_deco|bcd[1]~2_combout  = ( \displayRegister|Q [1] & ( \bcd_deco|bcd~1_combout  & ( (\bcd_deco|LessThan3~0_combout  & (!\bcd_deco|bcd~0_combout  $ (!\displayRegister|Q [2]))) ) ) ) # ( !\displayRegister|Q [1] & ( \bcd_deco|bcd~1_combout  & ( 
// (!\bcd_deco|LessThan3~0_combout ) # ((!\bcd_deco|bcd~0_combout  & !\displayRegister|Q [2])) ) ) ) # ( \displayRegister|Q [1] & ( !\bcd_deco|bcd~1_combout  & ( (!\bcd_deco|bcd~0_combout  & !\bcd_deco|LessThan3~0_combout ) ) ) ) # ( !\displayRegister|Q [1] 
// & ( !\bcd_deco|bcd~1_combout  & ( ((\bcd_deco|bcd~0_combout  & \displayRegister|Q [2])) # (\bcd_deco|LessThan3~0_combout ) ) ) )

	.dataa(!\bcd_deco|bcd~0_combout ),
	.datab(!\displayRegister|Q [2]),
	.datac(!\bcd_deco|LessThan3~0_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [1]),
	.dataf(!\bcd_deco|bcd~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd[1]~2 .extended_lut = "off";
defparam \bcd_deco|bcd[1]~2 .lut_mask = 64'h1F1FA0A0F8F80606;
defparam \bcd_deco|bcd[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N48
cyclonev_lcell_comb \seg1|WideOr6~0 (
// Equation(s):
// \seg1|WideOr6~0_combout  = ( \displayRegister|Q [0] & ( \bcd_deco|bcd[1]~2_combout  & ( (!\bcd_deco|bcd[3]~4_combout  & !\bcd_deco|bcd[2]~3_combout ) ) ) ) # ( !\displayRegister|Q [0] & ( \bcd_deco|bcd[1]~2_combout  & ( !\bcd_deco|bcd[3]~4_combout  ) ) ) 
// # ( \displayRegister|Q [0] & ( !\bcd_deco|bcd[1]~2_combout  & ( !\bcd_deco|bcd[3]~4_combout  $ (!\bcd_deco|bcd[2]~3_combout ) ) ) ) # ( !\displayRegister|Q [0] & ( !\bcd_deco|bcd[1]~2_combout  & ( !\bcd_deco|bcd[3]~4_combout  $ 
// (!\bcd_deco|bcd[2]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\bcd_deco|bcd[3]~4_combout ),
	.datac(!\bcd_deco|bcd[2]~3_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [0]),
	.dataf(!\bcd_deco|bcd[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr6~0 .extended_lut = "off";
defparam \seg1|WideOr6~0 .lut_mask = 64'h3C3C3C3CCCCCC0C0;
defparam \seg1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N9
cyclonev_lcell_comb \seg1|WideOr5~0 (
// Equation(s):
// \seg1|WideOr5~0_combout  = ( \displayRegister|Q [0] & ( (!\bcd_deco|bcd[2]~3_combout  $ (\bcd_deco|bcd[3]~4_combout )) # (\bcd_deco|bcd[1]~2_combout ) ) ) # ( !\displayRegister|Q [0] & ( (!\bcd_deco|bcd[2]~3_combout  & (\bcd_deco|bcd[1]~2_combout )) # 
// (\bcd_deco|bcd[2]~3_combout  & ((\bcd_deco|bcd[3]~4_combout ))) ) )

	.dataa(!\bcd_deco|bcd[2]~3_combout ),
	.datab(!\bcd_deco|bcd[1]~2_combout ),
	.datac(!\bcd_deco|bcd[3]~4_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr5~0 .extended_lut = "off";
defparam \seg1|WideOr5~0 .lut_mask = 64'h2727B7B72727B7B7;
defparam \seg1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N36
cyclonev_lcell_comb \seg1|WideOr4~0 (
// Equation(s):
// \seg1|WideOr4~0_combout  = ( \displayRegister|Q [0] & ( \bcd_deco|bcd[1]~2_combout  ) ) # ( !\displayRegister|Q [0] & ( \bcd_deco|bcd[1]~2_combout  & ( \bcd_deco|bcd[3]~4_combout  ) ) ) # ( \displayRegister|Q [0] & ( !\bcd_deco|bcd[1]~2_combout  ) ) # ( 
// !\displayRegister|Q [0] & ( !\bcd_deco|bcd[1]~2_combout  & ( \bcd_deco|bcd[2]~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\bcd_deco|bcd[3]~4_combout ),
	.datac(!\bcd_deco|bcd[2]~3_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [0]),
	.dataf(!\bcd_deco|bcd[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr4~0 .extended_lut = "off";
defparam \seg1|WideOr4~0 .lut_mask = 64'h0F0FFFFF3333FFFF;
defparam \seg1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N21
cyclonev_lcell_comb \seg1|WideOr3~0 (
// Equation(s):
// \seg1|WideOr3~0_combout  = ( \displayRegister|Q [0] & ( (!\bcd_deco|bcd[2]~3_combout  & (!\bcd_deco|bcd[1]~2_combout  $ (\bcd_deco|bcd[3]~4_combout ))) # (\bcd_deco|bcd[2]~3_combout  & ((\bcd_deco|bcd[3]~4_combout ) # (\bcd_deco|bcd[1]~2_combout ))) ) ) # 
// ( !\displayRegister|Q [0] & ( (!\bcd_deco|bcd[1]~2_combout  & (\bcd_deco|bcd[2]~3_combout )) # (\bcd_deco|bcd[1]~2_combout  & ((\bcd_deco|bcd[3]~4_combout ))) ) )

	.dataa(!\bcd_deco|bcd[2]~3_combout ),
	.datab(!\bcd_deco|bcd[1]~2_combout ),
	.datac(!\bcd_deco|bcd[3]~4_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr3~0 .extended_lut = "off";
defparam \seg1|WideOr3~0 .lut_mask = 64'h4747979747479797;
defparam \seg1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N12
cyclonev_lcell_comb \seg1|WideOr2~0 (
// Equation(s):
// \seg1|WideOr2~0_combout  = ( \displayRegister|Q [0] & ( \bcd_deco|bcd[1]~2_combout  & ( \bcd_deco|bcd[3]~4_combout  ) ) ) # ( !\displayRegister|Q [0] & ( \bcd_deco|bcd[1]~2_combout  & ( (!\bcd_deco|bcd[2]~3_combout ) # (\bcd_deco|bcd[3]~4_combout ) ) ) ) 
// # ( \displayRegister|Q [0] & ( !\bcd_deco|bcd[1]~2_combout  & ( (\bcd_deco|bcd[3]~4_combout  & \bcd_deco|bcd[2]~3_combout ) ) ) ) # ( !\displayRegister|Q [0] & ( !\bcd_deco|bcd[1]~2_combout  & ( (\bcd_deco|bcd[3]~4_combout  & \bcd_deco|bcd[2]~3_combout ) 
// ) ) )

	.dataa(gnd),
	.datab(!\bcd_deco|bcd[3]~4_combout ),
	.datac(!\bcd_deco|bcd[2]~3_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [0]),
	.dataf(!\bcd_deco|bcd[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr2~0 .extended_lut = "off";
defparam \seg1|WideOr2~0 .lut_mask = 64'h03030303F3F33333;
defparam \seg1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N45
cyclonev_lcell_comb \seg1|WideOr1~0 (
// Equation(s):
// \seg1|WideOr1~0_combout  = ( \displayRegister|Q [0] & ( (!\bcd_deco|bcd[1]~2_combout  & (\bcd_deco|bcd[2]~3_combout )) # (\bcd_deco|bcd[1]~2_combout  & ((\bcd_deco|bcd[3]~4_combout ))) ) ) # ( !\displayRegister|Q [0] & ( (!\bcd_deco|bcd[2]~3_combout  & 
// (\bcd_deco|bcd[1]~2_combout  & \bcd_deco|bcd[3]~4_combout )) # (\bcd_deco|bcd[2]~3_combout  & ((\bcd_deco|bcd[3]~4_combout ) # (\bcd_deco|bcd[1]~2_combout ))) ) )

	.dataa(!\bcd_deco|bcd[2]~3_combout ),
	.datab(!\bcd_deco|bcd[1]~2_combout ),
	.datac(!\bcd_deco|bcd[3]~4_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr1~0 .extended_lut = "off";
defparam \seg1|WideOr1~0 .lut_mask = 64'h1717474717174747;
defparam \seg1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N24
cyclonev_lcell_comb \seg1|WideOr0~0 (
// Equation(s):
// \seg1|WideOr0~0_combout  = ( \displayRegister|Q [0] & ( \bcd_deco|bcd[1]~2_combout  & ( \bcd_deco|bcd[3]~4_combout  ) ) ) # ( !\displayRegister|Q [0] & ( \bcd_deco|bcd[1]~2_combout  & ( \bcd_deco|bcd[3]~4_combout  ) ) ) # ( \displayRegister|Q [0] & ( 
// !\bcd_deco|bcd[1]~2_combout  & ( !\bcd_deco|bcd[3]~4_combout  $ (\bcd_deco|bcd[2]~3_combout ) ) ) ) # ( !\displayRegister|Q [0] & ( !\bcd_deco|bcd[1]~2_combout  & ( \bcd_deco|bcd[2]~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\bcd_deco|bcd[3]~4_combout ),
	.datac(!\bcd_deco|bcd[2]~3_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [0]),
	.dataf(!\bcd_deco|bcd[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr0~0 .extended_lut = "off";
defparam \seg1|WideOr0~0 .lut_mask = 64'h0F0FC3C333333333;
defparam \seg1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N18
cyclonev_lcell_comb \bcd_deco|bcd[7]~8 (
// Equation(s):
// \bcd_deco|bcd[7]~8_combout  = ( \displayRegister|Q [2] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [6] & (\displayRegister|Q [7] & \displayRegister|Q [4])) ) ) ) # ( !\displayRegister|Q [2] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [6] & 
// (\displayRegister|Q [3] & (\displayRegister|Q [7] & \displayRegister|Q [4]))) # (\displayRegister|Q [6] & (!\displayRegister|Q [3] & (!\displayRegister|Q [7] & !\displayRegister|Q [4]))) ) ) ) # ( \displayRegister|Q [2] & ( !\displayRegister|Q [5] & ( 
// (\displayRegister|Q [6] & ((!\displayRegister|Q [7] & ((\displayRegister|Q [4]))) # (\displayRegister|Q [7] & (!\displayRegister|Q [3] & !\displayRegister|Q [4])))) ) ) ) # ( !\displayRegister|Q [2] & ( !\displayRegister|Q [5] & ( (\displayRegister|Q [6] 
// & ((!\displayRegister|Q [7] & ((\displayRegister|Q [4]))) # (\displayRegister|Q [7] & (!\displayRegister|Q [3] & !\displayRegister|Q [4])))) ) ) )

	.dataa(!\displayRegister|Q [6]),
	.datab(!\displayRegister|Q [3]),
	.datac(!\displayRegister|Q [7]),
	.datad(!\displayRegister|Q [4]),
	.datae(!\displayRegister|Q [2]),
	.dataf(!\displayRegister|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd[7]~8 .extended_lut = "off";
defparam \bcd_deco|bcd[7]~8 .lut_mask = 64'h045004504002000A;
defparam \bcd_deco|bcd[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N36
cyclonev_lcell_comb \bcd_deco|bcd[6]~7 (
// Equation(s):
// \bcd_deco|bcd[6]~7_combout  = ( \displayRegister|Q [2] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [7] & (!\displayRegister|Q [6] & ((\displayRegister|Q [4]) # (\displayRegister|Q [3])))) # (\displayRegister|Q [7] & (!\displayRegister|Q [6] $ 
// (((\displayRegister|Q [4]))))) ) ) ) # ( !\displayRegister|Q [2] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [6] & ((!\displayRegister|Q [3] & ((\displayRegister|Q [4]) # (\displayRegister|Q [7]))) # (\displayRegister|Q [3] & ((!\displayRegister|Q 
// [7]) # (!\displayRegister|Q [4]))))) # (\displayRegister|Q [6] & (((\displayRegister|Q [7] & \displayRegister|Q [4])))) ) ) ) # ( \displayRegister|Q [2] & ( !\displayRegister|Q [5] & ( (!\displayRegister|Q [6] & (\displayRegister|Q [7] & 
// ((\displayRegister|Q [4]) # (\displayRegister|Q [3])))) # (\displayRegister|Q [6] & (((!\displayRegister|Q [7] & !\displayRegister|Q [4])))) ) ) ) # ( !\displayRegister|Q [2] & ( !\displayRegister|Q [5] & ( (!\displayRegister|Q [6] & (\displayRegister|Q 
// [7] & \displayRegister|Q [4])) # (\displayRegister|Q [6] & (!\displayRegister|Q [7] & !\displayRegister|Q [4])) ) ) )

	.dataa(!\displayRegister|Q [6]),
	.datab(!\displayRegister|Q [3]),
	.datac(!\displayRegister|Q [7]),
	.datad(!\displayRegister|Q [4]),
	.datae(!\displayRegister|Q [2]),
	.dataf(!\displayRegister|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd[6]~7 .extended_lut = "off";
defparam \bcd_deco|bcd[6]~7 .lut_mask = 64'h500A520A2AAD2AA5;
defparam \bcd_deco|bcd[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N27
cyclonev_lcell_comb \bcd_deco|bcd[4]~5 (
// Equation(s):
// \bcd_deco|bcd[4]~5_combout  = ( \displayRegister|Q [1] & ( \bcd_deco|bcd~1_combout  & ( (!\bcd_deco|bcd~0_combout  & ((\bcd_deco|LessThan3~0_combout ))) # (\bcd_deco|bcd~0_combout  & ((!\displayRegister|Q [2]) # (!\bcd_deco|LessThan3~0_combout ))) ) ) ) # 
// ( !\displayRegister|Q [1] & ( \bcd_deco|bcd~1_combout  & ( ((\bcd_deco|bcd~0_combout  & \displayRegister|Q [2])) # (\bcd_deco|LessThan3~0_combout ) ) ) ) # ( \displayRegister|Q [1] & ( !\bcd_deco|bcd~1_combout  & ( (!\bcd_deco|bcd~0_combout  & 
// ((!\bcd_deco|LessThan3~0_combout ))) # (\bcd_deco|bcd~0_combout  & (\displayRegister|Q [2] & \bcd_deco|LessThan3~0_combout )) ) ) ) # ( !\displayRegister|Q [1] & ( !\bcd_deco|bcd~1_combout  & ( (!\bcd_deco|LessThan3~0_combout  & ((!\bcd_deco|bcd~0_combout 
// ) # (!\displayRegister|Q [2]))) ) ) )

	.dataa(!\bcd_deco|bcd~0_combout ),
	.datab(!\displayRegister|Q [2]),
	.datac(!\bcd_deco|LessThan3~0_combout ),
	.datad(gnd),
	.datae(!\displayRegister|Q [1]),
	.dataf(!\bcd_deco|bcd~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd[4]~5 .extended_lut = "off";
defparam \bcd_deco|bcd[4]~5 .lut_mask = 64'hE0E0A1A11F1F5E5E;
defparam \bcd_deco|bcd[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y24_N6
cyclonev_lcell_comb \bcd_deco|bcd[5]~6 (
// Equation(s):
// \bcd_deco|bcd[5]~6_combout  = ( \displayRegister|Q [2] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [3] & (!\displayRegister|Q [4] & ((!\displayRegister|Q [6]) # (\displayRegister|Q [7])))) # (\displayRegister|Q [3] & ((!\displayRegister|Q [7] $ 
// (!\displayRegister|Q [4])))) ) ) ) # ( !\displayRegister|Q [2] & ( \displayRegister|Q [5] & ( (!\displayRegister|Q [7] & ((!\displayRegister|Q [6] & (!\displayRegister|Q [3] & !\displayRegister|Q [4])) # (\displayRegister|Q [6] & (\displayRegister|Q [3] & 
// \displayRegister|Q [4])))) # (\displayRegister|Q [7] & ((!\displayRegister|Q [4]) # ((!\displayRegister|Q [6] & !\displayRegister|Q [3])))) ) ) ) # ( \displayRegister|Q [2] & ( !\displayRegister|Q [5] & ( (!\displayRegister|Q [7] & (!\displayRegister|Q 
// [6] $ (((!\displayRegister|Q [4]))))) # (\displayRegister|Q [7] & ((!\displayRegister|Q [6] & (!\displayRegister|Q [3] & !\displayRegister|Q [4])) # (\displayRegister|Q [6] & (\displayRegister|Q [3] & \displayRegister|Q [4])))) ) ) ) # ( 
// !\displayRegister|Q [2] & ( !\displayRegister|Q [5] & ( (!\displayRegister|Q [4] & (!\displayRegister|Q [6] $ (((!\displayRegister|Q [7]))))) # (\displayRegister|Q [4] & (!\displayRegister|Q [6] & (\displayRegister|Q [3] & !\displayRegister|Q [7]))) ) ) )

	.dataa(!\displayRegister|Q [6]),
	.datab(!\displayRegister|Q [3]),
	.datac(!\displayRegister|Q [7]),
	.datad(!\displayRegister|Q [4]),
	.datae(!\displayRegister|Q [2]),
	.dataf(!\displayRegister|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcd_deco|bcd[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcd_deco|bcd[5]~6 .extended_lut = "off";
defparam \bcd_deco|bcd[5]~6 .lut_mask = 64'h5A2058A18F188F30;
defparam \bcd_deco|bcd[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N24
cyclonev_lcell_comb \seg2|WideOr6~0 (
// Equation(s):
// \seg2|WideOr6~0_combout  = ( \bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[5]~6_combout  & ( !\bcd_deco|bcd[7]~8_combout  ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[5]~6_combout  & ( (!\bcd_deco|bcd[7]~8_combout  & 
// !\bcd_deco|bcd[6]~7_combout ) ) ) ) # ( \bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[5]~6_combout  & ( !\bcd_deco|bcd[7]~8_combout  $ (!\bcd_deco|bcd[6]~7_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[5]~6_combout  & ( 
// !\bcd_deco|bcd[7]~8_combout  $ (!\bcd_deco|bcd[6]~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\bcd_deco|bcd[7]~8_combout ),
	.datac(!\bcd_deco|bcd[6]~7_combout ),
	.datad(gnd),
	.datae(!\bcd_deco|bcd[4]~5_combout ),
	.dataf(!\bcd_deco|bcd[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr6~0 .extended_lut = "off";
defparam \seg2|WideOr6~0 .lut_mask = 64'h3C3C3C3CC0C0CCCC;
defparam \seg2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N57
cyclonev_lcell_comb \seg2|WideOr5~0 (
// Equation(s):
// \seg2|WideOr5~0_combout  = ( \bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[7]~8_combout  & ( (\bcd_deco|bcd[5]~6_combout ) # (\bcd_deco|bcd[6]~7_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[7]~8_combout  & ( 
// (\bcd_deco|bcd[5]~6_combout ) # (\bcd_deco|bcd[6]~7_combout ) ) ) ) # ( \bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[7]~8_combout  & ( (!\bcd_deco|bcd[6]~7_combout  & \bcd_deco|bcd[5]~6_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( 
// !\bcd_deco|bcd[7]~8_combout  & ( (!\bcd_deco|bcd[6]~7_combout ) # (\bcd_deco|bcd[5]~6_combout ) ) ) )

	.dataa(!\bcd_deco|bcd[6]~7_combout ),
	.datab(gnd),
	.datac(!\bcd_deco|bcd[5]~6_combout ),
	.datad(gnd),
	.datae(!\bcd_deco|bcd[4]~5_combout ),
	.dataf(!\bcd_deco|bcd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr5~0 .extended_lut = "off";
defparam \seg2|WideOr5~0 .lut_mask = 64'hAFAF0A0A5F5F5F5F;
defparam \seg2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N48
cyclonev_lcell_comb \seg2|WideOr4~0 (
// Equation(s):
// \seg2|WideOr4~0_combout  = ( \bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[5]~6_combout  & ( \bcd_deco|bcd[7]~8_combout  ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[5]~6_combout  ) ) # ( \bcd_deco|bcd[4]~5_combout  & ( 
// !\bcd_deco|bcd[5]~6_combout  & ( \bcd_deco|bcd[6]~7_combout  ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[5]~6_combout  ) )

	.dataa(gnd),
	.datab(!\bcd_deco|bcd[7]~8_combout ),
	.datac(!\bcd_deco|bcd[6]~7_combout ),
	.datad(gnd),
	.datae(!\bcd_deco|bcd[4]~5_combout ),
	.dataf(!\bcd_deco|bcd[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr4~0 .extended_lut = "off";
defparam \seg2|WideOr4~0 .lut_mask = 64'hFFFF0F0FFFFF3333;
defparam \seg2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N45
cyclonev_lcell_comb \seg2|WideOr3~0 (
// Equation(s):
// \seg2|WideOr3~0_combout  = ( \bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[7]~8_combout  & ( (\bcd_deco|bcd[5]~6_combout ) # (\bcd_deco|bcd[6]~7_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[7]~8_combout  & ( 
// (\bcd_deco|bcd[5]~6_combout ) # (\bcd_deco|bcd[6]~7_combout ) ) ) ) # ( \bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[7]~8_combout  & ( (\bcd_deco|bcd[6]~7_combout  & !\bcd_deco|bcd[5]~6_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( 
// !\bcd_deco|bcd[7]~8_combout  & ( !\bcd_deco|bcd[6]~7_combout  $ (\bcd_deco|bcd[5]~6_combout ) ) ) )

	.dataa(!\bcd_deco|bcd[6]~7_combout ),
	.datab(gnd),
	.datac(!\bcd_deco|bcd[5]~6_combout ),
	.datad(gnd),
	.datae(!\bcd_deco|bcd[4]~5_combout ),
	.dataf(!\bcd_deco|bcd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr3~0 .extended_lut = "off";
defparam \seg2|WideOr3~0 .lut_mask = 64'hA5A550505F5F5F5F;
defparam \seg2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N12
cyclonev_lcell_comb \seg2|WideOr2~0 (
// Equation(s):
// \seg2|WideOr2~0_combout  = ( \bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[5]~6_combout  & ( (!\bcd_deco|bcd[6]~7_combout ) # (\bcd_deco|bcd[7]~8_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[5]~6_combout  & ( 
// \bcd_deco|bcd[7]~8_combout  ) ) ) # ( \bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[5]~6_combout  & ( (\bcd_deco|bcd[7]~8_combout  & \bcd_deco|bcd[6]~7_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[5]~6_combout  & ( 
// (\bcd_deco|bcd[7]~8_combout  & \bcd_deco|bcd[6]~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\bcd_deco|bcd[7]~8_combout ),
	.datac(!\bcd_deco|bcd[6]~7_combout ),
	.datad(gnd),
	.datae(!\bcd_deco|bcd[4]~5_combout ),
	.dataf(!\bcd_deco|bcd[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr2~0 .extended_lut = "off";
defparam \seg2|WideOr2~0 .lut_mask = 64'h030303033333F3F3;
defparam \seg2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N21
cyclonev_lcell_comb \seg2|WideOr1~0 (
// Equation(s):
// \seg2|WideOr1~0_combout  = ( \bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[7]~8_combout  & ( (\bcd_deco|bcd[5]~6_combout ) # (\bcd_deco|bcd[6]~7_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[7]~8_combout  & ( 
// (\bcd_deco|bcd[5]~6_combout ) # (\bcd_deco|bcd[6]~7_combout ) ) ) ) # ( \bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[7]~8_combout  & ( (\bcd_deco|bcd[6]~7_combout  & \bcd_deco|bcd[5]~6_combout ) ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( 
// !\bcd_deco|bcd[7]~8_combout  & ( (\bcd_deco|bcd[6]~7_combout  & !\bcd_deco|bcd[5]~6_combout ) ) ) )

	.dataa(!\bcd_deco|bcd[6]~7_combout ),
	.datab(gnd),
	.datac(!\bcd_deco|bcd[5]~6_combout ),
	.datad(gnd),
	.datae(!\bcd_deco|bcd[4]~5_combout ),
	.dataf(!\bcd_deco|bcd[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr1~0 .extended_lut = "off";
defparam \seg2|WideOr1~0 .lut_mask = 64'h505005055F5F5F5F;
defparam \seg2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N0
cyclonev_lcell_comb \seg2|WideOr0~0 (
// Equation(s):
// \seg2|WideOr0~0_combout  = ( \bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[5]~6_combout  & ( \bcd_deco|bcd[7]~8_combout  ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( \bcd_deco|bcd[5]~6_combout  & ( \bcd_deco|bcd[7]~8_combout  ) ) ) # ( 
// \bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[5]~6_combout  & ( \bcd_deco|bcd[6]~7_combout  ) ) ) # ( !\bcd_deco|bcd[4]~5_combout  & ( !\bcd_deco|bcd[5]~6_combout  & ( !\bcd_deco|bcd[7]~8_combout  $ (\bcd_deco|bcd[6]~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\bcd_deco|bcd[7]~8_combout ),
	.datac(!\bcd_deco|bcd[6]~7_combout ),
	.datad(gnd),
	.datae(!\bcd_deco|bcd[4]~5_combout ),
	.dataf(!\bcd_deco|bcd[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr0~0 .extended_lut = "off";
defparam \seg2|WideOr0~0 .lut_mask = 64'hC3C30F0F33333333;
defparam \seg2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
