 
****************************************
Report : area
Design : System_Top
Version: K-2015.06
Date   : Mon Oct 31 03:20:35 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/Lab_Syn_3.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          242
Number of nets:                          1318
Number of cells:                         1116
Number of combinational cells:            952
Number of sequential cells:               156
Number of macros/black boxes:               0
Number of buf/inv:                        305
Number of references:                       7

Combinational area:               7510.876172
Buf/Inv area:                     1780.347109
Noncombinational area:            4076.088772
Macro/Black Box area:                0.000000
Net Interconnect area:          412582.087006

Total cell area:                 11586.964943
Total area:                     424169.051949

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  -----------------
System_Top                        11586.9649    100.0   271.8177     0.0000  0.0000  System_Top
U0_ALU                             4036.0810     34.8  1111.9815   232.9866  0.0000  ALU
U0_ALU/div_51                      1292.0166     11.2  1292.0166     0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_48                     1042.5562      9.0  1042.5562     0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/r89                          356.5401      3.1   356.5401     0.0000  0.0000  ALU_DW01_addsub_0
U0_CLK_GATE                          25.8874      0.2     9.4136    16.4738  0.0000  CLK_GATE
U0_ClkDiv                           775.4453      6.7   416.5518   248.2837  0.0000  ClkDiv
U0_ClkDiv/add_47                    110.6098      1.0   110.6098     0.0000  0.0000  ClkDiv_DW01_inc_0
U0_RegFile                         6477.7335     55.9  2899.3888  3578.3447  0.0000  RegFile
--------------------------------  ----------  -------  ---------  ---------  ------  -----------------
Total                                                  7510.8762  4076.0888  0.0000

1
