
|SINO.|Action Item|Status|
|-----|-----------|------|
|1    |Ring Oscillator Pre-layout Analysis|:heavy_check_mark:|
|2    |Ring Oscillator Post-layout Analysis Using ALIGN |:heavy_check_mark:|
|3    |Comparator Circuit Pre-Layout Analysis|:heavy_check_mark:|
|4    |Design of a 1-bit ADC Blocks|:heavy_check_mark:|
|5    |Comparator Circuit Post-layout Using ALIGN|:heavy_check_mark:|
|6    |Dummy Verilog Codes for Analog Blocks|:heavy_check_mark:|
