

================================================================
== Vivado HLS Report for 'Load_W_ALL'
================================================================
* Date:           Sun Feb 28 11:05:26 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.950 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        7|     1805| 70.000 ns | 18.050 us |    7|  1805|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Load_W_Out_L_Inner  |        3|     1801|         4|          2|          1| 1 ~ 900 |    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 4 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%cho_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cho)" [conv_v1.cpp:68]   --->   Operation 9 'read' 'cho_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:69]   --->   Operation 10 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%p_chin_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chin_s)" [conv_v1.cpp:71]   --->   Operation 11 'read' 'p_chin_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%p_k_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_k_s)" [conv_v1.cpp:73]   --->   Operation 12 'read' 'p_k_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %p_k_read to i10" [conv_v1.cpp:78]   --->   Operation 13 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 14 [1/1] (3.42ns)   --->   "%mul_ln78 = mul i32 %cho_read, %p_chin_read" [conv_v1.cpp:78]   --->   Operation 14 'mul' 'mul_ln78' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (3.42ns)   --->   "%mul_ln78_1 = mul i32 %p_k_read, %p_k_read" [conv_v1.cpp:78]   --->   Operation 15 'mul' 'mul_ln78_1' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (3.42ns)   --->   "%mul_ln78_2 = mul i32 %mul_ln78_1, %mul_ln78" [conv_v1.cpp:78]   --->   Operation 16 'mul' 'mul_ln78_2' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %mul_ln78_2 to i10" [conv_v1.cpp:78]   --->   Operation 17 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.01ns)   --->   "%add_ln78 = add nsw i32 1, %cho_read" [conv_v1.cpp:78]   --->   Operation 18 'add' 'add_ln78' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (3.42ns)   --->   "%mul_ln78_3 = mul i32 %p_chin_read, %p_k_read" [conv_v1.cpp:78]   --->   Operation 19 'mul' 'mul_ln78_3' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (3.42ns)   --->   "%mul_ln78_4 = mul i32 %p_k_read, %add_ln78" [conv_v1.cpp:78]   --->   Operation 20 'mul' 'mul_ln78_4' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (3.42ns)   --->   "%mul_ln78_5 = mul i32 %mul_ln78_4, %mul_ln78_3" [conv_v1.cpp:78]   --->   Operation 21 'mul' 'mul_ln78_5' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i32 %mul_ln78_5 to i10" [conv_v1.cpp:78]   --->   Operation 22 'trunc' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln78_1 = add nsw i32 2, %cho_read" [conv_v1.cpp:78]   --->   Operation 23 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (3.42ns)   --->   "%mul_ln78_6 = mul i32 %p_k_read, %add_ln78_1" [conv_v1.cpp:78]   --->   Operation 24 'mul' 'mul_ln78_6' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (3.42ns)   --->   "%mul_ln78_7 = mul i32 %mul_ln78_6, %mul_ln78_3" [conv_v1.cpp:78]   --->   Operation 25 'mul' 'mul_ln78_7' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = trunc i32 %mul_ln78_7 to i10" [conv_v1.cpp:78]   --->   Operation 26 'trunc' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.01ns)   --->   "%add_ln78_2 = add nsw i32 3, %cho_read" [conv_v1.cpp:78]   --->   Operation 27 'add' 'add_ln78_2' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.42ns)   --->   "%mul_ln78_8 = mul i32 %p_k_read, %add_ln78_2" [conv_v1.cpp:78]   --->   Operation 28 'mul' 'mul_ln78_8' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (3.42ns)   --->   "%mul_ln78_9 = mul i32 %mul_ln78_8, %mul_ln78_3" [conv_v1.cpp:78]   --->   Operation 29 'mul' 'mul_ln78_9' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln78_4 = trunc i32 %mul_ln78_9 to i10" [conv_v1.cpp:78]   --->   Operation 30 'trunc' 'trunc_ln78_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cast = zext i32 %p_k_read to i64" [conv_v1.cpp:73]   --->   Operation 31 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast" [conv_v1.cpp:73]   --->   Operation 32 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %p_chin_read to i96" [conv_v1.cpp:71]   --->   Operation 33 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [conv_v1.cpp:73]   --->   Operation 34 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (4.53ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [conv_v1.cpp:73]   --->   Operation 35 'mul' 'bound4' <Predicate = true> <Delay = 4.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.45>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_0_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_next_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cho, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%cast24 = zext i32 %p_c_read to i128" [conv_v1.cpp:69]   --->   Operation 44 'zext' 'cast24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%cast25 = zext i96 %bound4 to i128" [conv_v1.cpp:73]   --->   Operation 45 'zext' 'cast25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (5.45ns)   --->   "%bound26 = mul i128 %cast25, %cast24" [conv_v1.cpp:73]   --->   Operation 46 'mul' 'bound26' <Predicate = true> <Delay = 5.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln75 = icmp eq i32 %p_k_read, 0" [conv_v1.cpp:75]   --->   Operation 47 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln73 = icmp eq i64 %bound, 0" [conv_v1.cpp:73]   --->   Operation 48 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:69]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 6.84>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten58 = phi i128 [ 0, %entry ], [ %add_ln69, %Inner ]" [conv_v1.cpp:69]   --->   Operation 50 'phi' 'indvar_flatten58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i96 [ 0, %entry ], [ %select_ln71_9, %Inner ]" [conv_v1.cpp:71]   --->   Operation 51 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%chi_0_i_i = phi i31 [ 0, %entry ], [ %select_ln71_8, %Inner ]" [conv_v1.cpp:71]   --->   Operation 52 'phi' 'chi_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %select_ln73_3, %Inner ]" [conv_v1.cpp:73]   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%kc_0_i_i = phi i32 [ 0, %entry ], [ %kc, %Inner ]"   --->   Operation 54 'phi' 'kc_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i31 %chi_0_i_i to i32" [conv_v1.cpp:71]   --->   Operation 55 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.42ns)   --->   "%mul_ln78_10 = mul i32 %p_k_read, %zext_ln71_1" [conv_v1.cpp:78]   --->   Operation 56 'mul' 'mul_ln78_10' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (3.42ns)   --->   "%mul_ln78_11 = mul i32 %mul_ln78_10, %p_k_read" [conv_v1.cpp:78]   --->   Operation 57 'mul' 'mul_ln78_11' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln78_5 = trunc i32 %mul_ln78_11 to i10" [conv_v1.cpp:78]   --->   Operation 58 'trunc' 'trunc_ln78_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i128 %indvar_flatten58, %bound26" [conv_v1.cpp:69]   --->   Operation 59 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.21ns)   --->   "%icmp_ln71 = icmp eq i96 %indvar_flatten21, %bound4" [conv_v1.cpp:71]   --->   Operation 60 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.41ns)   --->   "%select_ln71 = select i1 %icmp_ln71, i31 0, i31 %chi_0_i_i" [conv_v1.cpp:71]   --->   Operation 61 'select' 'select_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.99ns)   --->   "%icmp_ln75_1 = icmp eq i32 %kc_0_i_i, %p_k_read" [conv_v1.cpp:75]   --->   Operation 62 'icmp' 'icmp_ln75_1' <Predicate = (!icmp_ln69)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_7)   --->   "%select_ln71_2 = select i1 %icmp_ln71, i1 %icmp_ln75, i1 %icmp_ln75_1" [conv_v1.cpp:71]   --->   Operation 63 'select' 'select_ln71_2' <Predicate = (!icmp_ln69)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.13ns)   --->   "%icmp_ln73_1 = icmp eq i64 %indvar_flatten, %bound" [conv_v1.cpp:73]   --->   Operation 64 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln69)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.17ns)   --->   "%select_ln71_3 = select i1 %icmp_ln71, i1 %icmp_ln73, i1 %icmp_ln73_1" [conv_v1.cpp:71]   --->   Operation 65 'select' 'select_ln71_3' <Predicate = (!icmp_ln69)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.00ns)   --->   "%chi = add i31 1, %select_ln71" [conv_v1.cpp:71]   --->   Operation 66 'add' 'chi' <Predicate = (!icmp_ln69)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i31 %chi to i32" [conv_v1.cpp:71]   --->   Operation 67 'zext' 'zext_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.28ns)   --->   "%or_ln71 = or i1 %select_ln71_3, %icmp_ln71" [conv_v1.cpp:71]   --->   Operation 68 'or' 'or_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (3.42ns)   --->   "%mul_ln78_13 = mul i32 %zext_ln71, %p_k_read" [conv_v1.cpp:78]   --->   Operation 69 'mul' 'mul_ln78_13' <Predicate = (!icmp_ln69)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln71_7 = select i1 %select_ln71_3, i1 %icmp_ln75, i1 %select_ln71_2" [conv_v1.cpp:71]   --->   Operation 70 'select' 'select_ln71_7' <Predicate = (!icmp_ln69)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln73)   --->   "%or_ln73 = or i1 %select_ln71_7, %select_ln71_3" [conv_v1.cpp:73]   --->   Operation 71 'or' 'or_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln73)   --->   "%or_ln73_1 = or i1 %or_ln73, %icmp_ln71" [conv_v1.cpp:73]   --->   Operation 72 'or' 'or_ln73_1' <Predicate = (!icmp_ln69)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln73 = select i1 %or_ln73_1, i32 0, i32 %kc_0_i_i" [conv_v1.cpp:73]   --->   Operation 73 'select' 'select_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln78_9 = trunc i32 %select_ln73 to i10" [conv_v1.cpp:78]   --->   Operation 74 'trunc' 'trunc_ln78_9' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.08ns)   --->   "%add_ln73_1 = add i64 1, %indvar_flatten" [conv_v1.cpp:73]   --->   Operation 75 'add' 'add_ln73_1' <Predicate = (!icmp_ln69)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.33ns)   --->   "%add_ln71_1 = add i96 1, %indvar_flatten21" [conv_v1.cpp:71]   --->   Operation 76 'add' 'add_ln71_1' <Predicate = (!icmp_ln69)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%kr_0_i_i = phi i31 [ 0, %entry ], [ %select_ln73_2, %Inner ]" [conv_v1.cpp:73]   --->   Operation 77 'phi' 'kr_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln78_6 = trunc i31 %kr_0_i_i to i10" [conv_v1.cpp:78]   --->   Operation 78 'trunc' 'trunc_ln78_6' <Predicate = (!or_ln71 & !select_ln71_7)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.11ns)   --->   "%mul_ln78_12 = mul i10 %trunc_ln78_6, %trunc_ln78_1" [conv_v1.cpp:78]   --->   Operation 79 'mul' 'mul_ln78_12' <Predicate = (!or_ln71 & !select_ln71_7)> <Delay = 2.11> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.57ns)   --->   "%add_ln69 = add i128 1, %indvar_flatten58" [conv_v1.cpp:69]   --->   Operation 80 'add' 'add_ln69' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %.exit, label %Inner" [conv_v1.cpp:69]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_5)   --->   "%select_ln71_1 = select i1 %icmp_ln71, i10 0, i10 %trunc_ln78_5" [conv_v1.cpp:71]   --->   Operation 82 'select' 'select_ln71_1' <Predicate = (!icmp_ln69 & !select_ln71_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.41ns)   --->   "%select_ln71_4 = select i1 %or_ln71, i31 0, i31 %kr_0_i_i" [conv_v1.cpp:71]   --->   Operation 83 'select' 'select_ln71_4' <Predicate = (!icmp_ln69)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (3.42ns)   --->   "%mul_ln78_14 = mul i32 %p_k_read, %mul_ln78_13" [conv_v1.cpp:78]   --->   Operation 84 'mul' 'mul_ln78_14' <Predicate = (!icmp_ln69 & select_ln71_3)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_5)   --->   "%trunc_ln78_7 = trunc i32 %mul_ln78_14 to i10" [conv_v1.cpp:78]   --->   Operation 85 'trunc' 'trunc_ln78_7' <Predicate = (!icmp_ln69 & select_ln71_3)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln71_5 = select i1 %select_ln71_3, i10 %trunc_ln78_7, i10 %select_ln71_1" [conv_v1.cpp:71]   --->   Operation 86 'select' 'select_ln71_5' <Predicate = (!icmp_ln69)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%select_ln71_6 = select i1 %or_ln71, i10 0, i10 %mul_ln78_12" [conv_v1.cpp:71]   --->   Operation 87 'select' 'select_ln71_6' <Predicate = (!icmp_ln69 & !select_ln71_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.41ns)   --->   "%select_ln71_8 = select i1 %select_ln71_3, i31 %chi, i31 %select_ln71" [conv_v1.cpp:71]   --->   Operation 88 'select' 'select_ln71_8' <Predicate = (!icmp_ln69)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.00ns)   --->   "%kr = add i31 1, %select_ln71_4" [conv_v1.cpp:73]   --->   Operation 89 'add' 'kr' <Predicate = (!icmp_ln69)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln78_8 = trunc i31 %kr to i10" [conv_v1.cpp:78]   --->   Operation 90 'trunc' 'trunc_ln78_8' <Predicate = (!icmp_ln69 & select_ln71_7)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.11ns)   --->   "%mul_ln78_15 = mul i10 %trunc_ln78_1, %trunc_ln78_8" [conv_v1.cpp:78]   --->   Operation 91 'mul' 'mul_ln78_15' <Predicate = (!icmp_ln69 & select_ln71_7)> <Delay = 2.11> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln73_1 = select i1 %select_ln71_7, i10 %mul_ln78_15, i10 %select_ln71_6" [conv_v1.cpp:73]   --->   Operation 92 'select' 'select_ln73_1' <Predicate = (!icmp_ln69)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.41ns)   --->   "%select_ln73_2 = select i1 %select_ln71_7, i31 %kr, i31 %select_ln71_4" [conv_v1.cpp:73]   --->   Operation 93 'select' 'select_ln73_2' <Predicate = (!icmp_ln69)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_3 = add i10 %select_ln73_1, %trunc_ln78_9" [conv_v1.cpp:78]   --->   Operation 94 'add' 'add_ln78_3' <Predicate = (!icmp_ln69)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln78_4 = add i10 %select_ln71_5, %add_ln78_3" [conv_v1.cpp:78]   --->   Operation 95 'add' 'add_ln78_4' <Predicate = (!icmp_ln69)> <Delay = 0.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln78_5 = add i10 %trunc_ln78, %add_ln78_4" [conv_v1.cpp:78]   --->   Operation 96 'add' 'add_ln78_5' <Predicate = (!icmp_ln69)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i10 %add_ln78_5 to i64" [conv_v1.cpp:78]   --->   Operation 97 'sext' 'sext_ln78' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%W_buf_addr = getelementptr [500 x float]* %W_buf, i64 0, i64 %sext_ln78" [conv_v1.cpp:78]   --->   Operation 98 'getelementptr' 'W_buf_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (1.23ns)   --->   "%tmp = load float* %W_buf_addr, align 4" [conv_v1.cpp:78]   --->   Operation 99 'load' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_5 : Operation 100 [1/1] (0.78ns)   --->   "%add_ln78_6 = add i10 %trunc_ln78_2, %add_ln78_4" [conv_v1.cpp:78]   --->   Operation 100 'add' 'add_ln78_6' <Predicate = (!icmp_ln69)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i10 %add_ln78_6 to i64" [conv_v1.cpp:78]   --->   Operation 101 'sext' 'sext_ln78_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%W_buf_addr_1 = getelementptr [500 x float]* %W_buf, i64 0, i64 %sext_ln78_1" [conv_v1.cpp:78]   --->   Operation 102 'getelementptr' 'W_buf_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (1.23ns)   --->   "%tmp_73 = load float* %W_buf_addr_1, align 4" [conv_v1.cpp:78]   --->   Operation 103 'load' 'tmp_73' <Predicate = (!icmp_ln69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_5 : Operation 104 [1/1] (1.01ns)   --->   "%kc = add nsw i32 1, %select_ln73" [conv_v1.cpp:75]   --->   Operation 104 'add' 'kc' <Predicate = (!icmp_ln69)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.42ns)   --->   "%select_ln73_3 = select i1 %or_ln71, i64 1, i64 %add_ln73_1" [conv_v1.cpp:73]   --->   Operation 105 'select' 'select_ln73_3' <Predicate = (!icmp_ln69)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.37ns)   --->   "%select_ln71_9 = select i1 %icmp_ln71, i96 1, i96 %add_ln71_1" [conv_v1.cpp:71]   --->   Operation 106 'select' 'select_ln71_9' <Predicate = (!icmp_ln69)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 107 [1/2] (1.23ns)   --->   "%tmp = load float* %W_buf_addr, align 4" [conv_v1.cpp:78]   --->   Operation 107 'load' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_6 : Operation 108 [1/2] (1.23ns)   --->   "%tmp_73 = load float* %W_buf_addr_1, align 4" [conv_v1.cpp:78]   --->   Operation 108 'load' 'tmp_73' <Predicate = (!icmp_ln69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_6 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln78_7 = add i10 %trunc_ln78_3, %add_ln78_4" [conv_v1.cpp:78]   --->   Operation 109 'add' 'add_ln78_7' <Predicate = (!icmp_ln69)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln78_2 = sext i10 %add_ln78_7 to i64" [conv_v1.cpp:78]   --->   Operation 110 'sext' 'sext_ln78_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%W_buf_addr_2 = getelementptr [500 x float]* %W_buf, i64 0, i64 %sext_ln78_2" [conv_v1.cpp:78]   --->   Operation 111 'getelementptr' 'W_buf_addr_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (1.23ns)   --->   "%tmp_74 = load float* %W_buf_addr_2, align 4" [conv_v1.cpp:78]   --->   Operation 112 'load' 'tmp_74' <Predicate = (!icmp_ln69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_6 : Operation 113 [1/1] (0.78ns)   --->   "%add_ln78_8 = add i10 %trunc_ln78_4, %add_ln78_4" [conv_v1.cpp:78]   --->   Operation 113 'add' 'add_ln78_8' <Predicate = (!icmp_ln69)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln78_3 = sext i10 %add_ln78_8 to i64" [conv_v1.cpp:78]   --->   Operation 114 'sext' 'sext_ln78_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%W_buf_addr_3 = getelementptr [500 x float]* %W_buf, i64 0, i64 %sext_ln78_3" [conv_v1.cpp:78]   --->   Operation 115 'getelementptr' 'W_buf_addr_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (1.23ns)   --->   "%tmp_75 = load float* %W_buf_addr_3, align 4" [conv_v1.cpp:78]   --->   Operation 116 'load' 'tmp_75' <Predicate = (!icmp_ln69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 7 <SV = 6> <Delay = 3.07>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @Load_W_Out_L_Inner_s)"   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 900, i64 100)"   --->   Operation 118 'speclooptripcount' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_Inner_str)"   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Inner_str)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [conv_v1.cpp:75]   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_109_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [conv_v1.cpp:75]   --->   Operation 122 'specregionbegin' 'tmp_109_i_i' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:76]   --->   Operation 123 'specpipeline' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_0_0_V, float %tmp)" [conv_v1.cpp:78]   --->   Operation 124 'write' <Predicate = (!icmp_ln69)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 125 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_0_1_V, float %tmp_73)" [conv_v1.cpp:78]   --->   Operation 125 'write' <Predicate = (!icmp_ln69)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 126 [1/2] (1.23ns)   --->   "%tmp_74 = load float* %W_buf_addr_2, align 4" [conv_v1.cpp:78]   --->   Operation 126 'load' 'tmp_74' <Predicate = (!icmp_ln69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_7 : Operation 127 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_0_2_V, float %tmp_74)" [conv_v1.cpp:78]   --->   Operation 127 'write' <Predicate = (!icmp_ln69)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 128 [1/2] (1.23ns)   --->   "%tmp_75 = load float* %W_buf_addr_3, align 4" [conv_v1.cpp:78]   --->   Operation 128 'load' 'tmp_75' <Predicate = (!icmp_ln69)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_7 : Operation 129 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_next_0_3_V, float %tmp_75)" [conv_v1.cpp:78]   --->   Operation 129 'write' <Predicate = (!icmp_ln69)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_109_i_i)" [conv_v1.cpp:82]   --->   Operation 130 'specregionend' 'empty' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:75]   --->   Operation 131 'br' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 132 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_next_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_next_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_next_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_next_0_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chin_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_k_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cho_read              (read             ) [ 001000000]
p_c_read              (read             ) [ 001100000]
p_chin_read           (read             ) [ 001000000]
p_k_read              (read             ) [ 001111110]
trunc_ln78_1          (trunc            ) [ 001111110]
mul_ln78              (mul              ) [ 000000000]
mul_ln78_1            (mul              ) [ 000000000]
mul_ln78_2            (mul              ) [ 000000000]
trunc_ln78            (trunc            ) [ 000111110]
add_ln78              (add              ) [ 000000000]
mul_ln78_3            (mul              ) [ 000000000]
mul_ln78_4            (mul              ) [ 000000000]
mul_ln78_5            (mul              ) [ 000000000]
trunc_ln78_2          (trunc            ) [ 000111110]
add_ln78_1            (add              ) [ 000000000]
mul_ln78_6            (mul              ) [ 000000000]
mul_ln78_7            (mul              ) [ 000000000]
trunc_ln78_3          (trunc            ) [ 000111110]
add_ln78_2            (add              ) [ 000000000]
mul_ln78_8            (mul              ) [ 000000000]
mul_ln78_9            (mul              ) [ 000000000]
trunc_ln78_4          (trunc            ) [ 000111110]
cast                  (zext             ) [ 000000000]
bound                 (mul              ) [ 000111110]
cast2                 (zext             ) [ 000000000]
cast3                 (zext             ) [ 000000000]
bound4                (mul              ) [ 000111110]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
cast24                (zext             ) [ 000000000]
cast25                (zext             ) [ 000000000]
bound26               (mul              ) [ 000011110]
icmp_ln75             (icmp             ) [ 000011110]
icmp_ln73             (icmp             ) [ 000011110]
br_ln69               (br               ) [ 000111110]
indvar_flatten58      (phi              ) [ 000011000]
indvar_flatten21      (phi              ) [ 000010000]
chi_0_i_i             (phi              ) [ 000010000]
indvar_flatten        (phi              ) [ 000010000]
kc_0_i_i              (phi              ) [ 000010000]
zext_ln71_1           (zext             ) [ 000000000]
mul_ln78_10           (mul              ) [ 000000000]
mul_ln78_11           (mul              ) [ 000000000]
trunc_ln78_5          (trunc            ) [ 000001000]
icmp_ln69             (icmp             ) [ 000011110]
icmp_ln71             (icmp             ) [ 000001000]
select_ln71           (select           ) [ 000001000]
icmp_ln75_1           (icmp             ) [ 000000000]
select_ln71_2         (select           ) [ 000000000]
icmp_ln73_1           (icmp             ) [ 000000000]
select_ln71_3         (select           ) [ 000001000]
chi                   (add              ) [ 000001000]
zext_ln71             (zext             ) [ 000000000]
or_ln71               (or               ) [ 000001000]
mul_ln78_13           (mul              ) [ 000001000]
select_ln71_7         (select           ) [ 000001000]
or_ln73               (or               ) [ 000000000]
or_ln73_1             (or               ) [ 000000000]
select_ln73           (select           ) [ 000001000]
trunc_ln78_9          (trunc            ) [ 000001000]
add_ln73_1            (add              ) [ 000001000]
add_ln71_1            (add              ) [ 000001000]
kr_0_i_i              (phi              ) [ 000011000]
trunc_ln78_6          (trunc            ) [ 000000000]
mul_ln78_12           (mul              ) [ 000000000]
add_ln69              (add              ) [ 000111110]
br_ln69               (br               ) [ 000000000]
select_ln71_1         (select           ) [ 000000000]
select_ln71_4         (select           ) [ 000000000]
mul_ln78_14           (mul              ) [ 000000000]
trunc_ln78_7          (trunc            ) [ 000000000]
select_ln71_5         (select           ) [ 000000000]
select_ln71_6         (select           ) [ 000000000]
select_ln71_8         (select           ) [ 000111110]
kr                    (add              ) [ 000000000]
trunc_ln78_8          (trunc            ) [ 000000000]
mul_ln78_15           (mul              ) [ 000000000]
select_ln73_1         (select           ) [ 000000000]
select_ln73_2         (select           ) [ 000111110]
add_ln78_3            (add              ) [ 000000000]
add_ln78_4            (add              ) [ 000010100]
add_ln78_5            (add              ) [ 000000000]
sext_ln78             (sext             ) [ 000000000]
W_buf_addr            (getelementptr    ) [ 000010100]
add_ln78_6            (add              ) [ 000000000]
sext_ln78_1           (sext             ) [ 000000000]
W_buf_addr_1          (getelementptr    ) [ 000010100]
kc                    (add              ) [ 000111110]
select_ln73_3         (select           ) [ 000111110]
select_ln71_9         (select           ) [ 000111110]
tmp                   (load             ) [ 000001010]
tmp_73                (load             ) [ 000001010]
add_ln78_7            (add              ) [ 000000000]
sext_ln78_2           (sext             ) [ 000000000]
W_buf_addr_2          (getelementptr    ) [ 000001010]
add_ln78_8            (add              ) [ 000000000]
sext_ln78_3           (sext             ) [ 000000000]
W_buf_addr_3          (getelementptr    ) [ 000001010]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
specloopname_ln75     (specloopname     ) [ 000000000]
tmp_109_i_i           (specregionbegin  ) [ 000000000]
specpipeline_ln76     (specpipeline     ) [ 000000000]
write_ln78            (write            ) [ 000000000]
write_ln78            (write            ) [ 000000000]
tmp_74                (load             ) [ 000000000]
write_ln78            (write            ) [ 000000000]
tmp_75                (load             ) [ 000000000]
write_ln78            (write            ) [ 000000000]
empty                 (specregionend    ) [ 000000000]
br_ln75               (br               ) [ 000111110]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cho">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cho"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_next_0_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_0_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W_next_0_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_0_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_next_0_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_0_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_next_0_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_next_0_3_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_c_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_chin_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chin_s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_k_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Load_W_Out_L_Inner_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_L_Inner_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_Inner_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="cho_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cho_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_c_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_c_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_chin_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_chin_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_k_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_k_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln78_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="1"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln78_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln78_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln78_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="W_buf_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="10" slack="0"/>
<pin id="138" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
<pin id="157" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp/5 tmp_73/5 tmp_74/6 tmp_75/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="W_buf_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_1/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="W_buf_addr_2_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_2/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="W_buf_addr_3_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_addr_3/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="indvar_flatten58_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="128" slack="1"/>
<pin id="179" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten58 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvar_flatten58_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="128" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten58/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten21_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="96" slack="1"/>
<pin id="191" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten21_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="96" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="chi_0_i_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="1"/>
<pin id="202" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="chi_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="chi_0_i_i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="31" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chi_0_i_i/4 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="64" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="kc_0_i_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kc_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="kc_0_i_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kc_0_i_i/4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="kr_0_i_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="2"/>
<pin id="235" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="kr_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="kr_0_i_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="2"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="31" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kr_0_i_i/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln78_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mul_ln78_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mul_ln78_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mul_ln78_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln78_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln78_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mul_ln78_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_3/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="mul_ln78_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mul_ln78_5_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_5/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln78_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln78_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mul_ln78_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_6/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mul_ln78_7_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_7/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln78_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln78_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="mul_ln78_8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_8/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_ln78_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_9/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln78_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_4/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="bound_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="cast2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="cast3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="bound4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="cast24_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2"/>
<pin id="354" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast24/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="cast25_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="96" slack="1"/>
<pin id="357" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast25/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bound26_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="96" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound26/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln75_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln73_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln71_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mul_ln78_10_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="3"/>
<pin id="380" dir="0" index="1" bw="31" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_10/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="mul_ln78_11_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="3"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_11/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln78_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_5/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln69_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="128" slack="0"/>
<pin id="394" dir="0" index="1" bw="128" slack="1"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln71_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="96" slack="0"/>
<pin id="399" dir="0" index="1" bw="96" slack="2"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln71_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="31" slack="0"/>
<pin id="406" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln75_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="3"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_1/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln71_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="1"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_2/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln73_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="2"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln71_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="1"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_3/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="chi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="31" slack="0"/>
<pin id="437" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chi/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln71_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="31" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_ln71_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mul_ln78_13_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="31" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="3"/>
<pin id="453" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_13/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln71_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="1"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_7/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln73_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln73_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln73_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln78_9_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_9/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln73_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="0"/>
<pin id="489" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln71_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="96" slack="0"/>
<pin id="495" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln78_6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_6/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mul_ln78_12_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="4"/>
<pin id="505" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_12/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln69_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="128" slack="1"/>
<pin id="510" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln71_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="10" slack="1"/>
<pin id="517" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln71_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="31" slack="0"/>
<pin id="523" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_4/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mul_ln78_14_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="4"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_14/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln78_7_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_7/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln71_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="10" slack="0"/>
<pin id="537" dir="0" index="2" bw="10" slack="0"/>
<pin id="538" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_5/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln71_6_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="10" slack="0"/>
<pin id="545" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_6/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln71_8_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="31" slack="1"/>
<pin id="551" dir="0" index="2" bw="31" slack="1"/>
<pin id="552" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_8/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="kr_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="31" slack="0"/>
<pin id="556" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kr/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln78_8_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="0"/>
<pin id="561" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_8/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="mul_ln78_15_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="4"/>
<pin id="565" dir="0" index="1" bw="10" slack="0"/>
<pin id="566" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78_15/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln73_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="10" slack="0"/>
<pin id="571" dir="0" index="2" bw="10" slack="0"/>
<pin id="572" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln73_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="31" slack="0"/>
<pin id="578" dir="0" index="2" bw="31" slack="0"/>
<pin id="579" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_2/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln78_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="0" index="1" bw="10" slack="1"/>
<pin id="585" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_3/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln78_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="0" index="1" bw="10" slack="0"/>
<pin id="590" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_4/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln78_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="3"/>
<pin id="595" dir="0" index="1" bw="10" slack="0"/>
<pin id="596" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_5/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln78_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln78_6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="3"/>
<pin id="605" dir="0" index="1" bw="10" slack="0"/>
<pin id="606" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_6/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln78_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_1/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="kc_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="1"/>
<pin id="616" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kc/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln73_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="64" slack="1"/>
<pin id="622" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_3/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln71_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="96" slack="1"/>
<pin id="628" dir="1" index="3" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_9/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln78_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="4"/>
<pin id="632" dir="0" index="1" bw="10" slack="1"/>
<pin id="633" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_7/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln78_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_2/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln78_8_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="4"/>
<pin id="641" dir="0" index="1" bw="10" slack="1"/>
<pin id="642" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_8/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln78_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78_3/6 "/>
</bind>
</comp>

<comp id="648" class="1005" name="cho_read_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cho_read "/>
</bind>
</comp>

<comp id="656" class="1005" name="p_c_read_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2"/>
<pin id="658" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_c_read "/>
</bind>
</comp>

<comp id="661" class="1005" name="p_chin_read_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_chin_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="p_k_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_k_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="trunc_ln78_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="4"/>
<pin id="687" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln78_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="trunc_ln78_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="3"/>
<pin id="693" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="696" class="1005" name="trunc_ln78_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="3"/>
<pin id="698" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln78_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="trunc_ln78_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="4"/>
<pin id="703" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln78_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="trunc_ln78_4_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="4"/>
<pin id="708" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln78_4 "/>
</bind>
</comp>

<comp id="711" class="1005" name="bound_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="1"/>
<pin id="713" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="717" class="1005" name="bound4_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="96" slack="1"/>
<pin id="719" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="723" class="1005" name="bound26_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="128" slack="1"/>
<pin id="725" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound26 "/>
</bind>
</comp>

<comp id="728" class="1005" name="icmp_ln75_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="734" class="1005" name="icmp_ln73_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="739" class="1005" name="trunc_ln78_5_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="1"/>
<pin id="741" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_5 "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln69_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="748" class="1005" name="icmp_ln71_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="754" class="1005" name="select_ln71_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="31" slack="1"/>
<pin id="756" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="759" class="1005" name="select_ln71_3_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_3 "/>
</bind>
</comp>

<comp id="765" class="1005" name="chi_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="31" slack="1"/>
<pin id="767" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="chi "/>
</bind>
</comp>

<comp id="770" class="1005" name="or_ln71_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln71 "/>
</bind>
</comp>

<comp id="777" class="1005" name="mul_ln78_13_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln78_13 "/>
</bind>
</comp>

<comp id="782" class="1005" name="select_ln71_7_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_7 "/>
</bind>
</comp>

<comp id="788" class="1005" name="select_ln73_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln73 "/>
</bind>
</comp>

<comp id="793" class="1005" name="trunc_ln78_9_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="10" slack="1"/>
<pin id="795" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_9 "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln73_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln71_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="96" slack="1"/>
<pin id="805" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="add_ln69_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="128" slack="1"/>
<pin id="810" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="813" class="1005" name="select_ln71_8_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="31" slack="1"/>
<pin id="815" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_8 "/>
</bind>
</comp>

<comp id="818" class="1005" name="select_ln73_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="31" slack="0"/>
<pin id="820" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln73_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="add_ln78_4_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="1"/>
<pin id="825" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln78_4 "/>
</bind>
</comp>

<comp id="829" class="1005" name="W_buf_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="1"/>
<pin id="831" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="W_buf_addr_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="1"/>
<pin id="836" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="kc_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="844" class="1005" name="select_ln73_3_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="1"/>
<pin id="846" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln73_3 "/>
</bind>
</comp>

<comp id="849" class="1005" name="select_ln71_9_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="96" slack="1"/>
<pin id="851" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_9 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_73_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="864" class="1005" name="W_buf_addr_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="9" slack="1"/>
<pin id="866" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="W_buf_addr_3_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="9" slack="1"/>
<pin id="871" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="78" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="78" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="78" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="141" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="167"><net_src comp="159" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="141" pin="7"/><net_sink comp="127" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="100" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="271" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="271" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="271" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="339" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="204" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="181" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="193" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="204" pin="4"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="226" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="397" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="215" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="397" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="402" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="427" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="397" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="440" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="427" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="415" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="427" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="397" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="226" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="48" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="215" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="50" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="193" pin="4"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="237" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="177" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="44" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="237" pin="4"/><net_sink comp="519" pin=2"/></net>

<net id="533"><net_src comp="526" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="513" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="54" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="502" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="557"><net_src comp="46" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="519" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="574"><net_src comp="541" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="553" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="581"><net_src comp="519" pin="3"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="568" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="534" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="607"><net_src comp="587" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="603" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="617"><net_src comp="20" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="48" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="50" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="637"><net_src comp="630" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="646"><net_src comp="639" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="651"><net_src comp="82" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="659"><net_src comp="88" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="664"><net_src comp="94" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="667"><net_src comp="661" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="671"><net_src comp="100" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="677"><net_src comp="668" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="679"><net_src comp="668" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="680"><net_src comp="668" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="681"><net_src comp="668" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="682"><net_src comp="668" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="683"><net_src comp="668" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="684"><net_src comp="668" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="688"><net_src comp="244" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="694"><net_src comp="262" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="699"><net_src comp="286" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="704"><net_src comp="306" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="709"><net_src comp="326" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="714"><net_src comp="333" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="720"><net_src comp="346" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="726"><net_src comp="358" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="731"><net_src comp="364" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="737"><net_src comp="369" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="742"><net_src comp="388" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="747"><net_src comp="392" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="397" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="757"><net_src comp="402" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="762"><net_src comp="427" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="768"><net_src comp="434" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="773"><net_src comp="444" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="780"><net_src comp="450" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="785"><net_src comp="455" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="791"><net_src comp="474" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="796"><net_src comp="482" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="801"><net_src comp="486" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="806"><net_src comp="492" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="811"><net_src comp="507" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="816"><net_src comp="548" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="821"><net_src comp="575" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="826"><net_src comp="587" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="832"><net_src comp="134" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="837"><net_src comp="147" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="842"><net_src comp="613" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="847"><net_src comp="618" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="852"><net_src comp="624" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="857"><net_src comp="141" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="862"><net_src comp="141" pin="7"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="867"><net_src comp="159" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="872"><net_src comp="168" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="141" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W_next_0_0_V | {7 }
	Port: W_next_0_1_V | {7 }
	Port: W_next_0_2_V | {7 }
	Port: W_next_0_3_V | {7 }
 - Input state : 
	Port: Load_W_ALL : cho | {1 }
	Port: Load_W_ALL : W_buf | {5 6 7 }
	Port: Load_W_ALL : p_c_s | {1 }
	Port: Load_W_ALL : p_chin_s | {1 }
	Port: Load_W_ALL : p_k_s | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln78_2 : 1
		trunc_ln78 : 2
		mul_ln78_4 : 1
		mul_ln78_5 : 2
		trunc_ln78_2 : 3
		mul_ln78_6 : 1
		mul_ln78_7 : 2
		trunc_ln78_3 : 3
		mul_ln78_8 : 1
		mul_ln78_9 : 2
		trunc_ln78_4 : 3
		bound : 1
		cast3 : 2
		bound4 : 3
	State 3
		bound26 : 1
	State 4
		zext_ln71_1 : 1
		mul_ln78_10 : 2
		mul_ln78_11 : 3
		trunc_ln78_5 : 4
		icmp_ln69 : 1
		icmp_ln71 : 1
		select_ln71 : 2
		icmp_ln75_1 : 1
		select_ln71_2 : 2
		icmp_ln73_1 : 1
		select_ln71_3 : 2
		chi : 3
		zext_ln71 : 4
		or_ln71 : 3
		mul_ln78_13 : 5
		select_ln71_7 : 3
		or_ln73 : 4
		or_ln73_1 : 4
		select_ln73 : 4
		trunc_ln78_9 : 5
		add_ln73_1 : 1
		add_ln71_1 : 1
	State 5
		trunc_ln78_6 : 1
		mul_ln78_12 : 2
		select_ln71_4 : 1
		trunc_ln78_7 : 1
		select_ln71_5 : 2
		select_ln71_6 : 3
		kr : 2
		trunc_ln78_8 : 3
		mul_ln78_15 : 4
		select_ln73_1 : 5
		select_ln73_2 : 3
		add_ln78_3 : 6
		add_ln78_4 : 7
		add_ln78_5 : 8
		sext_ln78 : 9
		W_buf_addr : 10
		tmp : 11
		add_ln78_6 : 8
		sext_ln78_1 : 9
		W_buf_addr_1 : 10
		tmp_73 : 11
	State 6
		sext_ln78_2 : 1
		W_buf_addr_2 : 2
		tmp_74 : 3
		sext_ln78_3 : 1
		W_buf_addr_3 : 2
		tmp_75 : 3
	State 7
		write_ln78 : 1
		write_ln78 : 1
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln78_fu_248     |    4    |    0    |    20   |
|          |    mul_ln78_1_fu_252    |    4    |    0    |    20   |
|          |    mul_ln78_2_fu_256    |    4    |    0    |    20   |
|          |    mul_ln78_3_fu_271    |    4    |    0    |    20   |
|          |    mul_ln78_4_fu_275    |    4    |    0    |    20   |
|          |    mul_ln78_5_fu_280    |    4    |    0    |    20   |
|          |    mul_ln78_6_fu_295    |    4    |    0    |    20   |
|          |    mul_ln78_7_fu_300    |    4    |    0    |    20   |
|          |    mul_ln78_8_fu_315    |    4    |    0    |    20   |
|    mul   |    mul_ln78_9_fu_320    |    4    |    0    |    20   |
|          |       bound_fu_333      |    4    |    0    |    20   |
|          |      bound4_fu_346      |    8    |    0    |    46   |
|          |      bound26_fu_358     |    12   |    0    |   157   |
|          |    mul_ln78_10_fu_378   |    4    |    0    |    20   |
|          |    mul_ln78_11_fu_383   |    4    |    0    |    20   |
|          |    mul_ln78_13_fu_450   |    4    |    0    |    20   |
|          |    mul_ln78_12_fu_502   |    0    |    0    |    62   |
|          |    mul_ln78_14_fu_526   |    4    |    0    |    20   |
|          |    mul_ln78_15_fu_563   |    0    |    0    |    62   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln78_fu_266     |    0    |    0    |    39   |
|          |    add_ln78_1_fu_290    |    0    |    0    |    39   |
|          |    add_ln78_2_fu_310    |    0    |    0    |    39   |
|          |        chi_fu_434       |    0    |    0    |    38   |
|          |    add_ln73_1_fu_486    |    0    |    0    |    71   |
|          |    add_ln71_1_fu_492    |    0    |    0    |   103   |
|          |     add_ln69_fu_507     |    0    |    0    |   135   |
|    add   |        kr_fu_553        |    0    |    0    |    38   |
|          |    add_ln78_3_fu_582    |    0    |    0    |    22   |
|          |    add_ln78_4_fu_587    |    0    |    0    |    22   |
|          |    add_ln78_5_fu_593    |    0    |    0    |    17   |
|          |    add_ln78_6_fu_603    |    0    |    0    |    17   |
|          |        kc_fu_613        |    0    |    0    |    39   |
|          |    add_ln78_7_fu_630    |    0    |    0    |    17   |
|          |    add_ln78_8_fu_639    |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln71_fu_402   |    0    |    0    |    31   |
|          |   select_ln71_2_fu_415  |    0    |    0    |    2    |
|          |   select_ln71_3_fu_427  |    0    |    0    |    2    |
|          |   select_ln71_7_fu_455  |    0    |    0    |    2    |
|          |    select_ln73_fu_474   |    0    |    0    |    32   |
|          |   select_ln71_1_fu_513  |    0    |    0    |    10   |
|  select  |   select_ln71_4_fu_519  |    0    |    0    |    31   |
|          |   select_ln71_5_fu_534  |    0    |    0    |    10   |
|          |   select_ln71_6_fu_541  |    0    |    0    |    10   |
|          |   select_ln71_8_fu_548  |    0    |    0    |    31   |
|          |   select_ln73_1_fu_568  |    0    |    0    |    10   |
|          |   select_ln73_2_fu_575  |    0    |    0    |    31   |
|          |   select_ln73_3_fu_618  |    0    |    0    |    64   |
|          |   select_ln71_9_fu_624  |    0    |    0    |    91   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln75_fu_364    |    0    |    0    |    20   |
|          |     icmp_ln73_fu_369    |    0    |    0    |    29   |
|   icmp   |     icmp_ln69_fu_392    |    0    |    0    |    50   |
|          |     icmp_ln71_fu_397    |    0    |    0    |    50   |
|          |    icmp_ln75_1_fu_410   |    0    |    0    |    20   |
|          |    icmp_ln73_1_fu_422   |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|          |      or_ln71_fu_444     |    0    |    0    |    2    |
|    or    |      or_ln73_fu_462     |    0    |    0    |    2    |
|          |     or_ln73_1_fu_468    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |   cho_read_read_fu_82   |    0    |    0    |    0    |
|   read   |   p_c_read_read_fu_88   |    0    |    0    |    0    |
|          |  p_chin_read_read_fu_94 |    0    |    0    |    0    |
|          |   p_k_read_read_fu_100  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln78_write_fu_106 |    0    |    0    |    0    |
|   write  | write_ln78_write_fu_113 |    0    |    0    |    0    |
|          | write_ln78_write_fu_120 |    0    |    0    |    0    |
|          | write_ln78_write_fu_127 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   trunc_ln78_1_fu_244   |    0    |    0    |    0    |
|          |    trunc_ln78_fu_262    |    0    |    0    |    0    |
|          |   trunc_ln78_2_fu_286   |    0    |    0    |    0    |
|          |   trunc_ln78_3_fu_306   |    0    |    0    |    0    |
|   trunc  |   trunc_ln78_4_fu_326   |    0    |    0    |    0    |
|          |   trunc_ln78_5_fu_388   |    0    |    0    |    0    |
|          |   trunc_ln78_9_fu_482   |    0    |    0    |    0    |
|          |   trunc_ln78_6_fu_498   |    0    |    0    |    0    |
|          |   trunc_ln78_7_fu_530   |    0    |    0    |    0    |
|          |   trunc_ln78_8_fu_559   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       cast_fu_330       |    0    |    0    |    0    |
|          |       cast2_fu_339      |    0    |    0    |    0    |
|          |       cast3_fu_342      |    0    |    0    |    0    |
|   zext   |      cast24_fu_352      |    0    |    0    |    0    |
|          |      cast25_fu_355      |    0    |    0    |    0    |
|          |    zext_ln71_1_fu_374   |    0    |    0    |    0    |
|          |     zext_ln71_fu_440    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln78_fu_598    |    0    |    0    |    0    |
|   sext   |    sext_ln78_1_fu_608   |    0    |    0    |    0    |
|          |    sext_ln78_2_fu_634   |    0    |    0    |    0    |
|          |    sext_ln78_3_fu_643   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    80   |    0    |   1841  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  W_buf_addr_1_reg_834  |    9   |
|  W_buf_addr_2_reg_864  |    9   |
|  W_buf_addr_3_reg_869  |    9   |
|   W_buf_addr_reg_829   |    9   |
|    add_ln69_reg_808    |   128  |
|   add_ln71_1_reg_803   |   96   |
|   add_ln73_1_reg_798   |   64   |
|   add_ln78_4_reg_823   |   10   |
|     bound26_reg_723    |   128  |
|     bound4_reg_717     |   96   |
|      bound_reg_711     |   64   |
|    chi_0_i_i_reg_200   |   31   |
|       chi_reg_765      |   31   |
|    cho_read_reg_648    |   32   |
|    icmp_ln69_reg_744   |    1   |
|    icmp_ln71_reg_748   |    1   |
|    icmp_ln73_reg_734   |    1   |
|    icmp_ln75_reg_728   |    1   |
|indvar_flatten21_reg_189|   96   |
|indvar_flatten58_reg_177|   128  |
| indvar_flatten_reg_211 |   64   |
|    kc_0_i_i_reg_222    |   32   |
|       kc_reg_839       |   32   |
|    kr_0_i_i_reg_233    |   31   |
|   mul_ln78_13_reg_777  |   32   |
|     or_ln71_reg_770    |    1   |
|    p_c_read_reg_656    |   32   |
|   p_chin_read_reg_661  |   32   |
|    p_k_read_reg_668    |   32   |
|  select_ln71_3_reg_759 |    1   |
|  select_ln71_7_reg_782 |    1   |
|  select_ln71_8_reg_813 |   31   |
|  select_ln71_9_reg_849 |   96   |
|   select_ln71_reg_754  |   31   |
|  select_ln73_2_reg_818 |   31   |
|  select_ln73_3_reg_844 |   64   |
|   select_ln73_reg_788  |   32   |
|     tmp_73_reg_859     |   32   |
|       tmp_reg_854      |   32   |
|  trunc_ln78_1_reg_685  |   10   |
|  trunc_ln78_2_reg_696  |   10   |
|  trunc_ln78_3_reg_701  |   10   |
|  trunc_ln78_4_reg_706  |   10   |
|  trunc_ln78_5_reg_739  |   10   |
|  trunc_ln78_9_reg_793  |   10   |
|   trunc_ln78_reg_691   |   10   |
+------------------------+--------+
|          Total         |  1653  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_141    |  p0  |   4  |   9  |   36   ||    21   |
|     grp_access_fu_141    |  p2  |   4  |   0  |    0   ||    21   |
| indvar_flatten58_reg_177 |  p0  |   2  |  128 |   256  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   292  ||  2.043  ||    51   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |    -   |    0   |  1841  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   51   |
|  Register |    -   |    -   |  1653  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |    2   |  1653  |  1892  |
+-----------+--------+--------+--------+--------+
