// Seed: 163801425
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  assign id_4 = 1'b0 == id_4;
  uwire id_5 = 1 && id_5;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    output tri0 id_4,
    output uwire id_5
);
  wor id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0
  );
  assign modCall_1.id_4 = 0;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14 = id_8, id_15, id_16;
  specify
    (id_17 => id_18) = 1;
  endspecify
endmodule
