// Seed: 2883728317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : 1 'd0] id_10;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd3,
    parameter id_4 = 32'd87
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  inout wire _id_4;
  input wire _id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  logic [7:0][id_4 : id_3  <  1] id_6;
  wire [( "" ) : id_3] id_7;
  assign id_6[1] = id_3;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7,
      id_7,
      id_1,
      id_5,
      id_1,
      id_7,
      id_1
  );
endmodule
