# VLSI_SoC_Design_and_Planning
## Get familiar to open-source EDA tools
### OpenLANE Directory Structure 
![image](https://github.com/JagadeeshJ17/VLSI_SoC_Design_and_Planning/assets/159161730/6efd29c4-ffed-4abc-ba85-81fa1450ded5)

![image](https://github.com/JagadeeshJ17/VLSI_SoC_Design_and_Planning/assets/159161730/32b018a3-97fb-49b3-9ab4-c188e7748945)

### Design Preparation Step
