-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/10/2022 21:29:59"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DUT IS
    PORT (
	input_vector : IN std_logic_vector(1 DOWNTO 0);
	output_vector : BUFFER std_logic_vector(79 DOWNTO 0)
	);
END DUT;

-- Design Ports Information
-- output_vector[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[1]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[5]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[6]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[8]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[10]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[11]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[12]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[13]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[14]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[15]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[16]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[17]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[18]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[19]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[20]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[21]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[22]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[23]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[24]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[25]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[26]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[27]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[28]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[29]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[30]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[31]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[32]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[33]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[34]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[35]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[36]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[37]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[38]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[39]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[40]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[41]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[42]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[43]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[44]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[45]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[46]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[47]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[48]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[49]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[50]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[51]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[52]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[53]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[54]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[55]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[56]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[57]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[58]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[59]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[60]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[61]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[62]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[63]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[64]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[65]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[66]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[67]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[68]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[69]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[70]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[71]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[72]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[73]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[74]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[75]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[76]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[77]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[78]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_vector[79]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input_vector[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- input_vector[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF DUT IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_input_vector : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_output_vector : std_logic_vector(79 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \input_vector[0]~input_o\ : std_logic;
SIGNAL \input_vector[0]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \input_vector[1]~input_o\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][2]~combout\ : std_logic;
SIGNAL \add_instance|comb~0_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|inst_reg|Dout[12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux33~1_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux14~1_combout\ : std_logic;
SIGNAL \add_instance|id|Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|id|Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|id|Mux11~2_combout\ : std_logic;
SIGNAL \add_instance|id|Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|id|Mux11~1_combout\ : std_logic;
SIGNAL \add_instance|id|Mux11~3_combout\ : std_logic;
SIGNAL \add_instance|IF_ID_pipe|valid_reg|Dout~0_combout\ : std_logic;
SIGNAL \add_instance|IF_ID_pipe|valid_reg|Dout~q\ : std_logic;
SIGNAL \add_instance|ID_RR_pipe|valid_reg|Dout~0_combout\ : std_logic;
SIGNAL \add_instance|ID_RR_pipe|valid_reg|Dout~q\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|valid_reg|Dout~q\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|process_0~0_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|alu_op[1]~1_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|alu_en~0_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|alu_en~combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|Equal0~1_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux33~0_combout\ : std_logic;
SIGNAL \add_instance|RF|Decoder0~3_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux15~1_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][0]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~15_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][0]~feeder_combout\ : std_logic;
SIGNAL \input_vector[1]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|id|Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|y[2]~0_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|Equal5~0_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|id|Mux17~0_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|id|Mux16~0_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|alu_op[0]~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][3]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~12_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[3]~12_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux25~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux25~1_combout\ : std_logic;
SIGNAL \add_instance|Addr_cmp_3|Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|Equal0~1_combout\ : std_logic;
SIGNAL \add_instance|Addr_cmp_4|Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][2]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~13_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[2]~13_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux31~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux30~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|Equal0~2_combout\ : std_logic;
SIGNAL \add_instance|RF|Decoder0~5_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|Decoder0~6_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|Decoder0~4_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|Decoder0~7_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][1]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~42_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|Decoder0~2_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|Decoder0~1_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][1]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~43_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~44_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[0]~15_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][0]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~45_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][0]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~46_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~47_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~2\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~6\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~9_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[2]~2_combout\ : std_logic;
SIGNAL \add_instance|D3_EX~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~11_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~10_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~9_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][2]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux19~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][2]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux19~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~12_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~15_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~14_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~13_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][2]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux19~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][2]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux19~1_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux19~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][2]~10_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~21_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~22_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~23_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][2]~9_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~20_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][2]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux19~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~19_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~16_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~18_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~17_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][2]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux19~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~31_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~30_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][2]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~29_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][2]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux19~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~25_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~24_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~27_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~26_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][2]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux19~7_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux19~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux19~10_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][2]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~39_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][2]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~40_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~41_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[2]~13_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~10\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~13_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|carryL~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[3]~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][3]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux20~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][3]~11_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][3]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux20~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][3]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux20~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][3]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux20~6_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux20~9_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][3]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux20~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][3]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux20~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][3]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][3]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux20~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][3]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux20~3_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux20~4_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux20~10_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][3]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~36_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][3]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~37_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~38_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[3]~12_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux28~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][4]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux21~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][4]~12_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][4]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux21~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][4]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux21~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][4]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux21~8_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux21~9_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][4]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux21~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][4]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux21~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][4]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][4]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux21~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][4]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux21~2_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux21~4_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux21~10_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][4]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~11_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[4]~11_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux27~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~14\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~17_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[4]~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|Decoder0~28_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][0]~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][0]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux17~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][0]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux17~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][0]~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][0]~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][0]~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][0]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux17~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][0]~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][0]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux17~6_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux17~9_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][0]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux17~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][0]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux17~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][0]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux17~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][0]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux17~2_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux17~4_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux17~10_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[0]~15_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~1_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[0]~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux15~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~1_sumout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[0]~feeder_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][5]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~10_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][5]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux22~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][5]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux22~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][5]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux22~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][5]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux22~3_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux22~4_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][5]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~31_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][5]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~30_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~32_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[5]~10_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~18\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~21_sumout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux26~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carryL~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[5]~5_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux10~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|v[0]~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|v[1]~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~0_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[5]~15_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][15]~combout\ : std_logic;
SIGNAL \add_instance|cls|Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][14]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][14]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux31~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][14]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux31~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][14]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux31~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][14]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux31~2_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux31~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|v[2]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|v[3]~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|process_0~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|v[4]~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|process_0~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|v[5]~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][6]~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~50\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~53_sumout\ : std_logic;
SIGNAL \add_instance|ID_RR_pipe|pc_2_reg|Dout[13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux18~0_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][13]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~2_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[13]~2_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][12]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~9_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][12]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~10_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~11_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[12]~3_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux19~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][11]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][11]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux28~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][11]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux28~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][11]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux28~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][11]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux28~0_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux28~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][11]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux28~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][11]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux28~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][11]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux28~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][11]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux28~7_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux28~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][11]~combout\ : std_logic;
SIGNAL \add_instance|pc_IF[11]~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~21_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~78_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~79_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~80_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~18_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~19_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~12_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[8]~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~8_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[9]~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~20_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~1_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[14]~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal7~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~17_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~14_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~15_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~13_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~30_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~26_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~27_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal5~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~25_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~28_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout[3]~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~43_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~44_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~46_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~47_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~48_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~45_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~49_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~50_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[2][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~42_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~51_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~52_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~53_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~54_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~57_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~56_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~58_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~55_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~59_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~60_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~61_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[0][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~62_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~65_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~67_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~68_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~69_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~66_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~70_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~71_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~64_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~72_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~63_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~73_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[3][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal4~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal3~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~8_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout[3]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~32_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~36_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~35_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~37_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~34_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~38_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~33_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~39_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~40_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~31_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~41_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~29_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout[3]~2_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~34_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~35_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~36_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~14\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~18\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~22\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~25_sumout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux25~3_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][6]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~9_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[6]~9_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~22\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~25_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[6]~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][6]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux23~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][6]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux23~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][6]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux23~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][6]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux23~3_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux23~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][6]~16_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][6]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux23~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][6]~13_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][6]~14_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][6]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux23~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][6]~15_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][6]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux23~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][6]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][6]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux23~7_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux23~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux23~10_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][6]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~28_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][6]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~27_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~29_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[6]~9_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux9~2_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[6]~14_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[4][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~77_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~81_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~76_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~82_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~75_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~83_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~74_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~84_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][8]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~40_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~41_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~42_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~26\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~30\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~33_sumout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][8]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~7_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[8]~7_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux23~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][7]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][7]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux24~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][7]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux24~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][7]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux24~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][7]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux24~1_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux24~4_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[7]~8_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~26\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~29_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|carryL~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[7]~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][7]~17_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][7]~18_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][7]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux24~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][7]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux24~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][7]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux24~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][7]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][7]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux24~6_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux24~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux24~10_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][7]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~24_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][7]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~25_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~26_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[7]~8_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux24~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~30\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~33_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[8]~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][8]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux25~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][8]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux25~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][8]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux25~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][8]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux25~3_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux25~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][8]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux25~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][8]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux25~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][8]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][8]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux25~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][8]~19_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][8]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux25~5_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux25~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux25~10_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][8]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~22_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][8]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~21_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~23_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[8]~7_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux7~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal6~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~16_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout[3]~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][9]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~43_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][9]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~44_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][9]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~45_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~34\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~37_sumout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][9]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][9]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux26~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][9]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux26~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][9]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux26~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][9]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux26~2_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux26~4_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[9]~6_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carryL~3_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~34\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~37_sumout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux22~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[9]~9_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][9]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux26~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][9]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux26~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][9]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][9]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux26~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][9]~20_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][9]~21_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][9]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux26~5_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux26~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux26~10_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][9]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~19_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][9]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~18_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~20_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[9]~6_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux6~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~38\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~41_sumout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux21~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][10]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~5_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[10]~5_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~38\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~41_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[10]~10_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][10]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux27~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][10]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux27~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][10]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux27~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][10]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux27~2_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux27~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][10]~22_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][10]~23_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][10]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux27~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][10]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux27~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][10]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux27~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][10]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][10]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux27~8_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux27~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux27~10_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][10]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~15_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][10]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~16_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~17_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[10]~5_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux5~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][10]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~46_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~47_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][10]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~48_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[10]~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[5][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~22_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~23_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~24_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~25_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~26_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~27_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~28_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~29_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~20_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~30_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][11]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~49_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~50_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~51_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~42\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~45_sumout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[11]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux20~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[11]~4_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carryL~4_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~42\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~45_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[11]~11_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux28~10_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][11]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~12_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][11]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~13_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~14_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[11]~4_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~46\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~49_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[12]~12_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][12]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux29~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][12]~25_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][12]~26_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][12]~24_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][12]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux29~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][12]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux29~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][12]~27_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][12]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux29~6_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux29~9_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][12]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux29~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][12]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux29~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][12]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux29~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][12]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][12]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux29~1_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux29~4_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux29~10_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[12]~3_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carryL~5_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~50\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~53_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[13]~13_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][13]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux30~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][13]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux30~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][13]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux30~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][13]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux30~0_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux30~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][13]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux30~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][13]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux30~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][13]~29_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][13]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux30~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][13]~28_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][13]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux30~5_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux30~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux30~10_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][13]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~6_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][13]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~7_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~8_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[13]~2_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][13]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~22_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~23_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~24_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[13]~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[6][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~13_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~14_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~15_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~16_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~17_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~18_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~19_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][14]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~25_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~26_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~27_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~54\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~57_sumout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[14]~1_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux17~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~54\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~57_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[14]~14_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][14]~32_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][14]~31_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][14]~30_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][14]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux31~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][14]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux31~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][14]~33_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][14]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux31~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][14]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][14]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux31~7_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux31~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux31~10_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][14]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~3_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][14]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~4_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~5_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[14]~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~58\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~61_sumout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][15]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~28_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~29_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~30_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[15]~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[1][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~21_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~22_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal2~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~23_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~24_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|match~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|match~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|match~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal1~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|match~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|match~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|match~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][5]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~31_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~32_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~33_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~21_sumout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|pc_2_reg|Dout[5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][5]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux22~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][5]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux22~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][5]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux22~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][5]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][5]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux22~7_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux22~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux22~10_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[5]~10_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~3_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~4_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~11_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[5]~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~6_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~5_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~7_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~8_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~19_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[13]~12_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[12]~11_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~9_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[14]~13_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout[15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][15]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][15]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~1_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~2_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[15]~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux16~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|adl_temp[15]~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~58\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~61_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[15]~15_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][15]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux32~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][15]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux32~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][15]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux32~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][15]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux32~3_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux32~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][15]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux32~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][15]~35_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][15]~34_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][15]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux32~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][15]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux32~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][15]~37_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][15]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][15]~36_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][15]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux32~8_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux32~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux32~10_combout\ : std_logic;
SIGNAL \add_instance|cls|Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[3][15]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[15]~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~10_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[15]~14_combout\ : std_logic;
SIGNAL \add_instance|main_alu|WideOr0~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~12_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~13_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[11]~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~14_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~15_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[4]~5_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[1]~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[2]~3_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[3]~4_combout\ : std_logic;
SIGNAL \add_instance|main_alu|WideOr0~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~16_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[6]~6_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[7]~7_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[10]~10_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~17_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[8]~8_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carry~18_combout\ : std_logic;
SIGNAL \add_instance|main_alu|dest_temp[9]~9_combout\ : std_logic;
SIGNAL \add_instance|main_alu|WideOr0~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|WideOr0~combout\ : std_logic;
SIGNAL \add_instance|main_alu|Z~combout\ : std_logic;
SIGNAL \add_instance|main_alu|C~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|carryL~6_combout\ : std_logic;
SIGNAL \add_instance|main_alu|C~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|C~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|C~combout\ : std_logic;
SIGNAL \add_instance|wb_control_EX~0_combout\ : std_logic;
SIGNAL \add_instance|wb_control_EX~1_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|wb_cont|Dout~q\ : std_logic;
SIGNAL \add_instance|p_mem_wb|wb_cont|Dout~q\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[6][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[4][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[5][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[7][4]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~33_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[2][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|registers[1][4]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~34_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout~35_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[4]~11_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux11~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~17_sumout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][4]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~16_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~17_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][4]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~18_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[4]~4_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux12~1_combout\ : std_logic;
SIGNAL \add_instance|id|Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout~14_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|output[1]~14_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|Mux14~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|Add0~5_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|dest[1]~1_combout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D1_reg|Dout[1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[30][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[18][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[22][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[26][1]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux18~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[17][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[29][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[21][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[25][1]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux18~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[31][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[19][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[23][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[27][1]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux18~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[16][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[20][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[24][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[28][1]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux18~0_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux18~4_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][1]~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[0][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[3][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][1]~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[2][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[1][1]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux18~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[11][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[10][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[9][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[8][1]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux18~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[6][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][1]~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[5][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[7][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[4][1]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux18~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[15][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][1]~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[13][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[12][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][1]~feeder_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ram_block[14][1]~q\ : std_logic;
SIGNAL \add_instance|mi|Mux18~8_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux18~9_combout\ : std_logic;
SIGNAL \add_instance|mi|Mux18~10_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|output[1]~14_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux14~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~2\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~5_sumout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][1]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][1]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~8_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~9_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[1]~1_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|stl|Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|stl|Mux0~1_combout\ : std_logic;
SIGNAL \add_instance|stl|Mux0~2_combout\ : std_logic;
SIGNAL \add_instance|stl|CS~q\ : std_logic;
SIGNAL \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~9_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~7_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~3_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~5_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~4_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~2_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~6_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux7~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux6~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux4~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux5~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|comb~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux8~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~29_sumout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][7]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~37_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~38_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~39_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[7]~13_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux9~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux8~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~2_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux12~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux13~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~15_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux10~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux11~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~13_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux14~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux15~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~14_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~16_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[2]~2_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~8_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux4~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~46\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~49_sumout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][12]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~19_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~20_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~21_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[12]~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal8~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Branch_addr~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][2]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~10_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~11_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~12_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~6\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~9_sumout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux13~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~10\ : std_logic;
SIGNAL \add_instance|main_alu_1|Add0~13_sumout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux12~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][3]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~13_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~14_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~15_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[3]~3_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|ID_RR_pipe|inst_reg|Dout[13]~feeder_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux2~9_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|Equal0~17_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][15]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|CA[7][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~86_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~85_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[7][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[5][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[6][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[4][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[1][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[0][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[2][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|BA[3][0]~combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~3_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~5_combout\ : std_logic;
SIGNAL \add_instance|PC|Dout~6_combout\ : std_logic;
SIGNAL \add_instance|pc_IF[0]~0_combout\ : std_logic;
SIGNAL \add_instance|code_mem|Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|id|Mux18~0_combout\ : std_logic;
SIGNAL \add_instance|id|Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|id|Mux10~1_combout\ : std_logic;
SIGNAL \add_instance|RF|Decoder0~0_combout\ : std_logic;
SIGNAL \add_instance|RF|registers[0][0]~combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|inst_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|AD2_reg|Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|p_mem_wb|D3_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|EXE_MEM_pipe|AD3_reg|Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|p_mem_wb|inst_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|mi|Mem_addr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|cond_reg|Dout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \add_instance|EXE_MEM_pipe|inst_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|p_mem_wb|AD3_reg|Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|AD3_reg|Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|pc_2_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|inst_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|AD3_reg|Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|AD2_reg|Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|cond_reg|Dout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|AD1_reg|Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|pc_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|main_alu|dest\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|pc_2_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|EXE_MEM_pipe|D1_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|PC|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|IF_ID_pipe|inst_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|AD1_reg|Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|pc_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|IF_ID_pipe|pc_2_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|mi|Mem_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|IF_ID_pipe|pc_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|EXE_MEM_pipe|pc_reg|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|y\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|x\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|main_alu|adl_temp\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \add_instance|mi|WB_d3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|alu_oper_sel1|alu_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \add_instance|main_alu|dest_temp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|id|AD3\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|id|CZ\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \add_instance|id|AD2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|LUT_FLUSH|v\ : std_logic_vector(0 TO 7);
SIGNAL \add_instance|RF|ALT_INV_registers[6][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[6][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][15]~combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_CZ\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \add_instance|id|ALT_INV_AD3\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|mi|ALT_INV_Mem_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|main_alu|ALT_INV_dest\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|ALT_INV_alu_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \add_instance|main_alu|ALT_INV_Z~combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_C~combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mem_addr\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \add_instance|mi|ALT_INV_WB_d3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|stl|ALT_INV_CS~q\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|cond_reg|ALT_INV_Dout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|valid_reg|ALT_INV_Dout~q\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 12);
SIGNAL \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 12);
SIGNAL \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\ : std_logic;
SIGNAL \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 12);
SIGNAL \add_instance|main_alu|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|main_alu|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \add_instance|ID_RR_pipe|pc_2_reg|ALT_INV_Dout\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \add_instance|main_alu|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add_instance|main_alu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|RR_EXE_pipe|AD1_reg|ALT_INV_Dout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \add_instance|main_alu_1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \add_instance|IF_ID_pipe|pc_2_reg|ALT_INV_Dout\ : std_logic_vector(13 DOWNTO 13);
SIGNAL \add_instance|main_alu|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][1]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][1]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][1]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][1]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][1]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][1]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][1]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][1]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][1]~q\ : std_logic;
SIGNAL \add_instance|ALT_INV_wb_control_EX~0_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][0]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][0]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][0]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][0]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][0]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][0]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][0]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][0]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][0]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \add_instance|cls|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][4]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][4]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][4]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][4]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][4]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][4]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][4]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][4]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][4]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][3]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][3]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][3]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][3]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][3]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][3]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][3]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][3]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][3]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][2]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][2]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][2]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][2]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][2]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][2]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][2]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][2]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][7]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][7]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][7]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][7]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][7]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][7]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][7]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][7]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][6]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][6]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][6]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][6]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][6]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][6]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][6]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][6]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][6]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][5]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][5]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][5]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][5]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][5]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][5]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][5]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][5]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][5]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][9]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][9]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][9]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][9]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][9]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][9]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][9]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][9]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][9]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][8]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][8]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][8]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][8]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][8]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][8]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][8]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][8]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][8]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][7]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][13]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][13]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][13]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][13]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][13]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][13]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][13]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][12]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][12]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][12]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][12]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][12]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][12]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][12]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][12]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][12]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][11]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][11]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][11]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][11]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][11]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][11]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][11]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][11]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][11]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][10]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][10]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][15]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][15]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][15]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][15]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][15]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][15]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][15]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][15]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][15]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][14]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[11][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[10][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[9][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[8][14]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[7][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[6][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[5][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[4][14]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[3][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[2][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[1][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[0][14]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[31][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[27][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[23][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[19][14]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[30][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[26][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[22][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[18][14]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[29][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[25][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[21][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[17][14]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[28][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[24][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[20][14]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[16][14]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[15][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[14][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[13][13]~q\ : std_logic;
SIGNAL \add_instance|data_mem1|ALT_INV_ram_block[12][13]~q\ : std_logic;
SIGNAL \add_instance|mi|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[0]~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_C~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_C~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carryL~6_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carryL~5_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carryL~4_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carryL~3_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carryL~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carryL~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carryL~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_C~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~10_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~9_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~8_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~7_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~6_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~5_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~4_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~3_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~2_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[0]~15_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[0]~15_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[1]~14_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[1]~14_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[2]~13_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[3]~12_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~1_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[4]~11_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[5]~10_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[6]~9_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[6]~9_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[7]~8_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[7]~8_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[8]~7_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[8]~7_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[9]~6_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[9]~6_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[10]~5_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[10]~5_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[11]~4_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[11]~4_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[12]~3_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[12]~3_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[13]~2_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[13]~2_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[14]~1_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[14]~1_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_output[15]~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_output[15]~0_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[4]~5_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_adl_temp\ : std_logic_vector(15 DOWNTO 2);
SIGNAL \add_instance|main_alu|ALT_INV_carry~15_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[3]~4_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~14_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[2]~3_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[1]~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[11]~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~13_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~12_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[5]~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~11_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|ALT_INV_alu_en~0_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|ALT_INV_alu_op[1]~1_combout\ : std_logic;
SIGNAL \add_instance|alu_oper_sel1|ALT_INV_alu_op[0]~0_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~46_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~45_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~43_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~42_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~40_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~39_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~37_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~36_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~34_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~33_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~31_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~30_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~28_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~27_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~25_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~24_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~22_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~21_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~19_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~18_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~16_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~15_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~13_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~12_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~10_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~9_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~7_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~6_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~4_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~3_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_x\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~1_combout\ : std_logic;
SIGNAL \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~0_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_y\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \add_instance|ALT_INV_y[2]~0_combout\ : std_logic;
SIGNAL \add_instance|IF_ID_pipe|valid_reg|ALT_INV_Dout~q\ : std_logic;
SIGNAL \add_instance|stl|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \add_instance|stl|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~15_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~14_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~12_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~11_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~10_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~9_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~8_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~7_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~6_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_pc_IF[13]~6_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_pc_IF[12]~5_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_pc_IF[4]~4_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_pc_IF[3]~3_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_pc_IF[2]~2_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_pc_IF[1]~1_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \add_instance|ALT_INV_pc_IF[0]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\ : std_logic;
SIGNAL \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \add_instance|Prio_mux_2|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[15]~15_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[14]~14_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[13]~13_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[12]~12_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[11]~11_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[10]~10_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[9]~9_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[8]~8_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[7]~7_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[6]~6_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[5]~5_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[4]~4_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[3]~3_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[2]~2_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest[1]~1_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[15]~14_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_adl_temp[15]~0_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[14]~13_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[13]~12_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~19_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[12]~11_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[10]~10_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[9]~9_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~18_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[8]~8_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~17_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[7]~7_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_dest_temp[6]~6_combout\ : std_logic;
SIGNAL \add_instance|main_alu|ALT_INV_carry~16_combout\ : std_logic;
SIGNAL \add_instance|code_mem|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~17_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~16_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~14_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~13_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~11_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~10_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~8_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~7_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~5_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout[3]~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~30_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~3_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout[3]~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~29_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_match~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_match~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_match~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_match~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_match~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~28_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~27_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~26_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~25_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~24_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~23_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~22_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~21_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout[3]~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~20_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~19_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~18_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~17_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~16_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~15_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~14_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~13_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout[3]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_Equal4~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~83_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~82_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~81_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~80_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~79_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~78_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~77_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~76_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~75_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~74_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~72_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~71_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~70_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~69_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~68_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~67_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~66_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~65_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~64_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~63_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~61_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~60_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~59_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~58_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~57_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~56_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~55_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~54_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~53_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~51_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~50_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~49_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~48_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~47_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~46_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~45_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~44_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~43_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~42_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~40_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~39_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~38_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~37_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~36_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~35_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~34_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~33_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~32_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~31_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~29_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~28_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~27_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~26_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~25_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~24_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~23_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~22_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~21_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~20_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~18_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~17_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~16_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~15_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~14_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~13_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~12_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~11_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~10_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~9_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~7_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~6_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~50_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~49_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~47_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~46_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~44_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~43_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~41_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~40_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~38_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~37_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~35_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~34_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~32_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~31_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~29_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~28_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~26_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~25_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~0_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~23_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~22_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~20_combout\ : std_logic;
SIGNAL \add_instance|PC|ALT_INV_Dout~19_combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[7][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[3][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[2][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[1][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][15]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][14]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][13]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][12]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][11]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][10]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][9]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][8]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][7]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][6]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][5]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][4]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][3]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][2]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][1]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[0][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~86_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~85_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_v\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[4][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[1][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[6][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[5][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[3][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[2][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[7][12]~combout\ : std_logic;
SIGNAL \add_instance|id|ALT_INV_AD2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \add_instance|RF|ALT_INV_registers[6][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[5][0]~combout\ : std_logic;
SIGNAL \add_instance|RF|ALT_INV_registers[4][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][12]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][8]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][7]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][6]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][0]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][5]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][4]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][3]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][2]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][1]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][15]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][14]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][13]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_CA[0][12]~combout\ : std_logic;
SIGNAL \ALT_INV_input_vector[1]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_input_vector[1]~input_o\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][11]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[0][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[2][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[3][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[5][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[6][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[7][10]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[4][9]~combout\ : std_logic;
SIGNAL \add_instance|LUT_FLUSH|ALT_INV_BA[1][9]~combout\ : std_logic;

BEGIN

ww_input_vector <= input_vector;
output_vector <= ww_output_vector;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\add_instance|RF|ALT_INV_registers[6][1]~combout\ <= NOT \add_instance|RF|registers[6][1]~combout\;
\add_instance|RF|ALT_INV_registers[5][1]~combout\ <= NOT \add_instance|RF|registers[5][1]~combout\;
\add_instance|RF|ALT_INV_registers[4][1]~combout\ <= NOT \add_instance|RF|registers[4][1]~combout\;
\add_instance|RF|ALT_INV_registers[6][2]~combout\ <= NOT \add_instance|RF|registers[6][2]~combout\;
\add_instance|RF|ALT_INV_registers[5][2]~combout\ <= NOT \add_instance|RF|registers[5][2]~combout\;
\add_instance|RF|ALT_INV_registers[4][2]~combout\ <= NOT \add_instance|RF|registers[4][2]~combout\;
\add_instance|RF|ALT_INV_registers[6][3]~combout\ <= NOT \add_instance|RF|registers[6][3]~combout\;
\add_instance|RF|ALT_INV_registers[5][3]~combout\ <= NOT \add_instance|RF|registers[5][3]~combout\;
\add_instance|RF|ALT_INV_registers[4][3]~combout\ <= NOT \add_instance|RF|registers[4][3]~combout\;
\add_instance|RF|ALT_INV_registers[6][4]~combout\ <= NOT \add_instance|RF|registers[6][4]~combout\;
\add_instance|RF|ALT_INV_registers[5][4]~combout\ <= NOT \add_instance|RF|registers[5][4]~combout\;
\add_instance|RF|ALT_INV_registers[4][4]~combout\ <= NOT \add_instance|RF|registers[4][4]~combout\;
\add_instance|RF|ALT_INV_registers[6][5]~combout\ <= NOT \add_instance|RF|registers[6][5]~combout\;
\add_instance|RF|ALT_INV_registers[5][5]~combout\ <= NOT \add_instance|RF|registers[5][5]~combout\;
\add_instance|RF|ALT_INV_registers[4][5]~combout\ <= NOT \add_instance|RF|registers[4][5]~combout\;
\add_instance|RF|ALT_INV_registers[6][6]~combout\ <= NOT \add_instance|RF|registers[6][6]~combout\;
\add_instance|RF|ALT_INV_registers[5][6]~combout\ <= NOT \add_instance|RF|registers[5][6]~combout\;
\add_instance|RF|ALT_INV_registers[4][6]~combout\ <= NOT \add_instance|RF|registers[4][6]~combout\;
\add_instance|RF|ALT_INV_registers[6][7]~combout\ <= NOT \add_instance|RF|registers[6][7]~combout\;
\add_instance|RF|ALT_INV_registers[5][7]~combout\ <= NOT \add_instance|RF|registers[5][7]~combout\;
\add_instance|RF|ALT_INV_registers[4][7]~combout\ <= NOT \add_instance|RF|registers[4][7]~combout\;
\add_instance|RF|ALT_INV_registers[6][8]~combout\ <= NOT \add_instance|RF|registers[6][8]~combout\;
\add_instance|RF|ALT_INV_registers[5][8]~combout\ <= NOT \add_instance|RF|registers[5][8]~combout\;
\add_instance|RF|ALT_INV_registers[4][8]~combout\ <= NOT \add_instance|RF|registers[4][8]~combout\;
\add_instance|RF|ALT_INV_registers[6][9]~combout\ <= NOT \add_instance|RF|registers[6][9]~combout\;
\add_instance|RF|ALT_INV_registers[5][9]~combout\ <= NOT \add_instance|RF|registers[5][9]~combout\;
\add_instance|RF|ALT_INV_registers[4][9]~combout\ <= NOT \add_instance|RF|registers[4][9]~combout\;
\add_instance|RF|ALT_INV_registers[6][10]~combout\ <= NOT \add_instance|RF|registers[6][10]~combout\;
\add_instance|RF|ALT_INV_registers[5][10]~combout\ <= NOT \add_instance|RF|registers[5][10]~combout\;
\add_instance|RF|ALT_INV_registers[4][10]~combout\ <= NOT \add_instance|RF|registers[4][10]~combout\;
\add_instance|RF|ALT_INV_registers[6][11]~combout\ <= NOT \add_instance|RF|registers[6][11]~combout\;
\add_instance|RF|ALT_INV_registers[5][11]~combout\ <= NOT \add_instance|RF|registers[5][11]~combout\;
\add_instance|RF|ALT_INV_registers[4][11]~combout\ <= NOT \add_instance|RF|registers[4][11]~combout\;
\add_instance|RF|ALT_INV_registers[6][12]~combout\ <= NOT \add_instance|RF|registers[6][12]~combout\;
\add_instance|RF|ALT_INV_registers[5][12]~combout\ <= NOT \add_instance|RF|registers[5][12]~combout\;
\add_instance|RF|ALT_INV_registers[4][12]~combout\ <= NOT \add_instance|RF|registers[4][12]~combout\;
\add_instance|RF|ALT_INV_registers[6][13]~combout\ <= NOT \add_instance|RF|registers[6][13]~combout\;
\add_instance|RF|ALT_INV_registers[5][13]~combout\ <= NOT \add_instance|RF|registers[5][13]~combout\;
\add_instance|RF|ALT_INV_registers[4][13]~combout\ <= NOT \add_instance|RF|registers[4][13]~combout\;
\add_instance|RF|ALT_INV_registers[6][14]~combout\ <= NOT \add_instance|RF|registers[6][14]~combout\;
\add_instance|RF|ALT_INV_registers[5][14]~combout\ <= NOT \add_instance|RF|registers[5][14]~combout\;
\add_instance|RF|ALT_INV_registers[4][14]~combout\ <= NOT \add_instance|RF|registers[4][14]~combout\;
\add_instance|RF|ALT_INV_registers[6][15]~combout\ <= NOT \add_instance|RF|registers[6][15]~combout\;
\add_instance|RF|ALT_INV_registers[5][15]~combout\ <= NOT \add_instance|RF|registers[5][15]~combout\;
\add_instance|RF|ALT_INV_registers[4][15]~combout\ <= NOT \add_instance|RF|registers[4][15]~combout\;
\add_instance|id|ALT_INV_CZ\(0) <= NOT \add_instance|id|CZ\(0);
\add_instance|id|ALT_INV_CZ\(1) <= NOT \add_instance|id|CZ\(1);
\add_instance|id|ALT_INV_AD3\(2) <= NOT \add_instance|id|AD3\(2);
\add_instance|id|ALT_INV_AD3\(1) <= NOT \add_instance|id|AD3\(1);
\add_instance|id|ALT_INV_AD3\(0) <= NOT \add_instance|id|AD3\(0);
\add_instance|mi|ALT_INV_Mem_in\(15) <= NOT \add_instance|mi|Mem_in\(15);
\add_instance|main_alu|ALT_INV_dest\(15) <= NOT \add_instance|main_alu|dest\(15);
\add_instance|mi|ALT_INV_Mem_in\(14) <= NOT \add_instance|mi|Mem_in\(14);
\add_instance|main_alu|ALT_INV_dest\(14) <= NOT \add_instance|main_alu|dest\(14);
\add_instance|mi|ALT_INV_Mem_in\(13) <= NOT \add_instance|mi|Mem_in\(13);
\add_instance|main_alu|ALT_INV_dest\(13) <= NOT \add_instance|main_alu|dest\(13);
\add_instance|mi|ALT_INV_Mem_in\(12) <= NOT \add_instance|mi|Mem_in\(12);
\add_instance|main_alu|ALT_INV_dest\(12) <= NOT \add_instance|main_alu|dest\(12);
\add_instance|mi|ALT_INV_Mem_in\(11) <= NOT \add_instance|mi|Mem_in\(11);
\add_instance|main_alu|ALT_INV_dest\(11) <= NOT \add_instance|main_alu|dest\(11);
\add_instance|mi|ALT_INV_Mem_in\(10) <= NOT \add_instance|mi|Mem_in\(10);
\add_instance|main_alu|ALT_INV_dest\(10) <= NOT \add_instance|main_alu|dest\(10);
\add_instance|mi|ALT_INV_Mem_in\(9) <= NOT \add_instance|mi|Mem_in\(9);
\add_instance|main_alu|ALT_INV_dest\(9) <= NOT \add_instance|main_alu|dest\(9);
\add_instance|mi|ALT_INV_Mem_in\(8) <= NOT \add_instance|mi|Mem_in\(8);
\add_instance|main_alu|ALT_INV_dest\(8) <= NOT \add_instance|main_alu|dest\(8);
\add_instance|mi|ALT_INV_Mem_in\(7) <= NOT \add_instance|mi|Mem_in\(7);
\add_instance|main_alu|ALT_INV_dest\(7) <= NOT \add_instance|main_alu|dest\(7);
\add_instance|mi|ALT_INV_Mem_in\(6) <= NOT \add_instance|mi|Mem_in\(6);
\add_instance|main_alu|ALT_INV_dest\(6) <= NOT \add_instance|main_alu|dest\(6);
\add_instance|mi|ALT_INV_Mem_in\(5) <= NOT \add_instance|mi|Mem_in\(5);
\add_instance|main_alu|ALT_INV_dest\(5) <= NOT \add_instance|main_alu|dest\(5);
\add_instance|mi|ALT_INV_Mem_in\(4) <= NOT \add_instance|mi|Mem_in\(4);
\add_instance|main_alu|ALT_INV_dest\(4) <= NOT \add_instance|main_alu|dest\(4);
\add_instance|mi|ALT_INV_Mem_in\(3) <= NOT \add_instance|mi|Mem_in\(3);
\add_instance|main_alu|ALT_INV_dest\(3) <= NOT \add_instance|main_alu|dest\(3);
\add_instance|mi|ALT_INV_Mem_in\(2) <= NOT \add_instance|mi|Mem_in\(2);
\add_instance|main_alu|ALT_INV_dest\(2) <= NOT \add_instance|main_alu|dest\(2);
\add_instance|mi|ALT_INV_Mem_in\(1) <= NOT \add_instance|mi|Mem_in\(1);
\add_instance|main_alu|ALT_INV_dest\(1) <= NOT \add_instance|main_alu|dest\(1);
\add_instance|main_alu|ALT_INV_dest_temp\(15) <= NOT \add_instance|main_alu|dest_temp\(15);
\add_instance|main_alu|ALT_INV_dest_temp\(14) <= NOT \add_instance|main_alu|dest_temp\(14);
\add_instance|main_alu|ALT_INV_dest_temp\(13) <= NOT \add_instance|main_alu|dest_temp\(13);
\add_instance|main_alu|ALT_INV_dest_temp\(12) <= NOT \add_instance|main_alu|dest_temp\(12);
\add_instance|main_alu|ALT_INV_dest_temp\(10) <= NOT \add_instance|main_alu|dest_temp\(10);
\add_instance|main_alu|ALT_INV_dest_temp\(9) <= NOT \add_instance|main_alu|dest_temp\(9);
\add_instance|main_alu|ALT_INV_dest_temp\(8) <= NOT \add_instance|main_alu|dest_temp\(8);
\add_instance|main_alu|ALT_INV_dest_temp\(7) <= NOT \add_instance|main_alu|dest_temp\(7);
\add_instance|main_alu|ALT_INV_dest_temp\(6) <= NOT \add_instance|main_alu|dest_temp\(6);
\add_instance|main_alu|ALT_INV_dest_temp\(4) <= NOT \add_instance|main_alu|dest_temp\(4);
\add_instance|main_alu|ALT_INV_dest_temp\(3) <= NOT \add_instance|main_alu|dest_temp\(3);
\add_instance|main_alu|ALT_INV_dest_temp\(2) <= NOT \add_instance|main_alu|dest_temp\(2);
\add_instance|main_alu|ALT_INV_dest_temp\(1) <= NOT \add_instance|main_alu|dest_temp\(1);
\add_instance|main_alu|ALT_INV_dest_temp\(0) <= NOT \add_instance|main_alu|dest_temp\(0);
\add_instance|main_alu|ALT_INV_dest_temp\(11) <= NOT \add_instance|main_alu|dest_temp\(11);
\add_instance|main_alu|ALT_INV_dest_temp\(5) <= NOT \add_instance|main_alu|dest_temp\(5);
\add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\ <= NOT \add_instance|alu_oper_sel1|alu_en~combout\;
\add_instance|alu_oper_sel1|ALT_INV_alu_op\(1) <= NOT \add_instance|alu_oper_sel1|alu_op\(1);
\add_instance|alu_oper_sel1|ALT_INV_alu_op\(0) <= NOT \add_instance|alu_oper_sel1|alu_op\(0);
\add_instance|mi|ALT_INV_Mem_in\(0) <= NOT \add_instance|mi|Mem_in\(0);
\add_instance|main_alu|ALT_INV_dest\(0) <= NOT \add_instance|main_alu|dest\(0);
\add_instance|main_alu|ALT_INV_Z~combout\ <= NOT \add_instance|main_alu|Z~combout\;
\add_instance|main_alu|ALT_INV_C~combout\ <= NOT \add_instance|main_alu|C~combout\;
\add_instance|mi|ALT_INV_Mem_addr\(1) <= NOT \add_instance|mi|Mem_addr\(1);
\add_instance|mi|ALT_INV_Mem_addr\(0) <= NOT \add_instance|mi|Mem_addr\(0);
\add_instance|mi|ALT_INV_Mem_addr\(3) <= NOT \add_instance|mi|Mem_addr\(3);
\add_instance|mi|ALT_INV_Mem_addr\(2) <= NOT \add_instance|mi|Mem_addr\(2);
\add_instance|mi|ALT_INV_Mem_addr\(4) <= NOT \add_instance|mi|Mem_addr\(4);
\add_instance|mi|ALT_INV_WB_d3\(15) <= NOT \add_instance|mi|WB_d3\(15);
\add_instance|mi|ALT_INV_WB_d3\(14) <= NOT \add_instance|mi|WB_d3\(14);
\add_instance|mi|ALT_INV_WB_d3\(13) <= NOT \add_instance|mi|WB_d3\(13);
\add_instance|mi|ALT_INV_WB_d3\(12) <= NOT \add_instance|mi|WB_d3\(12);
\add_instance|mi|ALT_INV_WB_d3\(11) <= NOT \add_instance|mi|WB_d3\(11);
\add_instance|mi|ALT_INV_WB_d3\(10) <= NOT \add_instance|mi|WB_d3\(10);
\add_instance|mi|ALT_INV_WB_d3\(9) <= NOT \add_instance|mi|WB_d3\(9);
\add_instance|mi|ALT_INV_WB_d3\(8) <= NOT \add_instance|mi|WB_d3\(8);
\add_instance|mi|ALT_INV_WB_d3\(7) <= NOT \add_instance|mi|WB_d3\(7);
\add_instance|mi|ALT_INV_WB_d3\(6) <= NOT \add_instance|mi|WB_d3\(6);
\add_instance|mi|ALT_INV_WB_d3\(5) <= NOT \add_instance|mi|WB_d3\(5);
\add_instance|mi|ALT_INV_WB_d3\(4) <= NOT \add_instance|mi|WB_d3\(4);
\add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(2) <= NOT \add_instance|RR_EXE_pipe|AD2_reg|Dout\(2);
\add_instance|stl|ALT_INV_CS~q\ <= NOT \add_instance|stl|CS~q\;
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(0) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(15) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(15);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(14) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(14);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(13) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(13);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(12) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(12);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(11) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(11);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(10) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(10);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(9) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(9);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(8) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(8);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(7) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(7);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(6) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(6);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(5) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(5);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(4) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(4);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(3) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(3);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(2) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(2);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(1) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(1);
\add_instance|RR_EXE_pipe|cond_reg|ALT_INV_Dout\(0) <= NOT \add_instance|RR_EXE_pipe|cond_reg|Dout\(0);
\add_instance|RR_EXE_pipe|cond_reg|ALT_INV_Dout\(1) <= NOT \add_instance|RR_EXE_pipe|cond_reg|Dout\(1);
\add_instance|RR_EXE_pipe|valid_reg|ALT_INV_Dout~q\ <= NOT \add_instance|RR_EXE_pipe|valid_reg|Dout~q\;
\add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\(2) <= NOT \add_instance|RR_EXE_pipe|AD3_reg|Dout\(2);
\add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\(1) <= NOT \add_instance|RR_EXE_pipe|AD3_reg|Dout\(1);
\add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\(0) <= NOT \add_instance|RR_EXE_pipe|AD3_reg|Dout\(0);
\add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15) <= NOT \add_instance|RR_EXE_pipe|inst_reg|Dout\(15);
\add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14) <= NOT \add_instance|RR_EXE_pipe|inst_reg|Dout\(14);
\add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13) <= NOT \add_instance|RR_EXE_pipe|inst_reg|Dout\(13);
\add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12) <= NOT \add_instance|RR_EXE_pipe|inst_reg|Dout\(12);
\add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(0) <= NOT \add_instance|EXE_MEM_pipe|D3_reg|Dout\(0);
\add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2) <= NOT \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2);
\add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(1) <= NOT \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(1);
\add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(0) <= NOT \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(0);
\add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(15) <= NOT \add_instance|EXE_MEM_pipe|inst_reg|Dout\(15);
\add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(14) <= NOT \add_instance|EXE_MEM_pipe|inst_reg|Dout\(14);
\add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13) <= NOT \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13);
\add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(12) <= NOT \add_instance|EXE_MEM_pipe|inst_reg|Dout\(12);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(15) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(15);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(14) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(14);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(13) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(13);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(12) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(12);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(11) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(11);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(10) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(10);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(9) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(9);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(8) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(8);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(7) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(7);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(6) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(6);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(5) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(5);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(4) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(4);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(3) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(3);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(2) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(2);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(1) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(1);
\add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\ <= NOT \add_instance|p_mem_wb|wb_cont|Dout~q\;
\add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2) <= NOT \add_instance|p_mem_wb|AD3_reg|Dout\(2);
\add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1) <= NOT \add_instance|p_mem_wb|AD3_reg|Dout\(1);
\add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0) <= NOT \add_instance|p_mem_wb|AD3_reg|Dout\(0);
\add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\(15) <= NOT \add_instance|p_mem_wb|inst_reg|Dout\(15);
\add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\(14) <= NOT \add_instance|p_mem_wb|inst_reg|Dout\(14);
\add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\(13) <= NOT \add_instance|p_mem_wb|inst_reg|Dout\(13);
\add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\(12) <= NOT \add_instance|p_mem_wb|inst_reg|Dout\(12);
\add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(0) <= NOT \add_instance|p_mem_wb|D3_reg|Dout\(0);
\add_instance|main_alu|ALT_INV_Add0~25_sumout\ <= NOT \add_instance|main_alu|Add0~25_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(5) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(5);
\add_instance|main_alu|ALT_INV_Add0~21_sumout\ <= NOT \add_instance|main_alu|Add0~21_sumout\;
\add_instance|ID_RR_pipe|pc_2_reg|ALT_INV_Dout\(5) <= NOT \add_instance|ID_RR_pipe|pc_2_reg|Dout\(5);
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(4) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(4);
\add_instance|main_alu|ALT_INV_Add0~17_sumout\ <= NOT \add_instance|main_alu|Add0~17_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(3) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(3);
\add_instance|main_alu|ALT_INV_Add0~13_sumout\ <= NOT \add_instance|main_alu|Add0~13_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(2) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(2);
\add_instance|main_alu|ALT_INV_Add0~9_sumout\ <= NOT \add_instance|main_alu|Add0~9_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(1) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(1);
\add_instance|main_alu|ALT_INV_Add0~5_sumout\ <= NOT \add_instance|main_alu|Add0~5_sumout\;
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(15);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(14);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(13);
\add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1) <= NOT \add_instance|ID_RR_pipe|AD2_reg|Dout\(1);
\add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0) <= NOT \add_instance|ID_RR_pipe|AD2_reg|Dout\(0);
\add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2) <= NOT \add_instance|ID_RR_pipe|AD2_reg|Dout\(2);
\add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0) <= NOT \add_instance|ID_RR_pipe|AD1_reg|Dout\(0);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(12);
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(0) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(0);
\add_instance|main_alu|ALT_INV_Add0~1_sumout\ <= NOT \add_instance|main_alu|Add0~1_sumout\;
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(15) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(15);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(14) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(14);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(13) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(13);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(12) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(11) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(11);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(10) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(10);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(9) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(9);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(8) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(8);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(7) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(7);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(6) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(6);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(5) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(5);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(4) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(3) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(3);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(2) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(2);
\add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(1) <= NOT \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(0) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(0);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(0) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(0);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(0) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(0);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(1) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(1);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(1) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(1);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(1) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(1);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(2) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(2);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(2) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(2);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(2) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(2);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(3) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(3);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(3) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(3);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(3) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(3);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(4) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(4);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(4) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(4);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(4) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(4);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(5) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(5);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(5) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(5);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(5) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(5);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(6) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(6);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(6) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(6);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(6) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(6);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(7) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(7);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(7) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(7);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(7) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(7);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(8) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(8);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(8) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(8);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(8) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(8);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(9) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(9);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(9) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(9);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(9) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(9);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(10) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(10);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(10) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(10);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(10) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(10);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(11) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(11);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(11) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(11);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(11) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(11);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(12) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(12);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(12) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(12);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(12) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(12);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(13) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(13);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(13) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(13);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(13) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(13);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(14) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(14);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(14) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(14);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(14) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(14);
\add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(15) <= NOT \add_instance|RR_EXE_pipe|pc_reg|Dout\(15);
\add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(15) <= NOT \add_instance|RR_EXE_pipe|D1_reg|Dout\(15);
\add_instance|RR_EXE_pipe|AD1_reg|ALT_INV_Dout\(0) <= NOT \add_instance|RR_EXE_pipe|AD1_reg|Dout\(0);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(15) <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout\(15);
\add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(1) <= NOT \add_instance|RR_EXE_pipe|AD2_reg|Dout\(1);
\add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(0) <= NOT \add_instance|RR_EXE_pipe|AD2_reg|Dout\(0);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12);
\add_instance|main_alu_1|ALT_INV_Add0~61_sumout\ <= NOT \add_instance|main_alu_1|Add0~61_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~57_sumout\ <= NOT \add_instance|main_alu_1|Add0~57_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~53_sumout\ <= NOT \add_instance|main_alu_1|Add0~53_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~49_sumout\ <= NOT \add_instance|main_alu_1|Add0~49_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~45_sumout\ <= NOT \add_instance|main_alu_1|Add0~45_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~41_sumout\ <= NOT \add_instance|main_alu_1|Add0~41_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~37_sumout\ <= NOT \add_instance|main_alu_1|Add0~37_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~33_sumout\ <= NOT \add_instance|main_alu_1|Add0~33_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~29_sumout\ <= NOT \add_instance|main_alu_1|Add0~29_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~25_sumout\ <= NOT \add_instance|main_alu_1|Add0~25_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~21_sumout\ <= NOT \add_instance|main_alu_1|Add0~21_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~17_sumout\ <= NOT \add_instance|main_alu_1|Add0~17_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~13_sumout\ <= NOT \add_instance|main_alu_1|Add0~13_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~9_sumout\ <= NOT \add_instance|main_alu_1|Add0~9_sumout\;
\add_instance|main_alu_1|ALT_INV_Add0~5_sumout\ <= NOT \add_instance|main_alu_1|Add0~5_sumout\;
\add_instance|PC|ALT_INV_Dout\(11) <= NOT \add_instance|PC|Dout\(11);
\add_instance|PC|ALT_INV_Dout\(10) <= NOT \add_instance|PC|Dout\(10);
\add_instance|PC|ALT_INV_Dout\(9) <= NOT \add_instance|PC|Dout\(9);
\add_instance|PC|ALT_INV_Dout\(8) <= NOT \add_instance|PC|Dout\(8);
\add_instance|PC|ALT_INV_Dout\(7) <= NOT \add_instance|PC|Dout\(7);
\add_instance|PC|ALT_INV_Dout\(6) <= NOT \add_instance|PC|Dout\(6);
\add_instance|PC|ALT_INV_Dout\(5) <= NOT \add_instance|PC|Dout\(5);
\add_instance|PC|ALT_INV_Dout\(15) <= NOT \add_instance|PC|Dout\(15);
\add_instance|PC|ALT_INV_Dout\(14) <= NOT \add_instance|PC|Dout\(14);
\add_instance|PC|ALT_INV_Dout\(13) <= NOT \add_instance|PC|Dout\(13);
\add_instance|PC|ALT_INV_Dout\(12) <= NOT \add_instance|PC|Dout\(12);
\add_instance|main_alu_1|ALT_INV_Add0~1_sumout\ <= NOT \add_instance|main_alu_1|Add0~1_sumout\;
\add_instance|IF_ID_pipe|pc_2_reg|ALT_INV_Dout\(13) <= NOT \add_instance|IF_ID_pipe|pc_2_reg|Dout\(13);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(0) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(0);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(1) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(1);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(7) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(7);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(6) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(6);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(3) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(3);
\add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(10) <= NOT \add_instance|IF_ID_pipe|inst_reg|Dout\(10);
\add_instance|PC|ALT_INV_Dout\(4) <= NOT \add_instance|PC|Dout\(4);
\add_instance|PC|ALT_INV_Dout\(3) <= NOT \add_instance|PC|Dout\(3);
\add_instance|PC|ALT_INV_Dout\(2) <= NOT \add_instance|PC|Dout\(2);
\add_instance|PC|ALT_INV_Dout\(1) <= NOT \add_instance|PC|Dout\(1);
\add_instance|PC|ALT_INV_Dout\(0) <= NOT \add_instance|PC|Dout\(0);
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(15) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(15);
\add_instance|main_alu|ALT_INV_Add0~61_sumout\ <= NOT \add_instance|main_alu|Add0~61_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(14) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(14);
\add_instance|main_alu|ALT_INV_Add0~57_sumout\ <= NOT \add_instance|main_alu|Add0~57_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(13) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(13);
\add_instance|main_alu|ALT_INV_Add0~53_sumout\ <= NOT \add_instance|main_alu|Add0~53_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(12) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(12);
\add_instance|main_alu|ALT_INV_Add0~49_sumout\ <= NOT \add_instance|main_alu|Add0~49_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(11) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(11);
\add_instance|main_alu|ALT_INV_Add0~45_sumout\ <= NOT \add_instance|main_alu|Add0~45_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(10) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(10);
\add_instance|main_alu|ALT_INV_Add0~41_sumout\ <= NOT \add_instance|main_alu|Add0~41_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(9) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(9);
\add_instance|main_alu|ALT_INV_Add0~37_sumout\ <= NOT \add_instance|main_alu|Add0~37_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(8) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(8);
\add_instance|main_alu|ALT_INV_Add0~33_sumout\ <= NOT \add_instance|main_alu|Add0~33_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(7) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(7);
\add_instance|main_alu|ALT_INV_Add0~29_sumout\ <= NOT \add_instance|main_alu|Add0~29_sumout\;
\add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(6) <= NOT \add_instance|EXE_MEM_pipe|D1_reg|Dout\(6);
\add_instance|mi|ALT_INV_Mux18~10_combout\ <= NOT \add_instance|mi|Mux18~10_combout\;
\add_instance|mi|ALT_INV_Mux18~9_combout\ <= NOT \add_instance|mi|Mux18~9_combout\;
\add_instance|mi|ALT_INV_Mux18~8_combout\ <= NOT \add_instance|mi|Mux18~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][1]~q\ <= NOT \add_instance|data_mem1|ram_block[15][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][1]~q\ <= NOT \add_instance|data_mem1|ram_block[14][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][1]~q\ <= NOT \add_instance|data_mem1|ram_block[13][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][1]~q\ <= NOT \add_instance|data_mem1|ram_block[12][1]~q\;
\add_instance|mi|ALT_INV_Mux18~7_combout\ <= NOT \add_instance|mi|Mux18~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][1]~q\ <= NOT \add_instance|data_mem1|ram_block[11][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][1]~q\ <= NOT \add_instance|data_mem1|ram_block[10][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][1]~q\ <= NOT \add_instance|data_mem1|ram_block[9][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][1]~q\ <= NOT \add_instance|data_mem1|ram_block[8][1]~q\;
\add_instance|mi|ALT_INV_Mux18~6_combout\ <= NOT \add_instance|mi|Mux18~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][1]~q\ <= NOT \add_instance|data_mem1|ram_block[7][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][1]~q\ <= NOT \add_instance|data_mem1|ram_block[6][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][1]~q\ <= NOT \add_instance|data_mem1|ram_block[5][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][1]~q\ <= NOT \add_instance|data_mem1|ram_block[4][1]~q\;
\add_instance|mi|ALT_INV_Mux18~5_combout\ <= NOT \add_instance|mi|Mux18~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][1]~q\ <= NOT \add_instance|data_mem1|ram_block[3][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][1]~q\ <= NOT \add_instance|data_mem1|ram_block[2][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][1]~q\ <= NOT \add_instance|data_mem1|ram_block[1][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][1]~q\ <= NOT \add_instance|data_mem1|ram_block[0][1]~q\;
\add_instance|mi|ALT_INV_Mux18~4_combout\ <= NOT \add_instance|mi|Mux18~4_combout\;
\add_instance|mi|ALT_INV_Mux18~3_combout\ <= NOT \add_instance|mi|Mux18~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][1]~q\ <= NOT \add_instance|data_mem1|ram_block[31][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][1]~q\ <= NOT \add_instance|data_mem1|ram_block[27][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][1]~q\ <= NOT \add_instance|data_mem1|ram_block[23][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][1]~q\ <= NOT \add_instance|data_mem1|ram_block[19][1]~q\;
\add_instance|mi|ALT_INV_Mux18~2_combout\ <= NOT \add_instance|mi|Mux18~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][1]~q\ <= NOT \add_instance|data_mem1|ram_block[30][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][1]~q\ <= NOT \add_instance|data_mem1|ram_block[26][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][1]~q\ <= NOT \add_instance|data_mem1|ram_block[22][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][1]~q\ <= NOT \add_instance|data_mem1|ram_block[18][1]~q\;
\add_instance|mi|ALT_INV_Mux18~1_combout\ <= NOT \add_instance|mi|Mux18~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][1]~q\ <= NOT \add_instance|data_mem1|ram_block[29][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][1]~q\ <= NOT \add_instance|data_mem1|ram_block[25][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][1]~q\ <= NOT \add_instance|data_mem1|ram_block[21][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][1]~q\ <= NOT \add_instance|data_mem1|ram_block[17][1]~q\;
\add_instance|mi|ALT_INV_Mux18~0_combout\ <= NOT \add_instance|mi|Mux18~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][1]~q\ <= NOT \add_instance|data_mem1|ram_block[28][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][1]~q\ <= NOT \add_instance|data_mem1|ram_block[24][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][1]~q\ <= NOT \add_instance|data_mem1|ram_block[20][1]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][1]~q\ <= NOT \add_instance|data_mem1|ram_block[16][1]~q\;
\add_instance|ALT_INV_wb_control_EX~0_combout\ <= NOT \add_instance|wb_control_EX~0_combout\;
\add_instance|mi|ALT_INV_Mux33~1_combout\ <= NOT \add_instance|mi|Mux33~1_combout\;
\add_instance|mi|ALT_INV_Mux17~10_combout\ <= NOT \add_instance|mi|Mux17~10_combout\;
\add_instance|mi|ALT_INV_Mux17~9_combout\ <= NOT \add_instance|mi|Mux17~9_combout\;
\add_instance|mi|ALT_INV_Mux17~8_combout\ <= NOT \add_instance|mi|Mux17~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][0]~q\ <= NOT \add_instance|data_mem1|ram_block[15][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][0]~q\ <= NOT \add_instance|data_mem1|ram_block[14][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][0]~q\ <= NOT \add_instance|data_mem1|ram_block[13][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][0]~q\ <= NOT \add_instance|data_mem1|ram_block[12][0]~q\;
\add_instance|mi|ALT_INV_Mux17~7_combout\ <= NOT \add_instance|mi|Mux17~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][0]~q\ <= NOT \add_instance|data_mem1|ram_block[11][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][0]~q\ <= NOT \add_instance|data_mem1|ram_block[10][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][0]~q\ <= NOT \add_instance|data_mem1|ram_block[9][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][0]~q\ <= NOT \add_instance|data_mem1|ram_block[8][0]~q\;
\add_instance|mi|ALT_INV_Mux17~6_combout\ <= NOT \add_instance|mi|Mux17~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][0]~q\ <= NOT \add_instance|data_mem1|ram_block[7][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][0]~q\ <= NOT \add_instance|data_mem1|ram_block[6][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][0]~q\ <= NOT \add_instance|data_mem1|ram_block[5][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][0]~q\ <= NOT \add_instance|data_mem1|ram_block[4][0]~q\;
\add_instance|mi|ALT_INV_Mux17~5_combout\ <= NOT \add_instance|mi|Mux17~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][0]~q\ <= NOT \add_instance|data_mem1|ram_block[3][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][0]~q\ <= NOT \add_instance|data_mem1|ram_block[2][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][0]~q\ <= NOT \add_instance|data_mem1|ram_block[1][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][0]~q\ <= NOT \add_instance|data_mem1|ram_block[0][0]~q\;
\add_instance|mi|ALT_INV_Mux17~4_combout\ <= NOT \add_instance|mi|Mux17~4_combout\;
\add_instance|mi|ALT_INV_Mux17~3_combout\ <= NOT \add_instance|mi|Mux17~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][0]~q\ <= NOT \add_instance|data_mem1|ram_block[31][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][0]~q\ <= NOT \add_instance|data_mem1|ram_block[27][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][0]~q\ <= NOT \add_instance|data_mem1|ram_block[23][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][0]~q\ <= NOT \add_instance|data_mem1|ram_block[19][0]~q\;
\add_instance|mi|ALT_INV_Mux17~2_combout\ <= NOT \add_instance|mi|Mux17~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][0]~q\ <= NOT \add_instance|data_mem1|ram_block[30][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][0]~q\ <= NOT \add_instance|data_mem1|ram_block[26][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][0]~q\ <= NOT \add_instance|data_mem1|ram_block[22][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][0]~q\ <= NOT \add_instance|data_mem1|ram_block[18][0]~q\;
\add_instance|mi|ALT_INV_Mux17~1_combout\ <= NOT \add_instance|mi|Mux17~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][0]~q\ <= NOT \add_instance|data_mem1|ram_block[29][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][0]~q\ <= NOT \add_instance|data_mem1|ram_block[25][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][0]~q\ <= NOT \add_instance|data_mem1|ram_block[21][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][0]~q\ <= NOT \add_instance|data_mem1|ram_block[17][0]~q\;
\add_instance|mi|ALT_INV_Mux17~0_combout\ <= NOT \add_instance|mi|Mux17~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][0]~q\ <= NOT \add_instance|data_mem1|ram_block[28][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][0]~q\ <= NOT \add_instance|data_mem1|ram_block[24][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][0]~q\ <= NOT \add_instance|data_mem1|ram_block[20][0]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][0]~q\ <= NOT \add_instance|data_mem1|ram_block[16][0]~q\;
\add_instance|mi|ALT_INV_Mux33~0_combout\ <= NOT \add_instance|mi|Mux33~0_combout\;
\add_instance|RF|ALT_INV_Decoder0~4_combout\ <= NOT \add_instance|RF|Decoder0~4_combout\;
\add_instance|RF|ALT_INV_Decoder0~3_combout\ <= NOT \add_instance|RF|Decoder0~3_combout\;
\add_instance|RF|ALT_INV_Decoder0~2_combout\ <= NOT \add_instance|RF|Decoder0~2_combout\;
\add_instance|RF|ALT_INV_Decoder0~1_combout\ <= NOT \add_instance|RF|Decoder0~1_combout\;
\add_instance|cls|ALT_INV_Mux0~0_combout\ <= NOT \add_instance|cls|Mux0~0_combout\;
\add_instance|cls|ALT_INV_Mux1~0_combout\ <= NOT \add_instance|cls|Mux1~0_combout\;
\add_instance|cls|ALT_INV_Mux2~0_combout\ <= NOT \add_instance|cls|Mux2~0_combout\;
\add_instance|cls|ALT_INV_Mux3~0_combout\ <= NOT \add_instance|cls|Mux3~0_combout\;
\add_instance|cls|ALT_INV_Mux4~0_combout\ <= NOT \add_instance|cls|Mux4~0_combout\;
\add_instance|cls|ALT_INV_Mux5~0_combout\ <= NOT \add_instance|cls|Mux5~0_combout\;
\add_instance|cls|ALT_INV_Mux6~0_combout\ <= NOT \add_instance|cls|Mux6~0_combout\;
\add_instance|cls|ALT_INV_Mux7~0_combout\ <= NOT \add_instance|cls|Mux7~0_combout\;
\add_instance|cls|ALT_INV_Mux8~0_combout\ <= NOT \add_instance|cls|Mux8~0_combout\;
\add_instance|cls|ALT_INV_Mux9~0_combout\ <= NOT \add_instance|cls|Mux9~0_combout\;
\add_instance|cls|ALT_INV_Mux10~0_combout\ <= NOT \add_instance|cls|Mux10~0_combout\;
\add_instance|cls|ALT_INV_Mux11~0_combout\ <= NOT \add_instance|cls|Mux11~0_combout\;
\add_instance|cls|ALT_INV_Mux12~0_combout\ <= NOT \add_instance|cls|Mux12~0_combout\;
\add_instance|cls|ALT_INV_Mux13~0_combout\ <= NOT \add_instance|cls|Mux13~0_combout\;
\add_instance|cls|ALT_INV_Mux14~0_combout\ <= NOT \add_instance|cls|Mux14~0_combout\;
\add_instance|RF|ALT_INV_Decoder0~0_combout\ <= NOT \add_instance|RF|Decoder0~0_combout\;
\add_instance|cls|ALT_INV_Mux15~1_combout\ <= NOT \add_instance|cls|Mux15~1_combout\;
\add_instance|cls|ALT_INV_Mux15~0_combout\ <= NOT \add_instance|cls|Mux15~0_combout\;
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14);
\add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13) <= NOT \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13);
\add_instance|mi|ALT_INV_Mux21~8_combout\ <= NOT \add_instance|mi|Mux21~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][4]~q\ <= NOT \add_instance|data_mem1|ram_block[15][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][4]~q\ <= NOT \add_instance|data_mem1|ram_block[14][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][4]~q\ <= NOT \add_instance|data_mem1|ram_block[13][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][4]~q\ <= NOT \add_instance|data_mem1|ram_block[12][4]~q\;
\add_instance|mi|ALT_INV_Mux21~7_combout\ <= NOT \add_instance|mi|Mux21~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][4]~q\ <= NOT \add_instance|data_mem1|ram_block[11][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][4]~q\ <= NOT \add_instance|data_mem1|ram_block[10][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][4]~q\ <= NOT \add_instance|data_mem1|ram_block[9][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][4]~q\ <= NOT \add_instance|data_mem1|ram_block[8][4]~q\;
\add_instance|mi|ALT_INV_Mux21~6_combout\ <= NOT \add_instance|mi|Mux21~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][4]~q\ <= NOT \add_instance|data_mem1|ram_block[7][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][4]~q\ <= NOT \add_instance|data_mem1|ram_block[6][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][4]~q\ <= NOT \add_instance|data_mem1|ram_block[5][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][4]~q\ <= NOT \add_instance|data_mem1|ram_block[4][4]~q\;
\add_instance|mi|ALT_INV_Mux21~5_combout\ <= NOT \add_instance|mi|Mux21~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][4]~q\ <= NOT \add_instance|data_mem1|ram_block[3][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][4]~q\ <= NOT \add_instance|data_mem1|ram_block[2][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][4]~q\ <= NOT \add_instance|data_mem1|ram_block[1][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][4]~q\ <= NOT \add_instance|data_mem1|ram_block[0][4]~q\;
\add_instance|mi|ALT_INV_Mux21~4_combout\ <= NOT \add_instance|mi|Mux21~4_combout\;
\add_instance|mi|ALT_INV_Mux21~3_combout\ <= NOT \add_instance|mi|Mux21~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][4]~q\ <= NOT \add_instance|data_mem1|ram_block[31][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][4]~q\ <= NOT \add_instance|data_mem1|ram_block[27][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][4]~q\ <= NOT \add_instance|data_mem1|ram_block[23][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][4]~q\ <= NOT \add_instance|data_mem1|ram_block[19][4]~q\;
\add_instance|mi|ALT_INV_Mux21~2_combout\ <= NOT \add_instance|mi|Mux21~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][4]~q\ <= NOT \add_instance|data_mem1|ram_block[30][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][4]~q\ <= NOT \add_instance|data_mem1|ram_block[26][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][4]~q\ <= NOT \add_instance|data_mem1|ram_block[22][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][4]~q\ <= NOT \add_instance|data_mem1|ram_block[18][4]~q\;
\add_instance|mi|ALT_INV_Mux21~1_combout\ <= NOT \add_instance|mi|Mux21~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][4]~q\ <= NOT \add_instance|data_mem1|ram_block[29][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][4]~q\ <= NOT \add_instance|data_mem1|ram_block[25][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][4]~q\ <= NOT \add_instance|data_mem1|ram_block[21][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][4]~q\ <= NOT \add_instance|data_mem1|ram_block[17][4]~q\;
\add_instance|mi|ALT_INV_Mux21~0_combout\ <= NOT \add_instance|mi|Mux21~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][4]~q\ <= NOT \add_instance|data_mem1|ram_block[28][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][4]~q\ <= NOT \add_instance|data_mem1|ram_block[24][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][4]~q\ <= NOT \add_instance|data_mem1|ram_block[20][4]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][4]~q\ <= NOT \add_instance|data_mem1|ram_block[16][4]~q\;
\add_instance|mi|ALT_INV_Mux20~10_combout\ <= NOT \add_instance|mi|Mux20~10_combout\;
\add_instance|mi|ALT_INV_Mux20~9_combout\ <= NOT \add_instance|mi|Mux20~9_combout\;
\add_instance|mi|ALT_INV_Mux20~8_combout\ <= NOT \add_instance|mi|Mux20~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][3]~q\ <= NOT \add_instance|data_mem1|ram_block[15][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][3]~q\ <= NOT \add_instance|data_mem1|ram_block[14][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][3]~q\ <= NOT \add_instance|data_mem1|ram_block[13][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][3]~q\ <= NOT \add_instance|data_mem1|ram_block[12][3]~q\;
\add_instance|mi|ALT_INV_Mux20~7_combout\ <= NOT \add_instance|mi|Mux20~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][3]~q\ <= NOT \add_instance|data_mem1|ram_block[11][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][3]~q\ <= NOT \add_instance|data_mem1|ram_block[10][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][3]~q\ <= NOT \add_instance|data_mem1|ram_block[9][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][3]~q\ <= NOT \add_instance|data_mem1|ram_block[8][3]~q\;
\add_instance|mi|ALT_INV_Mux20~6_combout\ <= NOT \add_instance|mi|Mux20~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][3]~q\ <= NOT \add_instance|data_mem1|ram_block[7][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][3]~q\ <= NOT \add_instance|data_mem1|ram_block[6][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][3]~q\ <= NOT \add_instance|data_mem1|ram_block[5][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][3]~q\ <= NOT \add_instance|data_mem1|ram_block[4][3]~q\;
\add_instance|mi|ALT_INV_Mux20~5_combout\ <= NOT \add_instance|mi|Mux20~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][3]~q\ <= NOT \add_instance|data_mem1|ram_block[3][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][3]~q\ <= NOT \add_instance|data_mem1|ram_block[2][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][3]~q\ <= NOT \add_instance|data_mem1|ram_block[1][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][3]~q\ <= NOT \add_instance|data_mem1|ram_block[0][3]~q\;
\add_instance|mi|ALT_INV_Mux20~4_combout\ <= NOT \add_instance|mi|Mux20~4_combout\;
\add_instance|mi|ALT_INV_Mux20~3_combout\ <= NOT \add_instance|mi|Mux20~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][3]~q\ <= NOT \add_instance|data_mem1|ram_block[31][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][3]~q\ <= NOT \add_instance|data_mem1|ram_block[27][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][3]~q\ <= NOT \add_instance|data_mem1|ram_block[23][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][3]~q\ <= NOT \add_instance|data_mem1|ram_block[19][3]~q\;
\add_instance|mi|ALT_INV_Mux20~2_combout\ <= NOT \add_instance|mi|Mux20~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][3]~q\ <= NOT \add_instance|data_mem1|ram_block[30][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][3]~q\ <= NOT \add_instance|data_mem1|ram_block[26][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][3]~q\ <= NOT \add_instance|data_mem1|ram_block[22][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][3]~q\ <= NOT \add_instance|data_mem1|ram_block[18][3]~q\;
\add_instance|mi|ALT_INV_Mux20~1_combout\ <= NOT \add_instance|mi|Mux20~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][3]~q\ <= NOT \add_instance|data_mem1|ram_block[29][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][3]~q\ <= NOT \add_instance|data_mem1|ram_block[25][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][3]~q\ <= NOT \add_instance|data_mem1|ram_block[21][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][3]~q\ <= NOT \add_instance|data_mem1|ram_block[17][3]~q\;
\add_instance|mi|ALT_INV_Mux20~0_combout\ <= NOT \add_instance|mi|Mux20~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][3]~q\ <= NOT \add_instance|data_mem1|ram_block[28][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][3]~q\ <= NOT \add_instance|data_mem1|ram_block[24][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][3]~q\ <= NOT \add_instance|data_mem1|ram_block[20][3]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][3]~q\ <= NOT \add_instance|data_mem1|ram_block[16][3]~q\;
\add_instance|mi|ALT_INV_Mux19~10_combout\ <= NOT \add_instance|mi|Mux19~10_combout\;
\add_instance|mi|ALT_INV_Mux19~9_combout\ <= NOT \add_instance|mi|Mux19~9_combout\;
\add_instance|mi|ALT_INV_Mux19~8_combout\ <= NOT \add_instance|mi|Mux19~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][2]~q\ <= NOT \add_instance|data_mem1|ram_block[15][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][2]~q\ <= NOT \add_instance|data_mem1|ram_block[14][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][2]~q\ <= NOT \add_instance|data_mem1|ram_block[13][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][2]~q\ <= NOT \add_instance|data_mem1|ram_block[12][2]~q\;
\add_instance|mi|ALT_INV_Mux19~7_combout\ <= NOT \add_instance|mi|Mux19~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][2]~q\ <= NOT \add_instance|data_mem1|ram_block[11][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][2]~q\ <= NOT \add_instance|data_mem1|ram_block[10][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][2]~q\ <= NOT \add_instance|data_mem1|ram_block[9][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][2]~q\ <= NOT \add_instance|data_mem1|ram_block[8][2]~q\;
\add_instance|mi|ALT_INV_Mux19~6_combout\ <= NOT \add_instance|mi|Mux19~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][2]~q\ <= NOT \add_instance|data_mem1|ram_block[7][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][2]~q\ <= NOT \add_instance|data_mem1|ram_block[6][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][2]~q\ <= NOT \add_instance|data_mem1|ram_block[5][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][2]~q\ <= NOT \add_instance|data_mem1|ram_block[4][2]~q\;
\add_instance|mi|ALT_INV_Mux19~5_combout\ <= NOT \add_instance|mi|Mux19~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][2]~q\ <= NOT \add_instance|data_mem1|ram_block[3][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][2]~q\ <= NOT \add_instance|data_mem1|ram_block[2][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][2]~q\ <= NOT \add_instance|data_mem1|ram_block[1][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][2]~q\ <= NOT \add_instance|data_mem1|ram_block[0][2]~q\;
\add_instance|mi|ALT_INV_Mux19~4_combout\ <= NOT \add_instance|mi|Mux19~4_combout\;
\add_instance|mi|ALT_INV_Mux19~3_combout\ <= NOT \add_instance|mi|Mux19~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][2]~q\ <= NOT \add_instance|data_mem1|ram_block[31][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][2]~q\ <= NOT \add_instance|data_mem1|ram_block[27][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][2]~q\ <= NOT \add_instance|data_mem1|ram_block[23][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][2]~q\ <= NOT \add_instance|data_mem1|ram_block[19][2]~q\;
\add_instance|mi|ALT_INV_Mux19~2_combout\ <= NOT \add_instance|mi|Mux19~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][2]~q\ <= NOT \add_instance|data_mem1|ram_block[30][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][2]~q\ <= NOT \add_instance|data_mem1|ram_block[26][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][2]~q\ <= NOT \add_instance|data_mem1|ram_block[22][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][2]~q\ <= NOT \add_instance|data_mem1|ram_block[18][2]~q\;
\add_instance|mi|ALT_INV_Mux19~1_combout\ <= NOT \add_instance|mi|Mux19~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][2]~q\ <= NOT \add_instance|data_mem1|ram_block[29][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][2]~q\ <= NOT \add_instance|data_mem1|ram_block[25][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][2]~q\ <= NOT \add_instance|data_mem1|ram_block[21][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][2]~q\ <= NOT \add_instance|data_mem1|ram_block[17][2]~q\;
\add_instance|mi|ALT_INV_Mux19~0_combout\ <= NOT \add_instance|mi|Mux19~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][2]~q\ <= NOT \add_instance|data_mem1|ram_block[28][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][2]~q\ <= NOT \add_instance|data_mem1|ram_block[24][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][2]~q\ <= NOT \add_instance|data_mem1|ram_block[20][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][2]~q\ <= NOT \add_instance|data_mem1|ram_block[16][2]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][7]~q\ <= NOT \add_instance|data_mem1|ram_block[14][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][7]~q\ <= NOT \add_instance|data_mem1|ram_block[13][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][7]~q\ <= NOT \add_instance|data_mem1|ram_block[12][7]~q\;
\add_instance|mi|ALT_INV_Mux24~7_combout\ <= NOT \add_instance|mi|Mux24~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][7]~q\ <= NOT \add_instance|data_mem1|ram_block[11][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][7]~q\ <= NOT \add_instance|data_mem1|ram_block[10][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][7]~q\ <= NOT \add_instance|data_mem1|ram_block[9][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][7]~q\ <= NOT \add_instance|data_mem1|ram_block[8][7]~q\;
\add_instance|mi|ALT_INV_Mux24~6_combout\ <= NOT \add_instance|mi|Mux24~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][7]~q\ <= NOT \add_instance|data_mem1|ram_block[7][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][7]~q\ <= NOT \add_instance|data_mem1|ram_block[6][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][7]~q\ <= NOT \add_instance|data_mem1|ram_block[5][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][7]~q\ <= NOT \add_instance|data_mem1|ram_block[4][7]~q\;
\add_instance|mi|ALT_INV_Mux24~5_combout\ <= NOT \add_instance|mi|Mux24~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][7]~q\ <= NOT \add_instance|data_mem1|ram_block[3][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][7]~q\ <= NOT \add_instance|data_mem1|ram_block[2][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][7]~q\ <= NOT \add_instance|data_mem1|ram_block[1][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][7]~q\ <= NOT \add_instance|data_mem1|ram_block[0][7]~q\;
\add_instance|mi|ALT_INV_Mux24~4_combout\ <= NOT \add_instance|mi|Mux24~4_combout\;
\add_instance|mi|ALT_INV_Mux24~3_combout\ <= NOT \add_instance|mi|Mux24~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][7]~q\ <= NOT \add_instance|data_mem1|ram_block[31][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][7]~q\ <= NOT \add_instance|data_mem1|ram_block[27][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][7]~q\ <= NOT \add_instance|data_mem1|ram_block[23][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][7]~q\ <= NOT \add_instance|data_mem1|ram_block[19][7]~q\;
\add_instance|mi|ALT_INV_Mux24~2_combout\ <= NOT \add_instance|mi|Mux24~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][7]~q\ <= NOT \add_instance|data_mem1|ram_block[30][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][7]~q\ <= NOT \add_instance|data_mem1|ram_block[26][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][7]~q\ <= NOT \add_instance|data_mem1|ram_block[22][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][7]~q\ <= NOT \add_instance|data_mem1|ram_block[18][7]~q\;
\add_instance|mi|ALT_INV_Mux24~1_combout\ <= NOT \add_instance|mi|Mux24~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][7]~q\ <= NOT \add_instance|data_mem1|ram_block[29][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][7]~q\ <= NOT \add_instance|data_mem1|ram_block[25][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][7]~q\ <= NOT \add_instance|data_mem1|ram_block[21][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][7]~q\ <= NOT \add_instance|data_mem1|ram_block[17][7]~q\;
\add_instance|mi|ALT_INV_Mux24~0_combout\ <= NOT \add_instance|mi|Mux24~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][7]~q\ <= NOT \add_instance|data_mem1|ram_block[28][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][7]~q\ <= NOT \add_instance|data_mem1|ram_block[24][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][7]~q\ <= NOT \add_instance|data_mem1|ram_block[20][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][7]~q\ <= NOT \add_instance|data_mem1|ram_block[16][7]~q\;
\add_instance|mi|ALT_INV_Mux23~10_combout\ <= NOT \add_instance|mi|Mux23~10_combout\;
\add_instance|mi|ALT_INV_Mux23~9_combout\ <= NOT \add_instance|mi|Mux23~9_combout\;
\add_instance|mi|ALT_INV_Mux23~8_combout\ <= NOT \add_instance|mi|Mux23~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][6]~q\ <= NOT \add_instance|data_mem1|ram_block[15][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][6]~q\ <= NOT \add_instance|data_mem1|ram_block[14][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][6]~q\ <= NOT \add_instance|data_mem1|ram_block[13][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][6]~q\ <= NOT \add_instance|data_mem1|ram_block[12][6]~q\;
\add_instance|mi|ALT_INV_Mux23~7_combout\ <= NOT \add_instance|mi|Mux23~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][6]~q\ <= NOT \add_instance|data_mem1|ram_block[11][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][6]~q\ <= NOT \add_instance|data_mem1|ram_block[10][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][6]~q\ <= NOT \add_instance|data_mem1|ram_block[9][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][6]~q\ <= NOT \add_instance|data_mem1|ram_block[8][6]~q\;
\add_instance|mi|ALT_INV_Mux23~6_combout\ <= NOT \add_instance|mi|Mux23~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][6]~q\ <= NOT \add_instance|data_mem1|ram_block[7][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][6]~q\ <= NOT \add_instance|data_mem1|ram_block[6][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][6]~q\ <= NOT \add_instance|data_mem1|ram_block[5][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][6]~q\ <= NOT \add_instance|data_mem1|ram_block[4][6]~q\;
\add_instance|mi|ALT_INV_Mux23~5_combout\ <= NOT \add_instance|mi|Mux23~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][6]~q\ <= NOT \add_instance|data_mem1|ram_block[3][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][6]~q\ <= NOT \add_instance|data_mem1|ram_block[2][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][6]~q\ <= NOT \add_instance|data_mem1|ram_block[1][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][6]~q\ <= NOT \add_instance|data_mem1|ram_block[0][6]~q\;
\add_instance|mi|ALT_INV_Mux23~4_combout\ <= NOT \add_instance|mi|Mux23~4_combout\;
\add_instance|mi|ALT_INV_Mux23~3_combout\ <= NOT \add_instance|mi|Mux23~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][6]~q\ <= NOT \add_instance|data_mem1|ram_block[31][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][6]~q\ <= NOT \add_instance|data_mem1|ram_block[27][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][6]~q\ <= NOT \add_instance|data_mem1|ram_block[23][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][6]~q\ <= NOT \add_instance|data_mem1|ram_block[19][6]~q\;
\add_instance|mi|ALT_INV_Mux23~2_combout\ <= NOT \add_instance|mi|Mux23~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][6]~q\ <= NOT \add_instance|data_mem1|ram_block[30][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][6]~q\ <= NOT \add_instance|data_mem1|ram_block[26][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][6]~q\ <= NOT \add_instance|data_mem1|ram_block[22][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][6]~q\ <= NOT \add_instance|data_mem1|ram_block[18][6]~q\;
\add_instance|mi|ALT_INV_Mux23~1_combout\ <= NOT \add_instance|mi|Mux23~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][6]~q\ <= NOT \add_instance|data_mem1|ram_block[29][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][6]~q\ <= NOT \add_instance|data_mem1|ram_block[25][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][6]~q\ <= NOT \add_instance|data_mem1|ram_block[21][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][6]~q\ <= NOT \add_instance|data_mem1|ram_block[17][6]~q\;
\add_instance|mi|ALT_INV_Mux23~0_combout\ <= NOT \add_instance|mi|Mux23~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][6]~q\ <= NOT \add_instance|data_mem1|ram_block[28][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][6]~q\ <= NOT \add_instance|data_mem1|ram_block[24][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][6]~q\ <= NOT \add_instance|data_mem1|ram_block[20][6]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][6]~q\ <= NOT \add_instance|data_mem1|ram_block[16][6]~q\;
\add_instance|mi|ALT_INV_Mux22~10_combout\ <= NOT \add_instance|mi|Mux22~10_combout\;
\add_instance|mi|ALT_INV_Mux22~9_combout\ <= NOT \add_instance|mi|Mux22~9_combout\;
\add_instance|mi|ALT_INV_Mux22~8_combout\ <= NOT \add_instance|mi|Mux22~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][5]~q\ <= NOT \add_instance|data_mem1|ram_block[15][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][5]~q\ <= NOT \add_instance|data_mem1|ram_block[14][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][5]~q\ <= NOT \add_instance|data_mem1|ram_block[13][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][5]~q\ <= NOT \add_instance|data_mem1|ram_block[12][5]~q\;
\add_instance|mi|ALT_INV_Mux22~7_combout\ <= NOT \add_instance|mi|Mux22~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][5]~q\ <= NOT \add_instance|data_mem1|ram_block[11][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][5]~q\ <= NOT \add_instance|data_mem1|ram_block[10][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][5]~q\ <= NOT \add_instance|data_mem1|ram_block[9][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][5]~q\ <= NOT \add_instance|data_mem1|ram_block[8][5]~q\;
\add_instance|mi|ALT_INV_Mux22~6_combout\ <= NOT \add_instance|mi|Mux22~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][5]~q\ <= NOT \add_instance|data_mem1|ram_block[7][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][5]~q\ <= NOT \add_instance|data_mem1|ram_block[6][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][5]~q\ <= NOT \add_instance|data_mem1|ram_block[5][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][5]~q\ <= NOT \add_instance|data_mem1|ram_block[4][5]~q\;
\add_instance|mi|ALT_INV_Mux22~5_combout\ <= NOT \add_instance|mi|Mux22~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][5]~q\ <= NOT \add_instance|data_mem1|ram_block[3][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][5]~q\ <= NOT \add_instance|data_mem1|ram_block[2][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][5]~q\ <= NOT \add_instance|data_mem1|ram_block[1][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][5]~q\ <= NOT \add_instance|data_mem1|ram_block[0][5]~q\;
\add_instance|mi|ALT_INV_Mux22~4_combout\ <= NOT \add_instance|mi|Mux22~4_combout\;
\add_instance|mi|ALT_INV_Mux22~3_combout\ <= NOT \add_instance|mi|Mux22~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][5]~q\ <= NOT \add_instance|data_mem1|ram_block[31][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][5]~q\ <= NOT \add_instance|data_mem1|ram_block[27][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][5]~q\ <= NOT \add_instance|data_mem1|ram_block[23][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][5]~q\ <= NOT \add_instance|data_mem1|ram_block[19][5]~q\;
\add_instance|mi|ALT_INV_Mux22~2_combout\ <= NOT \add_instance|mi|Mux22~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][5]~q\ <= NOT \add_instance|data_mem1|ram_block[30][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][5]~q\ <= NOT \add_instance|data_mem1|ram_block[26][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][5]~q\ <= NOT \add_instance|data_mem1|ram_block[22][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][5]~q\ <= NOT \add_instance|data_mem1|ram_block[18][5]~q\;
\add_instance|mi|ALT_INV_Mux22~1_combout\ <= NOT \add_instance|mi|Mux22~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][5]~q\ <= NOT \add_instance|data_mem1|ram_block[29][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][5]~q\ <= NOT \add_instance|data_mem1|ram_block[25][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][5]~q\ <= NOT \add_instance|data_mem1|ram_block[21][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][5]~q\ <= NOT \add_instance|data_mem1|ram_block[17][5]~q\;
\add_instance|mi|ALT_INV_Mux22~0_combout\ <= NOT \add_instance|mi|Mux22~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][5]~q\ <= NOT \add_instance|data_mem1|ram_block[28][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][5]~q\ <= NOT \add_instance|data_mem1|ram_block[24][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][5]~q\ <= NOT \add_instance|data_mem1|ram_block[20][5]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][5]~q\ <= NOT \add_instance|data_mem1|ram_block[16][5]~q\;
\add_instance|mi|ALT_INV_Mux21~10_combout\ <= NOT \add_instance|mi|Mux21~10_combout\;
\add_instance|mi|ALT_INV_Mux21~9_combout\ <= NOT \add_instance|mi|Mux21~9_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[12][10]~q\ <= NOT \add_instance|data_mem1|ram_block[12][10]~q\;
\add_instance|mi|ALT_INV_Mux27~7_combout\ <= NOT \add_instance|mi|Mux27~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][10]~q\ <= NOT \add_instance|data_mem1|ram_block[11][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][10]~q\ <= NOT \add_instance|data_mem1|ram_block[10][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][10]~q\ <= NOT \add_instance|data_mem1|ram_block[9][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][10]~q\ <= NOT \add_instance|data_mem1|ram_block[8][10]~q\;
\add_instance|mi|ALT_INV_Mux27~6_combout\ <= NOT \add_instance|mi|Mux27~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][10]~q\ <= NOT \add_instance|data_mem1|ram_block[7][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][10]~q\ <= NOT \add_instance|data_mem1|ram_block[6][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][10]~q\ <= NOT \add_instance|data_mem1|ram_block[5][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][10]~q\ <= NOT \add_instance|data_mem1|ram_block[4][10]~q\;
\add_instance|mi|ALT_INV_Mux27~5_combout\ <= NOT \add_instance|mi|Mux27~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][10]~q\ <= NOT \add_instance|data_mem1|ram_block[3][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][10]~q\ <= NOT \add_instance|data_mem1|ram_block[2][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][10]~q\ <= NOT \add_instance|data_mem1|ram_block[1][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][10]~q\ <= NOT \add_instance|data_mem1|ram_block[0][10]~q\;
\add_instance|mi|ALT_INV_Mux27~4_combout\ <= NOT \add_instance|mi|Mux27~4_combout\;
\add_instance|mi|ALT_INV_Mux27~3_combout\ <= NOT \add_instance|mi|Mux27~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][10]~q\ <= NOT \add_instance|data_mem1|ram_block[31][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][10]~q\ <= NOT \add_instance|data_mem1|ram_block[27][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][10]~q\ <= NOT \add_instance|data_mem1|ram_block[23][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][10]~q\ <= NOT \add_instance|data_mem1|ram_block[19][10]~q\;
\add_instance|mi|ALT_INV_Mux27~2_combout\ <= NOT \add_instance|mi|Mux27~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][10]~q\ <= NOT \add_instance|data_mem1|ram_block[30][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][10]~q\ <= NOT \add_instance|data_mem1|ram_block[26][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][10]~q\ <= NOT \add_instance|data_mem1|ram_block[22][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][10]~q\ <= NOT \add_instance|data_mem1|ram_block[18][10]~q\;
\add_instance|mi|ALT_INV_Mux27~1_combout\ <= NOT \add_instance|mi|Mux27~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][10]~q\ <= NOT \add_instance|data_mem1|ram_block[29][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][10]~q\ <= NOT \add_instance|data_mem1|ram_block[25][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][10]~q\ <= NOT \add_instance|data_mem1|ram_block[21][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][10]~q\ <= NOT \add_instance|data_mem1|ram_block[17][10]~q\;
\add_instance|mi|ALT_INV_Mux27~0_combout\ <= NOT \add_instance|mi|Mux27~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][10]~q\ <= NOT \add_instance|data_mem1|ram_block[28][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][10]~q\ <= NOT \add_instance|data_mem1|ram_block[24][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][10]~q\ <= NOT \add_instance|data_mem1|ram_block[20][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][10]~q\ <= NOT \add_instance|data_mem1|ram_block[16][10]~q\;
\add_instance|mi|ALT_INV_Mux26~10_combout\ <= NOT \add_instance|mi|Mux26~10_combout\;
\add_instance|mi|ALT_INV_Mux26~9_combout\ <= NOT \add_instance|mi|Mux26~9_combout\;
\add_instance|mi|ALT_INV_Mux26~8_combout\ <= NOT \add_instance|mi|Mux26~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][9]~q\ <= NOT \add_instance|data_mem1|ram_block[15][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][9]~q\ <= NOT \add_instance|data_mem1|ram_block[14][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][9]~q\ <= NOT \add_instance|data_mem1|ram_block[13][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][9]~q\ <= NOT \add_instance|data_mem1|ram_block[12][9]~q\;
\add_instance|mi|ALT_INV_Mux26~7_combout\ <= NOT \add_instance|mi|Mux26~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][9]~q\ <= NOT \add_instance|data_mem1|ram_block[11][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][9]~q\ <= NOT \add_instance|data_mem1|ram_block[10][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][9]~q\ <= NOT \add_instance|data_mem1|ram_block[9][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][9]~q\ <= NOT \add_instance|data_mem1|ram_block[8][9]~q\;
\add_instance|mi|ALT_INV_Mux26~6_combout\ <= NOT \add_instance|mi|Mux26~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][9]~q\ <= NOT \add_instance|data_mem1|ram_block[7][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][9]~q\ <= NOT \add_instance|data_mem1|ram_block[6][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][9]~q\ <= NOT \add_instance|data_mem1|ram_block[5][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][9]~q\ <= NOT \add_instance|data_mem1|ram_block[4][9]~q\;
\add_instance|mi|ALT_INV_Mux26~5_combout\ <= NOT \add_instance|mi|Mux26~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][9]~q\ <= NOT \add_instance|data_mem1|ram_block[3][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][9]~q\ <= NOT \add_instance|data_mem1|ram_block[2][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][9]~q\ <= NOT \add_instance|data_mem1|ram_block[1][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][9]~q\ <= NOT \add_instance|data_mem1|ram_block[0][9]~q\;
\add_instance|mi|ALT_INV_Mux26~4_combout\ <= NOT \add_instance|mi|Mux26~4_combout\;
\add_instance|mi|ALT_INV_Mux26~3_combout\ <= NOT \add_instance|mi|Mux26~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][9]~q\ <= NOT \add_instance|data_mem1|ram_block[31][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][9]~q\ <= NOT \add_instance|data_mem1|ram_block[27][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][9]~q\ <= NOT \add_instance|data_mem1|ram_block[23][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][9]~q\ <= NOT \add_instance|data_mem1|ram_block[19][9]~q\;
\add_instance|mi|ALT_INV_Mux26~2_combout\ <= NOT \add_instance|mi|Mux26~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][9]~q\ <= NOT \add_instance|data_mem1|ram_block[30][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][9]~q\ <= NOT \add_instance|data_mem1|ram_block[26][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][9]~q\ <= NOT \add_instance|data_mem1|ram_block[22][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][9]~q\ <= NOT \add_instance|data_mem1|ram_block[18][9]~q\;
\add_instance|mi|ALT_INV_Mux26~1_combout\ <= NOT \add_instance|mi|Mux26~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][9]~q\ <= NOT \add_instance|data_mem1|ram_block[29][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][9]~q\ <= NOT \add_instance|data_mem1|ram_block[25][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][9]~q\ <= NOT \add_instance|data_mem1|ram_block[21][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][9]~q\ <= NOT \add_instance|data_mem1|ram_block[17][9]~q\;
\add_instance|mi|ALT_INV_Mux26~0_combout\ <= NOT \add_instance|mi|Mux26~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][9]~q\ <= NOT \add_instance|data_mem1|ram_block[28][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][9]~q\ <= NOT \add_instance|data_mem1|ram_block[24][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][9]~q\ <= NOT \add_instance|data_mem1|ram_block[20][9]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][9]~q\ <= NOT \add_instance|data_mem1|ram_block[16][9]~q\;
\add_instance|mi|ALT_INV_Mux25~10_combout\ <= NOT \add_instance|mi|Mux25~10_combout\;
\add_instance|mi|ALT_INV_Mux25~9_combout\ <= NOT \add_instance|mi|Mux25~9_combout\;
\add_instance|mi|ALT_INV_Mux25~8_combout\ <= NOT \add_instance|mi|Mux25~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][8]~q\ <= NOT \add_instance|data_mem1|ram_block[15][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][8]~q\ <= NOT \add_instance|data_mem1|ram_block[14][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][8]~q\ <= NOT \add_instance|data_mem1|ram_block[13][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][8]~q\ <= NOT \add_instance|data_mem1|ram_block[12][8]~q\;
\add_instance|mi|ALT_INV_Mux25~7_combout\ <= NOT \add_instance|mi|Mux25~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][8]~q\ <= NOT \add_instance|data_mem1|ram_block[11][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][8]~q\ <= NOT \add_instance|data_mem1|ram_block[10][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][8]~q\ <= NOT \add_instance|data_mem1|ram_block[9][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][8]~q\ <= NOT \add_instance|data_mem1|ram_block[8][8]~q\;
\add_instance|mi|ALT_INV_Mux25~6_combout\ <= NOT \add_instance|mi|Mux25~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][8]~q\ <= NOT \add_instance|data_mem1|ram_block[7][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][8]~q\ <= NOT \add_instance|data_mem1|ram_block[6][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][8]~q\ <= NOT \add_instance|data_mem1|ram_block[5][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][8]~q\ <= NOT \add_instance|data_mem1|ram_block[4][8]~q\;
\add_instance|mi|ALT_INV_Mux25~5_combout\ <= NOT \add_instance|mi|Mux25~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][8]~q\ <= NOT \add_instance|data_mem1|ram_block[3][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][8]~q\ <= NOT \add_instance|data_mem1|ram_block[2][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][8]~q\ <= NOT \add_instance|data_mem1|ram_block[1][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][8]~q\ <= NOT \add_instance|data_mem1|ram_block[0][8]~q\;
\add_instance|mi|ALT_INV_Mux25~4_combout\ <= NOT \add_instance|mi|Mux25~4_combout\;
\add_instance|mi|ALT_INV_Mux25~3_combout\ <= NOT \add_instance|mi|Mux25~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][8]~q\ <= NOT \add_instance|data_mem1|ram_block[31][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][8]~q\ <= NOT \add_instance|data_mem1|ram_block[27][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][8]~q\ <= NOT \add_instance|data_mem1|ram_block[23][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][8]~q\ <= NOT \add_instance|data_mem1|ram_block[19][8]~q\;
\add_instance|mi|ALT_INV_Mux25~2_combout\ <= NOT \add_instance|mi|Mux25~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][8]~q\ <= NOT \add_instance|data_mem1|ram_block[30][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][8]~q\ <= NOT \add_instance|data_mem1|ram_block[26][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][8]~q\ <= NOT \add_instance|data_mem1|ram_block[22][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][8]~q\ <= NOT \add_instance|data_mem1|ram_block[18][8]~q\;
\add_instance|mi|ALT_INV_Mux25~1_combout\ <= NOT \add_instance|mi|Mux25~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][8]~q\ <= NOT \add_instance|data_mem1|ram_block[29][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][8]~q\ <= NOT \add_instance|data_mem1|ram_block[25][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][8]~q\ <= NOT \add_instance|data_mem1|ram_block[21][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][8]~q\ <= NOT \add_instance|data_mem1|ram_block[17][8]~q\;
\add_instance|mi|ALT_INV_Mux25~0_combout\ <= NOT \add_instance|mi|Mux25~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][8]~q\ <= NOT \add_instance|data_mem1|ram_block[28][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][8]~q\ <= NOT \add_instance|data_mem1|ram_block[24][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][8]~q\ <= NOT \add_instance|data_mem1|ram_block[20][8]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][8]~q\ <= NOT \add_instance|data_mem1|ram_block[16][8]~q\;
\add_instance|mi|ALT_INV_Mux24~10_combout\ <= NOT \add_instance|mi|Mux24~10_combout\;
\add_instance|mi|ALT_INV_Mux24~9_combout\ <= NOT \add_instance|mi|Mux24~9_combout\;
\add_instance|mi|ALT_INV_Mux24~8_combout\ <= NOT \add_instance|mi|Mux24~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][7]~q\ <= NOT \add_instance|data_mem1|ram_block[15][7]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[11][13]~q\ <= NOT \add_instance|data_mem1|ram_block[11][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][13]~q\ <= NOT \add_instance|data_mem1|ram_block[10][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][13]~q\ <= NOT \add_instance|data_mem1|ram_block[9][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][13]~q\ <= NOT \add_instance|data_mem1|ram_block[8][13]~q\;
\add_instance|mi|ALT_INV_Mux30~6_combout\ <= NOT \add_instance|mi|Mux30~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][13]~q\ <= NOT \add_instance|data_mem1|ram_block[7][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][13]~q\ <= NOT \add_instance|data_mem1|ram_block[6][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][13]~q\ <= NOT \add_instance|data_mem1|ram_block[5][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][13]~q\ <= NOT \add_instance|data_mem1|ram_block[4][13]~q\;
\add_instance|mi|ALT_INV_Mux30~5_combout\ <= NOT \add_instance|mi|Mux30~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][13]~q\ <= NOT \add_instance|data_mem1|ram_block[3][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][13]~q\ <= NOT \add_instance|data_mem1|ram_block[2][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][13]~q\ <= NOT \add_instance|data_mem1|ram_block[1][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][13]~q\ <= NOT \add_instance|data_mem1|ram_block[0][13]~q\;
\add_instance|mi|ALT_INV_Mux30~4_combout\ <= NOT \add_instance|mi|Mux30~4_combout\;
\add_instance|mi|ALT_INV_Mux30~3_combout\ <= NOT \add_instance|mi|Mux30~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][13]~q\ <= NOT \add_instance|data_mem1|ram_block[31][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][13]~q\ <= NOT \add_instance|data_mem1|ram_block[27][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][13]~q\ <= NOT \add_instance|data_mem1|ram_block[23][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][13]~q\ <= NOT \add_instance|data_mem1|ram_block[19][13]~q\;
\add_instance|mi|ALT_INV_Mux30~2_combout\ <= NOT \add_instance|mi|Mux30~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][13]~q\ <= NOT \add_instance|data_mem1|ram_block[30][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][13]~q\ <= NOT \add_instance|data_mem1|ram_block[26][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][13]~q\ <= NOT \add_instance|data_mem1|ram_block[22][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][13]~q\ <= NOT \add_instance|data_mem1|ram_block[18][13]~q\;
\add_instance|mi|ALT_INV_Mux30~1_combout\ <= NOT \add_instance|mi|Mux30~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][13]~q\ <= NOT \add_instance|data_mem1|ram_block[29][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][13]~q\ <= NOT \add_instance|data_mem1|ram_block[25][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][13]~q\ <= NOT \add_instance|data_mem1|ram_block[21][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][13]~q\ <= NOT \add_instance|data_mem1|ram_block[17][13]~q\;
\add_instance|mi|ALT_INV_Mux30~0_combout\ <= NOT \add_instance|mi|Mux30~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][13]~q\ <= NOT \add_instance|data_mem1|ram_block[28][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][13]~q\ <= NOT \add_instance|data_mem1|ram_block[24][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][13]~q\ <= NOT \add_instance|data_mem1|ram_block[20][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][13]~q\ <= NOT \add_instance|data_mem1|ram_block[16][13]~q\;
\add_instance|mi|ALT_INV_Mux29~10_combout\ <= NOT \add_instance|mi|Mux29~10_combout\;
\add_instance|mi|ALT_INV_Mux29~9_combout\ <= NOT \add_instance|mi|Mux29~9_combout\;
\add_instance|mi|ALT_INV_Mux29~8_combout\ <= NOT \add_instance|mi|Mux29~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][12]~q\ <= NOT \add_instance|data_mem1|ram_block[15][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][12]~q\ <= NOT \add_instance|data_mem1|ram_block[14][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][12]~q\ <= NOT \add_instance|data_mem1|ram_block[13][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][12]~q\ <= NOT \add_instance|data_mem1|ram_block[12][12]~q\;
\add_instance|mi|ALT_INV_Mux29~7_combout\ <= NOT \add_instance|mi|Mux29~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][12]~q\ <= NOT \add_instance|data_mem1|ram_block[11][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][12]~q\ <= NOT \add_instance|data_mem1|ram_block[10][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][12]~q\ <= NOT \add_instance|data_mem1|ram_block[9][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][12]~q\ <= NOT \add_instance|data_mem1|ram_block[8][12]~q\;
\add_instance|mi|ALT_INV_Mux29~6_combout\ <= NOT \add_instance|mi|Mux29~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][12]~q\ <= NOT \add_instance|data_mem1|ram_block[7][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][12]~q\ <= NOT \add_instance|data_mem1|ram_block[6][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][12]~q\ <= NOT \add_instance|data_mem1|ram_block[5][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][12]~q\ <= NOT \add_instance|data_mem1|ram_block[4][12]~q\;
\add_instance|mi|ALT_INV_Mux29~5_combout\ <= NOT \add_instance|mi|Mux29~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][12]~q\ <= NOT \add_instance|data_mem1|ram_block[3][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][12]~q\ <= NOT \add_instance|data_mem1|ram_block[2][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][12]~q\ <= NOT \add_instance|data_mem1|ram_block[1][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][12]~q\ <= NOT \add_instance|data_mem1|ram_block[0][12]~q\;
\add_instance|mi|ALT_INV_Mux29~4_combout\ <= NOT \add_instance|mi|Mux29~4_combout\;
\add_instance|mi|ALT_INV_Mux29~3_combout\ <= NOT \add_instance|mi|Mux29~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][12]~q\ <= NOT \add_instance|data_mem1|ram_block[31][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][12]~q\ <= NOT \add_instance|data_mem1|ram_block[27][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][12]~q\ <= NOT \add_instance|data_mem1|ram_block[23][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][12]~q\ <= NOT \add_instance|data_mem1|ram_block[19][12]~q\;
\add_instance|mi|ALT_INV_Mux29~2_combout\ <= NOT \add_instance|mi|Mux29~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][12]~q\ <= NOT \add_instance|data_mem1|ram_block[30][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][12]~q\ <= NOT \add_instance|data_mem1|ram_block[26][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][12]~q\ <= NOT \add_instance|data_mem1|ram_block[22][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][12]~q\ <= NOT \add_instance|data_mem1|ram_block[18][12]~q\;
\add_instance|mi|ALT_INV_Mux29~1_combout\ <= NOT \add_instance|mi|Mux29~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][12]~q\ <= NOT \add_instance|data_mem1|ram_block[29][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][12]~q\ <= NOT \add_instance|data_mem1|ram_block[25][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][12]~q\ <= NOT \add_instance|data_mem1|ram_block[21][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][12]~q\ <= NOT \add_instance|data_mem1|ram_block[17][12]~q\;
\add_instance|mi|ALT_INV_Mux29~0_combout\ <= NOT \add_instance|mi|Mux29~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][12]~q\ <= NOT \add_instance|data_mem1|ram_block[28][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][12]~q\ <= NOT \add_instance|data_mem1|ram_block[24][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][12]~q\ <= NOT \add_instance|data_mem1|ram_block[20][12]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][12]~q\ <= NOT \add_instance|data_mem1|ram_block[16][12]~q\;
\add_instance|mi|ALT_INV_Mux28~10_combout\ <= NOT \add_instance|mi|Mux28~10_combout\;
\add_instance|mi|ALT_INV_Mux28~9_combout\ <= NOT \add_instance|mi|Mux28~9_combout\;
\add_instance|mi|ALT_INV_Mux28~8_combout\ <= NOT \add_instance|mi|Mux28~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][11]~q\ <= NOT \add_instance|data_mem1|ram_block[15][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][11]~q\ <= NOT \add_instance|data_mem1|ram_block[14][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][11]~q\ <= NOT \add_instance|data_mem1|ram_block[13][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][11]~q\ <= NOT \add_instance|data_mem1|ram_block[12][11]~q\;
\add_instance|mi|ALT_INV_Mux28~7_combout\ <= NOT \add_instance|mi|Mux28~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][11]~q\ <= NOT \add_instance|data_mem1|ram_block[11][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][11]~q\ <= NOT \add_instance|data_mem1|ram_block[10][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][11]~q\ <= NOT \add_instance|data_mem1|ram_block[9][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][11]~q\ <= NOT \add_instance|data_mem1|ram_block[8][11]~q\;
\add_instance|mi|ALT_INV_Mux28~6_combout\ <= NOT \add_instance|mi|Mux28~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][11]~q\ <= NOT \add_instance|data_mem1|ram_block[7][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][11]~q\ <= NOT \add_instance|data_mem1|ram_block[6][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][11]~q\ <= NOT \add_instance|data_mem1|ram_block[5][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][11]~q\ <= NOT \add_instance|data_mem1|ram_block[4][11]~q\;
\add_instance|mi|ALT_INV_Mux28~5_combout\ <= NOT \add_instance|mi|Mux28~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][11]~q\ <= NOT \add_instance|data_mem1|ram_block[3][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][11]~q\ <= NOT \add_instance|data_mem1|ram_block[2][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][11]~q\ <= NOT \add_instance|data_mem1|ram_block[1][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][11]~q\ <= NOT \add_instance|data_mem1|ram_block[0][11]~q\;
\add_instance|mi|ALT_INV_Mux28~4_combout\ <= NOT \add_instance|mi|Mux28~4_combout\;
\add_instance|mi|ALT_INV_Mux28~3_combout\ <= NOT \add_instance|mi|Mux28~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][11]~q\ <= NOT \add_instance|data_mem1|ram_block[31][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][11]~q\ <= NOT \add_instance|data_mem1|ram_block[27][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][11]~q\ <= NOT \add_instance|data_mem1|ram_block[23][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][11]~q\ <= NOT \add_instance|data_mem1|ram_block[19][11]~q\;
\add_instance|mi|ALT_INV_Mux28~2_combout\ <= NOT \add_instance|mi|Mux28~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][11]~q\ <= NOT \add_instance|data_mem1|ram_block[30][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][11]~q\ <= NOT \add_instance|data_mem1|ram_block[26][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][11]~q\ <= NOT \add_instance|data_mem1|ram_block[22][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][11]~q\ <= NOT \add_instance|data_mem1|ram_block[18][11]~q\;
\add_instance|mi|ALT_INV_Mux28~1_combout\ <= NOT \add_instance|mi|Mux28~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][11]~q\ <= NOT \add_instance|data_mem1|ram_block[29][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][11]~q\ <= NOT \add_instance|data_mem1|ram_block[25][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][11]~q\ <= NOT \add_instance|data_mem1|ram_block[21][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][11]~q\ <= NOT \add_instance|data_mem1|ram_block[17][11]~q\;
\add_instance|mi|ALT_INV_Mux28~0_combout\ <= NOT \add_instance|mi|Mux28~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][11]~q\ <= NOT \add_instance|data_mem1|ram_block[28][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][11]~q\ <= NOT \add_instance|data_mem1|ram_block[24][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][11]~q\ <= NOT \add_instance|data_mem1|ram_block[20][11]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][11]~q\ <= NOT \add_instance|data_mem1|ram_block[16][11]~q\;
\add_instance|mi|ALT_INV_Mux27~10_combout\ <= NOT \add_instance|mi|Mux27~10_combout\;
\add_instance|mi|ALT_INV_Mux27~9_combout\ <= NOT \add_instance|mi|Mux27~9_combout\;
\add_instance|mi|ALT_INV_Mux27~8_combout\ <= NOT \add_instance|mi|Mux27~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][10]~q\ <= NOT \add_instance|data_mem1|ram_block[15][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][10]~q\ <= NOT \add_instance|data_mem1|ram_block[14][10]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][10]~q\ <= NOT \add_instance|data_mem1|ram_block[13][10]~q\;
\add_instance|mi|ALT_INV_Mux32~10_combout\ <= NOT \add_instance|mi|Mux32~10_combout\;
\add_instance|mi|ALT_INV_Mux32~9_combout\ <= NOT \add_instance|mi|Mux32~9_combout\;
\add_instance|mi|ALT_INV_Mux32~8_combout\ <= NOT \add_instance|mi|Mux32~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][15]~q\ <= NOT \add_instance|data_mem1|ram_block[15][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][15]~q\ <= NOT \add_instance|data_mem1|ram_block[14][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][15]~q\ <= NOT \add_instance|data_mem1|ram_block[13][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][15]~q\ <= NOT \add_instance|data_mem1|ram_block[12][15]~q\;
\add_instance|mi|ALT_INV_Mux32~7_combout\ <= NOT \add_instance|mi|Mux32~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][15]~q\ <= NOT \add_instance|data_mem1|ram_block[11][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][15]~q\ <= NOT \add_instance|data_mem1|ram_block[10][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][15]~q\ <= NOT \add_instance|data_mem1|ram_block[9][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][15]~q\ <= NOT \add_instance|data_mem1|ram_block[8][15]~q\;
\add_instance|mi|ALT_INV_Mux32~6_combout\ <= NOT \add_instance|mi|Mux32~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][15]~q\ <= NOT \add_instance|data_mem1|ram_block[7][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][15]~q\ <= NOT \add_instance|data_mem1|ram_block[6][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][15]~q\ <= NOT \add_instance|data_mem1|ram_block[5][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][15]~q\ <= NOT \add_instance|data_mem1|ram_block[4][15]~q\;
\add_instance|mi|ALT_INV_Mux32~5_combout\ <= NOT \add_instance|mi|Mux32~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][15]~q\ <= NOT \add_instance|data_mem1|ram_block[3][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][15]~q\ <= NOT \add_instance|data_mem1|ram_block[2][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][15]~q\ <= NOT \add_instance|data_mem1|ram_block[1][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][15]~q\ <= NOT \add_instance|data_mem1|ram_block[0][15]~q\;
\add_instance|mi|ALT_INV_Mux32~4_combout\ <= NOT \add_instance|mi|Mux32~4_combout\;
\add_instance|mi|ALT_INV_Mux32~3_combout\ <= NOT \add_instance|mi|Mux32~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][15]~q\ <= NOT \add_instance|data_mem1|ram_block[31][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][15]~q\ <= NOT \add_instance|data_mem1|ram_block[27][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][15]~q\ <= NOT \add_instance|data_mem1|ram_block[23][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][15]~q\ <= NOT \add_instance|data_mem1|ram_block[19][15]~q\;
\add_instance|mi|ALT_INV_Mux32~2_combout\ <= NOT \add_instance|mi|Mux32~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][15]~q\ <= NOT \add_instance|data_mem1|ram_block[30][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][15]~q\ <= NOT \add_instance|data_mem1|ram_block[26][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][15]~q\ <= NOT \add_instance|data_mem1|ram_block[22][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][15]~q\ <= NOT \add_instance|data_mem1|ram_block[18][15]~q\;
\add_instance|mi|ALT_INV_Mux32~1_combout\ <= NOT \add_instance|mi|Mux32~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][15]~q\ <= NOT \add_instance|data_mem1|ram_block[29][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][15]~q\ <= NOT \add_instance|data_mem1|ram_block[25][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][15]~q\ <= NOT \add_instance|data_mem1|ram_block[21][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][15]~q\ <= NOT \add_instance|data_mem1|ram_block[17][15]~q\;
\add_instance|mi|ALT_INV_Mux32~0_combout\ <= NOT \add_instance|mi|Mux32~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][15]~q\ <= NOT \add_instance|data_mem1|ram_block[28][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][15]~q\ <= NOT \add_instance|data_mem1|ram_block[24][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][15]~q\ <= NOT \add_instance|data_mem1|ram_block[20][15]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][15]~q\ <= NOT \add_instance|data_mem1|ram_block[16][15]~q\;
\add_instance|mi|ALT_INV_Mux31~10_combout\ <= NOT \add_instance|mi|Mux31~10_combout\;
\add_instance|mi|ALT_INV_Mux31~9_combout\ <= NOT \add_instance|mi|Mux31~9_combout\;
\add_instance|mi|ALT_INV_Mux31~8_combout\ <= NOT \add_instance|mi|Mux31~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][14]~q\ <= NOT \add_instance|data_mem1|ram_block[15][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][14]~q\ <= NOT \add_instance|data_mem1|ram_block[14][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][14]~q\ <= NOT \add_instance|data_mem1|ram_block[13][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][14]~q\ <= NOT \add_instance|data_mem1|ram_block[12][14]~q\;
\add_instance|mi|ALT_INV_Mux31~7_combout\ <= NOT \add_instance|mi|Mux31~7_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[11][14]~q\ <= NOT \add_instance|data_mem1|ram_block[11][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[10][14]~q\ <= NOT \add_instance|data_mem1|ram_block[10][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[9][14]~q\ <= NOT \add_instance|data_mem1|ram_block[9][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[8][14]~q\ <= NOT \add_instance|data_mem1|ram_block[8][14]~q\;
\add_instance|mi|ALT_INV_Mux31~6_combout\ <= NOT \add_instance|mi|Mux31~6_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[7][14]~q\ <= NOT \add_instance|data_mem1|ram_block[7][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[6][14]~q\ <= NOT \add_instance|data_mem1|ram_block[6][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[5][14]~q\ <= NOT \add_instance|data_mem1|ram_block[5][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[4][14]~q\ <= NOT \add_instance|data_mem1|ram_block[4][14]~q\;
\add_instance|mi|ALT_INV_Mux31~5_combout\ <= NOT \add_instance|mi|Mux31~5_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[3][14]~q\ <= NOT \add_instance|data_mem1|ram_block[3][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[2][14]~q\ <= NOT \add_instance|data_mem1|ram_block[2][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[1][14]~q\ <= NOT \add_instance|data_mem1|ram_block[1][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[0][14]~q\ <= NOT \add_instance|data_mem1|ram_block[0][14]~q\;
\add_instance|mi|ALT_INV_Mux31~4_combout\ <= NOT \add_instance|mi|Mux31~4_combout\;
\add_instance|mi|ALT_INV_Mux31~3_combout\ <= NOT \add_instance|mi|Mux31~3_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[31][14]~q\ <= NOT \add_instance|data_mem1|ram_block[31][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[27][14]~q\ <= NOT \add_instance|data_mem1|ram_block[27][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[23][14]~q\ <= NOT \add_instance|data_mem1|ram_block[23][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[19][14]~q\ <= NOT \add_instance|data_mem1|ram_block[19][14]~q\;
\add_instance|mi|ALT_INV_Mux31~2_combout\ <= NOT \add_instance|mi|Mux31~2_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[30][14]~q\ <= NOT \add_instance|data_mem1|ram_block[30][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[26][14]~q\ <= NOT \add_instance|data_mem1|ram_block[26][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[22][14]~q\ <= NOT \add_instance|data_mem1|ram_block[22][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[18][14]~q\ <= NOT \add_instance|data_mem1|ram_block[18][14]~q\;
\add_instance|mi|ALT_INV_Mux31~1_combout\ <= NOT \add_instance|mi|Mux31~1_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[29][14]~q\ <= NOT \add_instance|data_mem1|ram_block[29][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[25][14]~q\ <= NOT \add_instance|data_mem1|ram_block[25][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[21][14]~q\ <= NOT \add_instance|data_mem1|ram_block[21][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[17][14]~q\ <= NOT \add_instance|data_mem1|ram_block[17][14]~q\;
\add_instance|mi|ALT_INV_Mux31~0_combout\ <= NOT \add_instance|mi|Mux31~0_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[28][14]~q\ <= NOT \add_instance|data_mem1|ram_block[28][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[24][14]~q\ <= NOT \add_instance|data_mem1|ram_block[24][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[20][14]~q\ <= NOT \add_instance|data_mem1|ram_block[20][14]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[16][14]~q\ <= NOT \add_instance|data_mem1|ram_block[16][14]~q\;
\add_instance|mi|ALT_INV_Mux30~10_combout\ <= NOT \add_instance|mi|Mux30~10_combout\;
\add_instance|mi|ALT_INV_Mux30~9_combout\ <= NOT \add_instance|mi|Mux30~9_combout\;
\add_instance|mi|ALT_INV_Mux30~8_combout\ <= NOT \add_instance|mi|Mux30~8_combout\;
\add_instance|data_mem1|ALT_INV_ram_block[15][13]~q\ <= NOT \add_instance|data_mem1|ram_block[15][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[14][13]~q\ <= NOT \add_instance|data_mem1|ram_block[14][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[13][13]~q\ <= NOT \add_instance|data_mem1|ram_block[13][13]~q\;
\add_instance|data_mem1|ALT_INV_ram_block[12][13]~q\ <= NOT \add_instance|data_mem1|ram_block[12][13]~q\;
\add_instance|mi|ALT_INV_Mux30~7_combout\ <= NOT \add_instance|mi|Mux30~7_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~8_combout\ <= NOT \add_instance|pc_predictor|Mux2~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~2_combout\;
\add_instance|pc_predictor|ALT_INV_Mux8~1_combout\ <= NOT \add_instance|pc_predictor|Mux8~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux8~0_combout\ <= NOT \add_instance|pc_predictor|Mux8~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux9~1_combout\ <= NOT \add_instance|pc_predictor|Mux9~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux9~0_combout\ <= NOT \add_instance|pc_predictor|Mux9~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux6~1_combout\ <= NOT \add_instance|pc_predictor|Mux6~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux6~0_combout\ <= NOT \add_instance|pc_predictor|Mux6~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux7~1_combout\ <= NOT \add_instance|pc_predictor|Mux7~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux7~0_combout\ <= NOT \add_instance|pc_predictor|Mux7~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux4~1_combout\ <= NOT \add_instance|pc_predictor|Mux4~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux4~0_combout\ <= NOT \add_instance|pc_predictor|Mux4~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux5~1_combout\ <= NOT \add_instance|pc_predictor|Mux5~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux5~0_combout\ <= NOT \add_instance|pc_predictor|Mux5~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~7_combout\ <= NOT \add_instance|pc_predictor|Mux2~7_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~6_combout\ <= NOT \add_instance|pc_predictor|Mux2~6_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~5_combout\ <= NOT \add_instance|pc_predictor|Mux2~5_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~4_combout\ <= NOT \add_instance|pc_predictor|Mux2~4_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~3_combout\ <= NOT \add_instance|pc_predictor|Mux2~3_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~2_combout\ <= NOT \add_instance|pc_predictor|Mux2~2_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~1_combout\ <= NOT \add_instance|pc_predictor|Mux2~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~0_combout\ <= NOT \add_instance|pc_predictor|Mux2~0_combout\;
\add_instance|main_alu|ALT_INV_dest[0]~0_combout\ <= NOT \add_instance|main_alu|dest[0]~0_combout\;
\add_instance|main_alu|ALT_INV_WideOr0~combout\ <= NOT \add_instance|main_alu|WideOr0~combout\;
\add_instance|main_alu|ALT_INV_WideOr0~2_combout\ <= NOT \add_instance|main_alu|WideOr0~2_combout\;
\add_instance|main_alu|ALT_INV_WideOr0~1_combout\ <= NOT \add_instance|main_alu|WideOr0~1_combout\;
\add_instance|main_alu|ALT_INV_WideOr0~0_combout\ <= NOT \add_instance|main_alu|WideOr0~0_combout\;
\add_instance|main_alu|ALT_INV_C~2_combout\ <= NOT \add_instance|main_alu|C~2_combout\;
\add_instance|main_alu|ALT_INV_C~1_combout\ <= NOT \add_instance|main_alu|C~1_combout\;
\add_instance|main_alu|ALT_INV_carryL~6_combout\ <= NOT \add_instance|main_alu|carryL~6_combout\;
\add_instance|main_alu|ALT_INV_carryL~5_combout\ <= NOT \add_instance|main_alu|carryL~5_combout\;
\add_instance|main_alu|ALT_INV_carryL~4_combout\ <= NOT \add_instance|main_alu|carryL~4_combout\;
\add_instance|main_alu|ALT_INV_carryL~3_combout\ <= NOT \add_instance|main_alu|carryL~3_combout\;
\add_instance|main_alu|ALT_INV_carryL~2_combout\ <= NOT \add_instance|main_alu|carryL~2_combout\;
\add_instance|main_alu|ALT_INV_carryL~1_combout\ <= NOT \add_instance|main_alu|carryL~1_combout\;
\add_instance|main_alu|ALT_INV_carryL~0_combout\ <= NOT \add_instance|main_alu|carryL~0_combout\;
\add_instance|main_alu|ALT_INV_C~0_combout\ <= NOT \add_instance|main_alu|C~0_combout\;
\add_instance|main_alu|ALT_INV_carry~10_combout\ <= NOT \add_instance|main_alu|carry~10_combout\;
\add_instance|main_alu|ALT_INV_carry~9_combout\ <= NOT \add_instance|main_alu|carry~9_combout\;
\add_instance|main_alu|ALT_INV_carry~8_combout\ <= NOT \add_instance|main_alu|carry~8_combout\;
\add_instance|main_alu|ALT_INV_carry~7_combout\ <= NOT \add_instance|main_alu|carry~7_combout\;
\add_instance|main_alu|ALT_INV_carry~6_combout\ <= NOT \add_instance|main_alu|carry~6_combout\;
\add_instance|main_alu|ALT_INV_carry~5_combout\ <= NOT \add_instance|main_alu|carry~5_combout\;
\add_instance|main_alu|ALT_INV_carry~4_combout\ <= NOT \add_instance|main_alu|carry~4_combout\;
\add_instance|main_alu|ALT_INV_carry~3_combout\ <= NOT \add_instance|main_alu|carry~3_combout\;
\add_instance|main_alu|ALT_INV_carry~2_combout\ <= NOT \add_instance|main_alu|carry~2_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux15~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux15~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[0]~15_combout\ <= NOT \add_instance|Prio_mux_1|output[0]~15_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux31~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux31~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[0]~15_combout\ <= NOT \add_instance|Prio_mux_2|output[0]~15_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~2_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux14~2_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[1]~14_combout\ <= NOT \add_instance|Prio_mux_1|output[1]~14_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux30~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux30~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[1]~14_combout\ <= NOT \add_instance|Prio_mux_2|output[1]~14_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux13~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[2]~13_combout\ <= NOT \add_instance|Prio_mux_1|output[2]~13_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux29~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\ <= NOT \add_instance|Prio_mux_2|output[2]~13_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux12~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[3]~12_combout\ <= NOT \add_instance|Prio_mux_1|output[3]~12_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux28~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux28~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\ <= NOT \add_instance|Prio_mux_2|output[3]~12_combout\;
\add_instance|main_alu|ALT_INV_carry~1_combout\ <= NOT \add_instance|main_alu|carry~1_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux11~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[4]~11_combout\ <= NOT \add_instance|Prio_mux_1|output[4]~11_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux27~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\ <= NOT \add_instance|Prio_mux_2|output[4]~11_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux10~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[5]~10_combout\ <= NOT \add_instance|Prio_mux_1|output[5]~10_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux26~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux26~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\ <= NOT \add_instance|Prio_mux_2|output[5]~10_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux9~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux9~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[6]~9_combout\ <= NOT \add_instance|Prio_mux_1|output[6]~9_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~3_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux25~3_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[6]~9_combout\ <= NOT \add_instance|Prio_mux_2|output[6]~9_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux8~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[7]~8_combout\ <= NOT \add_instance|Prio_mux_1|output[7]~8_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux24~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux24~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[7]~8_combout\ <= NOT \add_instance|Prio_mux_2|output[7]~8_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux7~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[8]~7_combout\ <= NOT \add_instance|Prio_mux_1|output[8]~7_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux23~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[8]~7_combout\ <= NOT \add_instance|Prio_mux_2|output[8]~7_combout\;
\add_instance|main_alu|ALT_INV_carry~0_combout\ <= NOT \add_instance|main_alu|carry~0_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux6~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[9]~6_combout\ <= NOT \add_instance|Prio_mux_1|output[9]~6_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux22~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux22~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[9]~6_combout\ <= NOT \add_instance|Prio_mux_2|output[9]~6_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux5~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[10]~5_combout\ <= NOT \add_instance|Prio_mux_1|output[10]~5_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux21~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[10]~5_combout\ <= NOT \add_instance|Prio_mux_2|output[10]~5_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux4~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[11]~4_combout\ <= NOT \add_instance|Prio_mux_1|output[11]~4_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux20~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux20~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[11]~4_combout\ <= NOT \add_instance|Prio_mux_2|output[11]~4_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux3~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[12]~3_combout\ <= NOT \add_instance|Prio_mux_1|output[12]~3_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux19~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[12]~3_combout\ <= NOT \add_instance|Prio_mux_2|output[12]~3_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux2~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[13]~2_combout\ <= NOT \add_instance|Prio_mux_1|output[13]~2_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux18~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux18~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[13]~2_combout\ <= NOT \add_instance|Prio_mux_2|output[13]~2_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux1~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[14]~1_combout\ <= NOT \add_instance|Prio_mux_1|output[14]~1_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux17~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux17~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[14]~1_combout\ <= NOT \add_instance|Prio_mux_2|output[14]~1_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux0~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux0~0_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux14~1_combout\;
\add_instance|Prio_mux_1|ALT_INV_output[15]~0_combout\ <= NOT \add_instance|Prio_mux_1|output[15]~0_combout\;
\add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\ <= NOT \add_instance|Prio_mux_1|Equal0~1_combout\;
\add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\ <= NOT \add_instance|Prio_mux_1|Equal0~0_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux16~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux16~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_output[15]~0_combout\ <= NOT \add_instance|Prio_mux_2|output[15]~0_combout\;
\add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\ <= NOT \add_instance|Prio_mux_2|Equal0~1_combout\;
\add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\ <= NOT \add_instance|Prio_mux_2|Equal0~0_combout\;
\add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\ <= NOT \add_instance|Addr_cmp_3|Equal0~0_combout\;
\add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\ <= NOT \add_instance|Addr_cmp_4|Equal0~0_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux25~2_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux25~1_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux25~0_combout\;
\add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\ <= NOT \add_instance|Alu_Oprd_sel1|Mux14~0_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[4]~5_combout\ <= NOT \add_instance|main_alu|dest_temp[4]~5_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(4) <= NOT \add_instance|main_alu|adl_temp\(4);
\add_instance|main_alu|ALT_INV_carry~15_combout\ <= NOT \add_instance|main_alu|carry~15_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[3]~4_combout\ <= NOT \add_instance|main_alu|dest_temp[3]~4_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(3) <= NOT \add_instance|main_alu|adl_temp\(3);
\add_instance|main_alu|ALT_INV_carry~14_combout\ <= NOT \add_instance|main_alu|carry~14_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[2]~3_combout\ <= NOT \add_instance|main_alu|dest_temp[2]~3_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(2) <= NOT \add_instance|main_alu|adl_temp\(2);
\add_instance|main_alu|ALT_INV_dest_temp[1]~2_combout\ <= NOT \add_instance|main_alu|dest_temp[1]~2_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[11]~1_combout\ <= NOT \add_instance|main_alu|dest_temp[11]~1_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(11) <= NOT \add_instance|main_alu|adl_temp\(11);
\add_instance|main_alu|ALT_INV_carry~13_combout\ <= NOT \add_instance|main_alu|carry~13_combout\;
\add_instance|main_alu|ALT_INV_carry~12_combout\ <= NOT \add_instance|main_alu|carry~12_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[5]~0_combout\ <= NOT \add_instance|main_alu|dest_temp[5]~0_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(5) <= NOT \add_instance|main_alu|adl_temp\(5);
\add_instance|main_alu|ALT_INV_carry~11_combout\ <= NOT \add_instance|main_alu|carry~11_combout\;
\add_instance|alu_oper_sel1|ALT_INV_alu_en~0_combout\ <= NOT \add_instance|alu_oper_sel1|alu_en~0_combout\;
\add_instance|alu_oper_sel1|ALT_INV_Equal5~0_combout\ <= NOT \add_instance|alu_oper_sel1|Equal5~0_combout\;
\add_instance|alu_oper_sel1|ALT_INV_process_0~0_combout\ <= NOT \add_instance|alu_oper_sel1|process_0~0_combout\;
\add_instance|alu_oper_sel1|ALT_INV_alu_op[1]~1_combout\ <= NOT \add_instance|alu_oper_sel1|alu_op[1]~1_combout\;
\add_instance|alu_oper_sel1|ALT_INV_alu_op[0]~0_combout\ <= NOT \add_instance|alu_oper_sel1|alu_op[0]~0_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~46_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~46_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~45_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~45_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~43_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~43_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~42_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~42_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~40_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~40_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~39_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~39_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~37_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~37_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~36_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~36_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~34_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~34_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~33_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~33_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~31_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~31_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~30_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~30_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~28_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~28_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~27_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~27_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~25_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~25_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~24_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~24_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~22_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~22_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~21_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~21_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~19_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~19_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~18_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~18_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~16_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~16_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~15_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~15_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~13_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~13_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~12_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~12_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~10_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~10_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~9_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~9_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~7_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~7_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~6_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~6_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~4_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~4_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~3_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~3_combout\;
\add_instance|ALT_INV_x\(2) <= NOT \add_instance|x\(2);
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~1_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~1_combout\;
\add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~0_combout\ <= NOT \add_instance|RR_EXE_pipe|D2_reg|Dout~0_combout\;
\add_instance|ALT_INV_y\(2) <= NOT \add_instance|y\(2);
\add_instance|ALT_INV_y[2]~0_combout\ <= NOT \add_instance|y[2]~0_combout\;
\add_instance|IF_ID_pipe|valid_reg|ALT_INV_Dout~q\ <= NOT \add_instance|IF_ID_pipe|valid_reg|Dout~q\;
\add_instance|stl|ALT_INV_Mux0~1_combout\ <= NOT \add_instance|stl|Mux0~1_combout\;
\add_instance|stl|ALT_INV_Mux0~0_combout\ <= NOT \add_instance|stl|Mux0~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~16_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~15_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~15_combout\;
\add_instance|pc_predictor|ALT_INV_Mux12~1_combout\ <= NOT \add_instance|pc_predictor|Mux12~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux12~0_combout\ <= NOT \add_instance|pc_predictor|Mux12~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux13~1_combout\ <= NOT \add_instance|pc_predictor|Mux13~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux13~0_combout\ <= NOT \add_instance|pc_predictor|Mux13~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~14_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~14_combout\;
\add_instance|pc_predictor|ALT_INV_Mux14~1_combout\ <= NOT \add_instance|pc_predictor|Mux14~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux14~0_combout\ <= NOT \add_instance|pc_predictor|Mux14~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux15~1_combout\ <= NOT \add_instance|pc_predictor|Mux15~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux15~0_combout\ <= NOT \add_instance|pc_predictor|Mux15~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~13_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~13_combout\;
\add_instance|pc_predictor|ALT_INV_Mux10~1_combout\ <= NOT \add_instance|pc_predictor|Mux10~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux10~0_combout\ <= NOT \add_instance|pc_predictor|Mux10~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux11~1_combout\ <= NOT \add_instance|pc_predictor|Mux11~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux11~0_combout\ <= NOT \add_instance|pc_predictor|Mux11~0_combout\;
\add_instance|ALT_INV_comb~1_combout\ <= NOT \add_instance|comb~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~12_combout\;
\add_instance|pc_predictor|ALT_INV_Mux0~0_combout\ <= NOT \add_instance|pc_predictor|Mux0~0_combout\;
\add_instance|pc_predictor|ALT_INV_Mux1~0_combout\ <= NOT \add_instance|pc_predictor|Mux1~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~3_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~9_combout\ <= NOT \add_instance|pc_predictor|Mux2~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~11_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~10_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~9_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~8_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~12_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~12_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~7_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~6_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~5_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal3~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal3~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~3_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~12_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~12_combout\;
\add_instance|pc_predictor|ALT_INV_Mux4~2_combout\ <= NOT \add_instance|pc_predictor|Mux4~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~11_combout\;
\add_instance|pc_predictor|ALT_INV_Mux5~2_combout\ <= NOT \add_instance|pc_predictor|Mux5~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~10_combout\;
\add_instance|pc_predictor|ALT_INV_Mux6~2_combout\ <= NOT \add_instance|pc_predictor|Mux6~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~9_combout\;
\add_instance|pc_predictor|ALT_INV_Mux7~2_combout\ <= NOT \add_instance|pc_predictor|Mux7~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~8_combout\;
\add_instance|pc_predictor|ALT_INV_Mux8~2_combout\ <= NOT \add_instance|pc_predictor|Mux8~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~7_combout\;
\add_instance|pc_predictor|ALT_INV_Mux9~2_combout\ <= NOT \add_instance|pc_predictor|Mux9~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~2_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~1_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~6_combout\;
\add_instance|pc_predictor|ALT_INV_Mux10~2_combout\ <= NOT \add_instance|pc_predictor|Mux10~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~0_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal8~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal8~0_combout\;
\add_instance|ALT_INV_pc_IF[13]~6_combout\ <= NOT \add_instance|pc_IF[13]~6_combout\;
\add_instance|pc_predictor|ALT_INV_Mux2~10_combout\ <= NOT \add_instance|pc_predictor|Mux2~10_combout\;
\add_instance|ALT_INV_pc_IF[12]~5_combout\ <= NOT \add_instance|pc_IF[12]~5_combout\;
\add_instance|pc_predictor|ALT_INV_Mux3~0_combout\ <= NOT \add_instance|pc_predictor|Mux3~0_combout\;
\add_instance|RF|ALT_INV_Decoder0~7_combout\ <= NOT \add_instance|RF|Decoder0~7_combout\;
\add_instance|RF|ALT_INV_Decoder0~6_combout\ <= NOT \add_instance|RF|Decoder0~6_combout\;
\add_instance|RF|ALT_INV_Decoder0~5_combout\ <= NOT \add_instance|RF|Decoder0~5_combout\;
\add_instance|id|ALT_INV_Mux16~0_combout\ <= NOT \add_instance|id|Mux16~0_combout\;
\add_instance|id|ALT_INV_Mux17~0_combout\ <= NOT \add_instance|id|Mux17~0_combout\;
\add_instance|id|ALT_INV_Mux12~0_combout\ <= NOT \add_instance|id|Mux12~0_combout\;
\add_instance|id|ALT_INV_Mux11~3_combout\ <= NOT \add_instance|id|Mux11~3_combout\;
\add_instance|id|ALT_INV_Mux11~2_combout\ <= NOT \add_instance|id|Mux11~2_combout\;
\add_instance|id|ALT_INV_Mux18~0_combout\ <= NOT \add_instance|id|Mux18~0_combout\;
\add_instance|id|ALT_INV_Mux10~1_combout\ <= NOT \add_instance|id|Mux10~1_combout\;
\add_instance|id|ALT_INV_Mux10~0_combout\ <= NOT \add_instance|id|Mux10~0_combout\;
\add_instance|id|ALT_INV_Mux11~1_combout\ <= NOT \add_instance|id|Mux11~1_combout\;
\add_instance|id|ALT_INV_Mux11~0_combout\ <= NOT \add_instance|id|Mux11~0_combout\;
\add_instance|ALT_INV_pc_IF[4]~4_combout\ <= NOT \add_instance|pc_IF[4]~4_combout\;
\add_instance|pc_predictor|ALT_INV_Mux11~2_combout\ <= NOT \add_instance|pc_predictor|Mux11~2_combout\;
\add_instance|ALT_INV_pc_IF[3]~3_combout\ <= NOT \add_instance|pc_IF[3]~3_combout\;
\add_instance|pc_predictor|ALT_INV_Mux12~2_combout\ <= NOT \add_instance|pc_predictor|Mux12~2_combout\;
\add_instance|ALT_INV_pc_IF[2]~2_combout\ <= NOT \add_instance|pc_IF[2]~2_combout\;
\add_instance|pc_predictor|ALT_INV_Mux13~2_combout\ <= NOT \add_instance|pc_predictor|Mux13~2_combout\;
\add_instance|ALT_INV_pc_IF[1]~1_combout\ <= NOT \add_instance|pc_IF[1]~1_combout\;
\add_instance|pc_predictor|ALT_INV_Mux14~2_combout\ <= NOT \add_instance|pc_predictor|Mux14~2_combout\;
\add_instance|ALT_INV_pc_IF[0]~0_combout\ <= NOT \add_instance|pc_IF[0]~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\ <= NOT \add_instance|LUT_FLUSH|Equal0~17_combout\;
\add_instance|pc_predictor|ALT_INV_Mux15~2_combout\ <= NOT \add_instance|pc_predictor|Mux15~2_combout\;
\add_instance|Prio_mux_2|ALT_INV_Equal0~2_combout\ <= NOT \add_instance|Prio_mux_2|Equal0~2_combout\;
\add_instance|main_alu|ALT_INV_dest[15]~15_combout\ <= NOT \add_instance|main_alu|dest[15]~15_combout\;
\add_instance|main_alu|ALT_INV_dest[14]~14_combout\ <= NOT \add_instance|main_alu|dest[14]~14_combout\;
\add_instance|main_alu|ALT_INV_dest[13]~13_combout\ <= NOT \add_instance|main_alu|dest[13]~13_combout\;
\add_instance|main_alu|ALT_INV_dest[12]~12_combout\ <= NOT \add_instance|main_alu|dest[12]~12_combout\;
\add_instance|main_alu|ALT_INV_dest[11]~11_combout\ <= NOT \add_instance|main_alu|dest[11]~11_combout\;
\add_instance|main_alu|ALT_INV_dest[10]~10_combout\ <= NOT \add_instance|main_alu|dest[10]~10_combout\;
\add_instance|main_alu|ALT_INV_dest[9]~9_combout\ <= NOT \add_instance|main_alu|dest[9]~9_combout\;
\add_instance|main_alu|ALT_INV_dest[8]~8_combout\ <= NOT \add_instance|main_alu|dest[8]~8_combout\;
\add_instance|main_alu|ALT_INV_dest[7]~7_combout\ <= NOT \add_instance|main_alu|dest[7]~7_combout\;
\add_instance|main_alu|ALT_INV_dest[6]~6_combout\ <= NOT \add_instance|main_alu|dest[6]~6_combout\;
\add_instance|main_alu|ALT_INV_dest[5]~5_combout\ <= NOT \add_instance|main_alu|dest[5]~5_combout\;
\add_instance|main_alu|ALT_INV_dest[4]~4_combout\ <= NOT \add_instance|main_alu|dest[4]~4_combout\;
\add_instance|main_alu|ALT_INV_dest[3]~3_combout\ <= NOT \add_instance|main_alu|dest[3]~3_combout\;
\add_instance|main_alu|ALT_INV_dest[2]~2_combout\ <= NOT \add_instance|main_alu|dest[2]~2_combout\;
\add_instance|main_alu|ALT_INV_dest[1]~1_combout\ <= NOT \add_instance|main_alu|dest[1]~1_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[15]~14_combout\ <= NOT \add_instance|main_alu|dest_temp[15]~14_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(15) <= NOT \add_instance|main_alu|adl_temp\(15);
\add_instance|main_alu|ALT_INV_adl_temp[15]~0_combout\ <= NOT \add_instance|main_alu|adl_temp[15]~0_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[14]~13_combout\ <= NOT \add_instance|main_alu|dest_temp[14]~13_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(14) <= NOT \add_instance|main_alu|adl_temp\(14);
\add_instance|main_alu|ALT_INV_dest_temp[13]~12_combout\ <= NOT \add_instance|main_alu|dest_temp[13]~12_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(13) <= NOT \add_instance|main_alu|adl_temp\(13);
\add_instance|main_alu|ALT_INV_carry~19_combout\ <= NOT \add_instance|main_alu|carry~19_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[12]~11_combout\ <= NOT \add_instance|main_alu|dest_temp[12]~11_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(12) <= NOT \add_instance|main_alu|adl_temp\(12);
\add_instance|main_alu|ALT_INV_dest_temp[10]~10_combout\ <= NOT \add_instance|main_alu|dest_temp[10]~10_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(10) <= NOT \add_instance|main_alu|adl_temp\(10);
\add_instance|main_alu|ALT_INV_dest_temp[9]~9_combout\ <= NOT \add_instance|main_alu|dest_temp[9]~9_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(9) <= NOT \add_instance|main_alu|adl_temp\(9);
\add_instance|main_alu|ALT_INV_carry~18_combout\ <= NOT \add_instance|main_alu|carry~18_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[8]~8_combout\ <= NOT \add_instance|main_alu|dest_temp[8]~8_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(8) <= NOT \add_instance|main_alu|adl_temp\(8);
\add_instance|main_alu|ALT_INV_carry~17_combout\ <= NOT \add_instance|main_alu|carry~17_combout\;
\add_instance|main_alu|ALT_INV_dest_temp[7]~7_combout\ <= NOT \add_instance|main_alu|dest_temp[7]~7_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(7) <= NOT \add_instance|main_alu|adl_temp\(7);
\add_instance|main_alu|ALT_INV_dest_temp[6]~6_combout\ <= NOT \add_instance|main_alu|dest_temp[6]~6_combout\;
\add_instance|main_alu|ALT_INV_adl_temp\(6) <= NOT \add_instance|main_alu|adl_temp\(6);
\add_instance|main_alu|ALT_INV_carry~16_combout\ <= NOT \add_instance|main_alu|carry~16_combout\;
\add_instance|code_mem|ALT_INV_Mux12~0_combout\ <= NOT \add_instance|code_mem|Mux12~0_combout\;
\add_instance|id|ALT_INV_Mux14~0_combout\ <= NOT \add_instance|id|Mux14~0_combout\;
\add_instance|id|ALT_INV_Mux13~0_combout\ <= NOT \add_instance|id|Mux13~0_combout\;
\add_instance|id|ALT_INV_Mux15~0_combout\ <= NOT \add_instance|id|Mux15~0_combout\;
\add_instance|PC|ALT_INV_Dout~17_combout\ <= NOT \add_instance|PC|Dout~17_combout\;
\add_instance|PC|ALT_INV_Dout~16_combout\ <= NOT \add_instance|PC|Dout~16_combout\;
\add_instance|PC|ALT_INV_Dout~14_combout\ <= NOT \add_instance|PC|Dout~14_combout\;
\add_instance|PC|ALT_INV_Dout~13_combout\ <= NOT \add_instance|PC|Dout~13_combout\;
\add_instance|PC|ALT_INV_Dout~11_combout\ <= NOT \add_instance|PC|Dout~11_combout\;
\add_instance|PC|ALT_INV_Dout~10_combout\ <= NOT \add_instance|PC|Dout~10_combout\;
\add_instance|PC|ALT_INV_Dout~8_combout\ <= NOT \add_instance|PC|Dout~8_combout\;
\add_instance|PC|ALT_INV_Dout~7_combout\ <= NOT \add_instance|PC|Dout~7_combout\;
\add_instance|PC|ALT_INV_Dout~5_combout\ <= NOT \add_instance|PC|Dout~5_combout\;
\add_instance|PC|ALT_INV_Dout[3]~4_combout\ <= NOT \add_instance|PC|Dout[3]~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~30_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~30_combout\;
\add_instance|PC|ALT_INV_Dout~3_combout\ <= NOT \add_instance|PC|Dout~3_combout\;
\add_instance|PC|ALT_INV_Dout[3]~2_combout\ <= NOT \add_instance|PC|Dout[3]~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~29_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~29_combout\;
\add_instance|LUT_FLUSH|ALT_INV_match~5_combout\ <= NOT \add_instance|LUT_FLUSH|match~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_match~4_combout\ <= NOT \add_instance|LUT_FLUSH|match~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_match~3_combout\ <= NOT \add_instance|LUT_FLUSH|match~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~12_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~12_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_match~2_combout\ <= NOT \add_instance|LUT_FLUSH|match~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_match~1_combout\ <= NOT \add_instance|LUT_FLUSH|match~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_match~0_combout\ <= NOT \add_instance|LUT_FLUSH|match~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal1~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal1~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~28_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~28_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~27_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~27_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~26_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~26_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~25_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~25_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal5~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal5~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~24_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~24_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~23_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~23_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~22_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~22_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~21_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~21_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal2~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal2~0_combout\;
\add_instance|PC|ALT_INV_Dout[3]~1_combout\ <= NOT \add_instance|PC|Dout[3]~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~20_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~20_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~12_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~12_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~19_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~19_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~18_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~18_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~17_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~17_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal7~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal7~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~16_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~16_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~12_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~12_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~10_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~9_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~8_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~7_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~15_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~15_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~14_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~14_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~6_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~5_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~4_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~3_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~2_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~13_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~13_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~1_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal6~0_combout\ <= NOT \add_instance|LUT_FLUSH|Equal6~0_combout\;
\add_instance|PC|ALT_INV_Dout[3]~0_combout\ <= NOT \add_instance|PC|Dout[3]~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Branch_addr~12_combout\ <= NOT \add_instance|LUT_FLUSH|Branch_addr~12_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~12_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~12_combout\;
\add_instance|LUT_FLUSH|ALT_INV_Equal4~11_combout\ <= NOT \add_instance|LUT_FLUSH|Equal4~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~83_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~83_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~82_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~82_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~81_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~81_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~80_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~80_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~79_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~79_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~78_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~78_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~77_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~77_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~76_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~76_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~75_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~75_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~74_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~74_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~73_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~72_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~72_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~71_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~71_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~70_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~70_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~69_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~69_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~68_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~68_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~67_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~67_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~66_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~66_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~65_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~65_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~64_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~64_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~63_combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~63_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~62_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~61_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~61_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~60_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~60_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~59_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~59_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~58_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~58_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~57_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~57_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~56_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~56_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~55_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~55_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~54_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~54_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~53_combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~53_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~52_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~51_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~51_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~50_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~50_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~49_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~49_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~48_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~48_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~47_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~47_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~46_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~46_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~45_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~45_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~44_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~44_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~43_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~43_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~42_combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~42_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~41_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~40_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~40_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~39_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~39_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~38_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~38_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~37_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~37_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~36_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~36_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~35_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~35_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~34_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~34_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~33_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~33_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~32_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~32_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~31_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~31_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~30_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~29_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~29_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~28_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~28_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~27_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~27_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~26_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~26_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~25_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~25_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~24_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~24_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~23_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~23_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~22_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~22_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~21_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~21_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~20_combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~20_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~19_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~18_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~18_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~17_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~17_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~16_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~16_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~15_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~15_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~14_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~14_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~13_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~13_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~12_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~12_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~11_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~11_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~10_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~10_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~9_combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~9_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~8_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~7_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~7_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~6_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~6_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~5_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~4_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~3_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~2_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\ <= NOT \add_instance|LUT_FLUSH|v[0]~5_combout\;
\add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\ <= NOT \add_instance|LUT_FLUSH|v[4]~4_combout\;
\add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\ <= NOT \add_instance|LUT_FLUSH|v[1]~3_combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][6]~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\ <= NOT \add_instance|LUT_FLUSH|v[5]~2_combout\;
\add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\ <= NOT \add_instance|LUT_FLUSH|v[3]~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~1_combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\ <= NOT \add_instance|LUT_FLUSH|v[2]~0_combout\;
\add_instance|PC|ALT_INV_Dout~50_combout\ <= NOT \add_instance|PC|Dout~50_combout\;
\add_instance|PC|ALT_INV_Dout~49_combout\ <= NOT \add_instance|PC|Dout~49_combout\;
\add_instance|PC|ALT_INV_Dout~47_combout\ <= NOT \add_instance|PC|Dout~47_combout\;
\add_instance|PC|ALT_INV_Dout~46_combout\ <= NOT \add_instance|PC|Dout~46_combout\;
\add_instance|PC|ALT_INV_Dout~44_combout\ <= NOT \add_instance|PC|Dout~44_combout\;
\add_instance|PC|ALT_INV_Dout~43_combout\ <= NOT \add_instance|PC|Dout~43_combout\;
\add_instance|PC|ALT_INV_Dout~41_combout\ <= NOT \add_instance|PC|Dout~41_combout\;
\add_instance|PC|ALT_INV_Dout~40_combout\ <= NOT \add_instance|PC|Dout~40_combout\;
\add_instance|PC|ALT_INV_Dout~38_combout\ <= NOT \add_instance|PC|Dout~38_combout\;
\add_instance|PC|ALT_INV_Dout~37_combout\ <= NOT \add_instance|PC|Dout~37_combout\;
\add_instance|PC|ALT_INV_Dout~35_combout\ <= NOT \add_instance|PC|Dout~35_combout\;
\add_instance|PC|ALT_INV_Dout~34_combout\ <= NOT \add_instance|PC|Dout~34_combout\;
\add_instance|PC|ALT_INV_Dout~32_combout\ <= NOT \add_instance|PC|Dout~32_combout\;
\add_instance|PC|ALT_INV_Dout~31_combout\ <= NOT \add_instance|PC|Dout~31_combout\;
\add_instance|PC|ALT_INV_Dout~29_combout\ <= NOT \add_instance|PC|Dout~29_combout\;
\add_instance|PC|ALT_INV_Dout~28_combout\ <= NOT \add_instance|PC|Dout~28_combout\;
\add_instance|PC|ALT_INV_Dout~26_combout\ <= NOT \add_instance|PC|Dout~26_combout\;
\add_instance|PC|ALT_INV_Dout~25_combout\ <= NOT \add_instance|PC|Dout~25_combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][15]~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~0_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~0_combout\;
\add_instance|LUT_FLUSH|ALT_INV_process_0~1_combout\ <= NOT \add_instance|LUT_FLUSH|process_0~1_combout\;
\add_instance|LUT_FLUSH|ALT_INV_process_0~0_combout\ <= NOT \add_instance|LUT_FLUSH|process_0~0_combout\;
\add_instance|PC|ALT_INV_Dout~23_combout\ <= NOT \add_instance|PC|Dout~23_combout\;
\add_instance|PC|ALT_INV_Dout~22_combout\ <= NOT \add_instance|PC|Dout~22_combout\;
\add_instance|PC|ALT_INV_Dout~20_combout\ <= NOT \add_instance|PC|Dout~20_combout\;
\add_instance|PC|ALT_INV_Dout~19_combout\ <= NOT \add_instance|PC|Dout~19_combout\;
\add_instance|mi|ALT_INV_WB_d3\(3) <= NOT \add_instance|mi|WB_d3\(3);
\add_instance|mi|ALT_INV_WB_d3\(2) <= NOT \add_instance|mi|WB_d3\(2);
\add_instance|mi|ALT_INV_WB_d3\(1) <= NOT \add_instance|mi|WB_d3\(1);
\add_instance|mi|ALT_INV_WB_d3\(0) <= NOT \add_instance|mi|WB_d3\(0);
\add_instance|RF|ALT_INV_registers[7][15]~combout\ <= NOT \add_instance|RF|registers[7][15]~combout\;
\add_instance|RF|ALT_INV_registers[7][14]~combout\ <= NOT \add_instance|RF|registers[7][14]~combout\;
\add_instance|RF|ALT_INV_registers[7][13]~combout\ <= NOT \add_instance|RF|registers[7][13]~combout\;
\add_instance|RF|ALT_INV_registers[7][12]~combout\ <= NOT \add_instance|RF|registers[7][12]~combout\;
\add_instance|RF|ALT_INV_registers[7][11]~combout\ <= NOT \add_instance|RF|registers[7][11]~combout\;
\add_instance|RF|ALT_INV_registers[7][10]~combout\ <= NOT \add_instance|RF|registers[7][10]~combout\;
\add_instance|RF|ALT_INV_registers[7][9]~combout\ <= NOT \add_instance|RF|registers[7][9]~combout\;
\add_instance|RF|ALT_INV_registers[7][8]~combout\ <= NOT \add_instance|RF|registers[7][8]~combout\;
\add_instance|RF|ALT_INV_registers[7][7]~combout\ <= NOT \add_instance|RF|registers[7][7]~combout\;
\add_instance|RF|ALT_INV_registers[7][6]~combout\ <= NOT \add_instance|RF|registers[7][6]~combout\;
\add_instance|RF|ALT_INV_registers[7][5]~combout\ <= NOT \add_instance|RF|registers[7][5]~combout\;
\add_instance|RF|ALT_INV_registers[7][4]~combout\ <= NOT \add_instance|RF|registers[7][4]~combout\;
\add_instance|RF|ALT_INV_registers[7][3]~combout\ <= NOT \add_instance|RF|registers[7][3]~combout\;
\add_instance|RF|ALT_INV_registers[7][2]~combout\ <= NOT \add_instance|RF|registers[7][2]~combout\;
\add_instance|RF|ALT_INV_registers[7][1]~combout\ <= NOT \add_instance|RF|registers[7][1]~combout\;
\add_instance|RF|ALT_INV_registers[7][0]~combout\ <= NOT \add_instance|RF|registers[7][0]~combout\;
\add_instance|RF|ALT_INV_registers[3][15]~combout\ <= NOT \add_instance|RF|registers[3][15]~combout\;
\add_instance|RF|ALT_INV_registers[3][14]~combout\ <= NOT \add_instance|RF|registers[3][14]~combout\;
\add_instance|RF|ALT_INV_registers[3][13]~combout\ <= NOT \add_instance|RF|registers[3][13]~combout\;
\add_instance|RF|ALT_INV_registers[3][12]~combout\ <= NOT \add_instance|RF|registers[3][12]~combout\;
\add_instance|RF|ALT_INV_registers[3][11]~combout\ <= NOT \add_instance|RF|registers[3][11]~combout\;
\add_instance|RF|ALT_INV_registers[3][10]~combout\ <= NOT \add_instance|RF|registers[3][10]~combout\;
\add_instance|RF|ALT_INV_registers[3][9]~combout\ <= NOT \add_instance|RF|registers[3][9]~combout\;
\add_instance|RF|ALT_INV_registers[3][8]~combout\ <= NOT \add_instance|RF|registers[3][8]~combout\;
\add_instance|RF|ALT_INV_registers[3][7]~combout\ <= NOT \add_instance|RF|registers[3][7]~combout\;
\add_instance|RF|ALT_INV_registers[3][6]~combout\ <= NOT \add_instance|RF|registers[3][6]~combout\;
\add_instance|RF|ALT_INV_registers[3][5]~combout\ <= NOT \add_instance|RF|registers[3][5]~combout\;
\add_instance|RF|ALT_INV_registers[3][4]~combout\ <= NOT \add_instance|RF|registers[3][4]~combout\;
\add_instance|RF|ALT_INV_registers[3][3]~combout\ <= NOT \add_instance|RF|registers[3][3]~combout\;
\add_instance|RF|ALT_INV_registers[3][2]~combout\ <= NOT \add_instance|RF|registers[3][2]~combout\;
\add_instance|RF|ALT_INV_registers[3][1]~combout\ <= NOT \add_instance|RF|registers[3][1]~combout\;
\add_instance|RF|ALT_INV_registers[3][0]~combout\ <= NOT \add_instance|RF|registers[3][0]~combout\;
\add_instance|RF|ALT_INV_registers[2][15]~combout\ <= NOT \add_instance|RF|registers[2][15]~combout\;
\add_instance|RF|ALT_INV_registers[2][14]~combout\ <= NOT \add_instance|RF|registers[2][14]~combout\;
\add_instance|RF|ALT_INV_registers[2][13]~combout\ <= NOT \add_instance|RF|registers[2][13]~combout\;
\add_instance|RF|ALT_INV_registers[2][12]~combout\ <= NOT \add_instance|RF|registers[2][12]~combout\;
\add_instance|RF|ALT_INV_registers[2][11]~combout\ <= NOT \add_instance|RF|registers[2][11]~combout\;
\add_instance|RF|ALT_INV_registers[2][10]~combout\ <= NOT \add_instance|RF|registers[2][10]~combout\;
\add_instance|RF|ALT_INV_registers[2][9]~combout\ <= NOT \add_instance|RF|registers[2][9]~combout\;
\add_instance|RF|ALT_INV_registers[2][8]~combout\ <= NOT \add_instance|RF|registers[2][8]~combout\;
\add_instance|RF|ALT_INV_registers[2][7]~combout\ <= NOT \add_instance|RF|registers[2][7]~combout\;
\add_instance|RF|ALT_INV_registers[2][6]~combout\ <= NOT \add_instance|RF|registers[2][6]~combout\;
\add_instance|RF|ALT_INV_registers[2][5]~combout\ <= NOT \add_instance|RF|registers[2][5]~combout\;
\add_instance|RF|ALT_INV_registers[2][4]~combout\ <= NOT \add_instance|RF|registers[2][4]~combout\;
\add_instance|RF|ALT_INV_registers[2][3]~combout\ <= NOT \add_instance|RF|registers[2][3]~combout\;
\add_instance|RF|ALT_INV_registers[2][2]~combout\ <= NOT \add_instance|RF|registers[2][2]~combout\;
\add_instance|RF|ALT_INV_registers[2][1]~combout\ <= NOT \add_instance|RF|registers[2][1]~combout\;
\add_instance|RF|ALT_INV_registers[2][0]~combout\ <= NOT \add_instance|RF|registers[2][0]~combout\;
\add_instance|RF|ALT_INV_registers[1][15]~combout\ <= NOT \add_instance|RF|registers[1][15]~combout\;
\add_instance|RF|ALT_INV_registers[1][14]~combout\ <= NOT \add_instance|RF|registers[1][14]~combout\;
\add_instance|RF|ALT_INV_registers[1][13]~combout\ <= NOT \add_instance|RF|registers[1][13]~combout\;
\add_instance|RF|ALT_INV_registers[1][12]~combout\ <= NOT \add_instance|RF|registers[1][12]~combout\;
\add_instance|RF|ALT_INV_registers[1][11]~combout\ <= NOT \add_instance|RF|registers[1][11]~combout\;
\add_instance|RF|ALT_INV_registers[1][10]~combout\ <= NOT \add_instance|RF|registers[1][10]~combout\;
\add_instance|RF|ALT_INV_registers[1][9]~combout\ <= NOT \add_instance|RF|registers[1][9]~combout\;
\add_instance|RF|ALT_INV_registers[1][8]~combout\ <= NOT \add_instance|RF|registers[1][8]~combout\;
\add_instance|RF|ALT_INV_registers[1][7]~combout\ <= NOT \add_instance|RF|registers[1][7]~combout\;
\add_instance|RF|ALT_INV_registers[1][6]~combout\ <= NOT \add_instance|RF|registers[1][6]~combout\;
\add_instance|RF|ALT_INV_registers[1][5]~combout\ <= NOT \add_instance|RF|registers[1][5]~combout\;
\add_instance|RF|ALT_INV_registers[1][4]~combout\ <= NOT \add_instance|RF|registers[1][4]~combout\;
\add_instance|RF|ALT_INV_registers[1][3]~combout\ <= NOT \add_instance|RF|registers[1][3]~combout\;
\add_instance|RF|ALT_INV_registers[1][2]~combout\ <= NOT \add_instance|RF|registers[1][2]~combout\;
\add_instance|RF|ALT_INV_registers[1][1]~combout\ <= NOT \add_instance|RF|registers[1][1]~combout\;
\add_instance|RF|ALT_INV_registers[1][0]~combout\ <= NOT \add_instance|RF|registers[1][0]~combout\;
\add_instance|RF|ALT_INV_registers[0][15]~combout\ <= NOT \add_instance|RF|registers[0][15]~combout\;
\add_instance|RF|ALT_INV_registers[0][14]~combout\ <= NOT \add_instance|RF|registers[0][14]~combout\;
\add_instance|RF|ALT_INV_registers[0][13]~combout\ <= NOT \add_instance|RF|registers[0][13]~combout\;
\add_instance|RF|ALT_INV_registers[0][12]~combout\ <= NOT \add_instance|RF|registers[0][12]~combout\;
\add_instance|RF|ALT_INV_registers[0][11]~combout\ <= NOT \add_instance|RF|registers[0][11]~combout\;
\add_instance|RF|ALT_INV_registers[0][10]~combout\ <= NOT \add_instance|RF|registers[0][10]~combout\;
\add_instance|RF|ALT_INV_registers[0][9]~combout\ <= NOT \add_instance|RF|registers[0][9]~combout\;
\add_instance|RF|ALT_INV_registers[0][8]~combout\ <= NOT \add_instance|RF|registers[0][8]~combout\;
\add_instance|RF|ALT_INV_registers[0][7]~combout\ <= NOT \add_instance|RF|registers[0][7]~combout\;
\add_instance|RF|ALT_INV_registers[0][6]~combout\ <= NOT \add_instance|RF|registers[0][6]~combout\;
\add_instance|RF|ALT_INV_registers[0][5]~combout\ <= NOT \add_instance|RF|registers[0][5]~combout\;
\add_instance|RF|ALT_INV_registers[0][4]~combout\ <= NOT \add_instance|RF|registers[0][4]~combout\;
\add_instance|RF|ALT_INV_registers[0][3]~combout\ <= NOT \add_instance|RF|registers[0][3]~combout\;
\add_instance|RF|ALT_INV_registers[0][2]~combout\ <= NOT \add_instance|RF|registers[0][2]~combout\;
\add_instance|RF|ALT_INV_registers[0][1]~combout\ <= NOT \add_instance|RF|registers[0][1]~combout\;
\add_instance|RF|ALT_INV_registers[0][0]~combout\ <= NOT \add_instance|RF|registers[0][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~86_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~86_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~85_combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~85_combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~84_combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][11]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][10]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][9]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][8]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][7]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][6]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][2]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][1]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][0]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_v\(4) <= NOT \add_instance|LUT_FLUSH|v\(4);
\add_instance|LUT_FLUSH|ALT_INV_CA[4][15]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][14]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][13]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][12]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][5]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][4]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[4][3]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[4][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][11]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][10]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][9]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][8]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][7]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][6]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][2]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][1]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][0]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_v\(1) <= NOT \add_instance|LUT_FLUSH|v\(1);
\add_instance|LUT_FLUSH|ALT_INV_CA[1][15]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][14]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][13]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][12]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][5]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][4]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[1][3]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[1][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][11]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][10]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][9]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][8]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][7]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][0]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_v\(6) <= NOT \add_instance|LUT_FLUSH|v\(6);
\add_instance|LUT_FLUSH|ALT_INV_CA[6][5]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][4]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][3]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][2]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][1]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][15]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][14]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][13]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[6][12]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[6][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][11]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][10]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][9]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][8]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][7]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][6]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][0]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_v\(5) <= NOT \add_instance|LUT_FLUSH|v\(5);
\add_instance|LUT_FLUSH|ALT_INV_CA[5][5]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][4]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][3]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][2]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][1]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][15]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][14]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][13]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[5][12]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[5][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][11]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][10]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][9]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][8]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][7]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][6]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][0]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_v\(3) <= NOT \add_instance|LUT_FLUSH|v\(3);
\add_instance|LUT_FLUSH|ALT_INV_CA[3][5]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][4]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][3]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][2]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][1]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][15]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][14]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][13]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[3][12]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[3][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][11]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][10]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][9]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][8]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][7]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][6]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][0]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_v\(2) <= NOT \add_instance|LUT_FLUSH|v\(2);
\add_instance|LUT_FLUSH|ALT_INV_CA[2][5]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][4]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][3]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][2]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][1]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][15]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][14]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][13]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[2][12]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[2][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][11]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][10]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][9]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][8]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][7]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][6]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][0]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_v\(7) <= NOT \add_instance|LUT_FLUSH|v\(7);
\add_instance|LUT_FLUSH|ALT_INV_CA[7][5]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][4]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][3]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][2]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][1]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][14]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][13]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[7][12]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[7][12]~combout\;
\add_instance|id|ALT_INV_AD2\(1) <= NOT \add_instance|id|AD2\(1);
\add_instance|id|ALT_INV_AD2\(0) <= NOT \add_instance|id|AD2\(0);
\add_instance|id|ALT_INV_AD2\(2) <= NOT \add_instance|id|AD2\(2);
\add_instance|RF|ALT_INV_registers[6][0]~combout\ <= NOT \add_instance|RF|registers[6][0]~combout\;
\add_instance|RF|ALT_INV_registers[5][0]~combout\ <= NOT \add_instance|RF|registers[5][0]~combout\;
\add_instance|RF|ALT_INV_registers[4][0]~combout\ <= NOT \add_instance|RF|registers[4][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][9]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][9]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][9]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][9]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][9]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][9]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][8]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][8]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][8]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][8]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][8]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][8]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][8]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][8]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][7]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][7]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][7]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][7]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][7]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][7]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][7]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][7]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][6]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][6]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][6]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][6]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][6]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][6]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][6]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][6]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][5]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][5]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][5]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][5]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][5]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][5]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][5]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][5]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][15]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][15]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][15]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][15]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][15]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][15]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][15]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][15]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][14]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][14]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][14]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][14]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][14]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][14]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][14]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][14]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][13]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][13]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][13]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][13]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][13]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][13]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][13]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][13]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][12]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][12]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][12]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][12]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][12]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][12]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][12]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][12]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][12]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][4]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][4]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][4]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][4]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][4]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][4]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][4]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][4]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][3]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][3]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][3]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][3]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][3]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][3]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][3]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][3]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][2]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][2]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][2]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][2]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][2]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][2]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][2]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][2]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][1]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][1]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][1]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][1]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][1]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][1]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][1]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][1]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][11]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][10]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][9]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][8]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][8]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][7]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][7]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][6]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][6]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][0]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][0]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_v\(0) <= NOT \add_instance|LUT_FLUSH|v\(0);
\add_instance|LUT_FLUSH|ALT_INV_CA[0][5]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][5]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][4]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][4]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][3]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][3]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][2]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][2]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][1]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][1]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][15]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][15]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][14]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][14]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][13]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][13]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_CA[0][12]~combout\ <= NOT \add_instance|LUT_FLUSH|CA[0][12]~combout\;
\ALT_INV_input_vector[1]~inputCLKENA0_outclk\ <= NOT \input_vector[1]~inputCLKENA0_outclk\;
\ALT_INV_input_vector[1]~input_o\ <= NOT \input_vector[1]~input_o\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][11]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][11]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][11]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][11]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][11]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][11]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][11]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][11]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][11]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][10]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][10]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[0][10]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[0][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[2][10]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[2][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[3][10]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[3][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[5][10]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[5][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[6][10]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[6][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[7][10]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[7][10]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[4][9]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[4][9]~combout\;
\add_instance|LUT_FLUSH|ALT_INV_BA[1][9]~combout\ <= NOT \add_instance|LUT_FLUSH|BA[1][9]~combout\;

-- Location: IOOBUF_X62_Y81_N36
\output_vector[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(0));

-- Location: IOOBUF_X89_Y35_N79
\output_vector[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(1));

-- Location: IOOBUF_X74_Y81_N42
\output_vector[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(2));

-- Location: IOOBUF_X62_Y81_N2
\output_vector[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(3));

-- Location: IOOBUF_X89_Y36_N39
\output_vector[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(4));

-- Location: IOOBUF_X89_Y6_N22
\output_vector[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(5));

-- Location: IOOBUF_X68_Y81_N19
\output_vector[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(6));

-- Location: IOOBUF_X66_Y81_N93
\output_vector[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(7));

-- Location: IOOBUF_X74_Y81_N93
\output_vector[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(8));

-- Location: IOOBUF_X66_Y81_N59
\output_vector[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(9));

-- Location: IOOBUF_X68_Y0_N19
\output_vector[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(10));

-- Location: IOOBUF_X68_Y0_N2
\output_vector[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(11));

-- Location: IOOBUF_X74_Y81_N76
\output_vector[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(12));

-- Location: IOOBUF_X68_Y81_N36
\output_vector[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(13));

-- Location: IOOBUF_X82_Y81_N59
\output_vector[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(14));

-- Location: IOOBUF_X60_Y81_N2
\output_vector[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[0][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(15));

-- Location: IOOBUF_X52_Y0_N2
\output_vector[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(16));

-- Location: IOOBUF_X86_Y81_N2
\output_vector[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(17));

-- Location: IOOBUF_X72_Y0_N2
\output_vector[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(18));

-- Location: IOOBUF_X89_Y36_N56
\output_vector[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(19));

-- Location: IOOBUF_X80_Y81_N36
\output_vector[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(20));

-- Location: IOOBUF_X89_Y38_N5
\output_vector[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(21));

-- Location: IOOBUF_X70_Y0_N53
\output_vector[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(22));

-- Location: IOOBUF_X82_Y81_N93
\output_vector[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(23));

-- Location: IOOBUF_X72_Y0_N19
\output_vector[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(24));

-- Location: IOOBUF_X66_Y0_N42
\output_vector[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(25));

-- Location: IOOBUF_X70_Y81_N53
\output_vector[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(26));

-- Location: IOOBUF_X89_Y38_N39
\output_vector[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(27));

-- Location: IOOBUF_X68_Y81_N53
\output_vector[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(28));

-- Location: IOOBUF_X64_Y0_N2
\output_vector[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(29));

-- Location: IOOBUF_X89_Y37_N56
\output_vector[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(30));

-- Location: IOOBUF_X68_Y81_N2
\output_vector[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[1][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(31));

-- Location: IOOBUF_X89_Y37_N5
\output_vector[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(32));

-- Location: IOOBUF_X72_Y81_N2
\output_vector[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(33));

-- Location: IOOBUF_X64_Y81_N36
\output_vector[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(34));

-- Location: IOOBUF_X89_Y36_N22
\output_vector[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(35));

-- Location: IOOBUF_X66_Y0_N59
\output_vector[36]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(36));

-- Location: IOOBUF_X89_Y38_N56
\output_vector[37]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(37));

-- Location: IOOBUF_X78_Y81_N53
\output_vector[38]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(38));

-- Location: IOOBUF_X89_Y9_N5
\output_vector[39]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(39));

-- Location: IOOBUF_X76_Y81_N19
\output_vector[40]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(40));

-- Location: IOOBUF_X72_Y81_N19
\output_vector[41]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(41));

-- Location: IOOBUF_X89_Y8_N5
\output_vector[42]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(42));

-- Location: IOOBUF_X89_Y9_N56
\output_vector[43]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(43));

-- Location: IOOBUF_X64_Y81_N19
\output_vector[44]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(44));

-- Location: IOOBUF_X70_Y81_N2
\output_vector[45]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(45));

-- Location: IOOBUF_X78_Y81_N19
\output_vector[46]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(46));

-- Location: IOOBUF_X66_Y0_N93
\output_vector[47]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[2][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(47));

-- Location: IOOBUF_X72_Y81_N36
\output_vector[48]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(48));

-- Location: IOOBUF_X66_Y0_N76
\output_vector[49]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(49));

-- Location: IOOBUF_X62_Y0_N53
\output_vector[50]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(50));

-- Location: IOOBUF_X80_Y81_N19
\output_vector[51]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(51));

-- Location: IOOBUF_X72_Y0_N53
\output_vector[52]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(52));

-- Location: IOOBUF_X66_Y81_N42
\output_vector[53]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(53));

-- Location: IOOBUF_X76_Y81_N2
\output_vector[54]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(54));

-- Location: IOOBUF_X78_Y81_N36
\output_vector[55]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(55));

-- Location: IOOBUF_X68_Y0_N53
\output_vector[56]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(56));

-- Location: IOOBUF_X70_Y81_N19
\output_vector[57]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(57));

-- Location: IOOBUF_X70_Y0_N36
\output_vector[58]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(58));

-- Location: IOOBUF_X89_Y38_N22
\output_vector[59]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(59));

-- Location: IOOBUF_X70_Y0_N2
\output_vector[60]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(60));

-- Location: IOOBUF_X70_Y0_N19
\output_vector[61]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(61));

-- Location: IOOBUF_X89_Y37_N22
\output_vector[62]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(62));

-- Location: IOOBUF_X68_Y0_N36
\output_vector[63]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[3][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(63));

-- Location: IOOBUF_X89_Y8_N39
\output_vector[64]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][0]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(64));

-- Location: IOOBUF_X89_Y4_N45
\output_vector[65]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][1]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(65));

-- Location: IOOBUF_X62_Y0_N36
\output_vector[66]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][2]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(66));

-- Location: IOOBUF_X40_Y81_N2
\output_vector[67]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][3]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(67));

-- Location: IOOBUF_X64_Y81_N2
\output_vector[68]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][4]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(68));

-- Location: IOOBUF_X89_Y37_N39
\output_vector[69]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][5]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(69));

-- Location: IOOBUF_X80_Y81_N53
\output_vector[70]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][6]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(70));

-- Location: IOOBUF_X72_Y81_N53
\output_vector[71]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][7]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(71));

-- Location: IOOBUF_X78_Y81_N2
\output_vector[72]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][8]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(72));

-- Location: IOOBUF_X89_Y35_N96
\output_vector[73]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][9]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(73));

-- Location: IOOBUF_X89_Y36_N5
\output_vector[74]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][10]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(74));

-- Location: IOOBUF_X52_Y81_N36
\output_vector[75]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][11]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(75));

-- Location: IOOBUF_X72_Y0_N36
\output_vector[76]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][12]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(76));

-- Location: IOOBUF_X76_Y81_N36
\output_vector[77]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][13]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(77));

-- Location: IOOBUF_X74_Y81_N59
\output_vector[78]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][14]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(78));

-- Location: IOOBUF_X66_Y81_N76
\output_vector[79]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \add_instance|RF|registers[7][15]~combout\,
	devoe => ww_devoe,
	o => ww_output_vector(79));

-- Location: IOIBUF_X89_Y35_N61
\input_vector[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input_vector(0),
	o => \input_vector[0]~input_o\);

-- Location: CLKCTRL_G10
\input_vector[0]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \input_vector[0]~input_o\,
	outclk => \input_vector[0]~inputCLKENA0_outclk\);

-- Location: IOIBUF_X89_Y35_N44
\input_vector[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_input_vector(1),
	o => \input_vector[1]~input_o\);

-- Location: MLABCELL_X84_Y40_N12
\add_instance|LUT_FLUSH|v[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v\(7) = ( \add_instance|LUT_FLUSH|v\(7) & ( !\input_vector[1]~input_o\ ) ) # ( !\add_instance|LUT_FLUSH|v\(7) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & !\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(7),
	combout => \add_instance|LUT_FLUSH|v\(7));

-- Location: LABCELL_X77_Y37_N42
\add_instance|LUT_FLUSH|BA[7][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][2]~combout\ = ( \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux13~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux13~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[7][2]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( \add_instance|LUT_FLUSH|BA[7][2]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][2]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][2]~combout\);

-- Location: FF_X77_Y36_N4
\add_instance|IF_ID_pipe|pc_2_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~5_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(1));

-- Location: FF_X77_Y36_N49
\add_instance|ID_RR_pipe|pc_2_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(1),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(1));

-- Location: LABCELL_X77_Y35_N51
\add_instance|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|comb~0_combout\ = ( \add_instance|stl|CS~q\ ) # ( !\add_instance|stl|CS~q\ & ( \input_vector[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|stl|ALT_INV_CS~q\,
	combout => \add_instance|comb~0_combout\);

-- Location: FF_X72_Y36_N2
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(1),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1));

-- Location: FF_X67_Y38_N29
\add_instance|EXE_MEM_pipe|inst_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|inst_reg|Dout\(15),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|inst_reg|Dout\(15));

-- Location: FF_X65_Y38_N14
\add_instance|EXE_MEM_pipe|inst_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|inst_reg|Dout\(13),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13));

-- Location: LABCELL_X71_Y38_N48
\add_instance|EXE_MEM_pipe|inst_reg|Dout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|inst_reg|Dout[12]~feeder_combout\ = \add_instance|RR_EXE_pipe|inst_reg|Dout\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|EXE_MEM_pipe|inst_reg|Dout[12]~feeder_combout\);

-- Location: FF_X71_Y38_N50
\add_instance|EXE_MEM_pipe|inst_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|inst_reg|Dout[12]~feeder_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|inst_reg|Dout\(12));

-- Location: FF_X83_Y36_N14
\add_instance|ID_RR_pipe|inst_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|inst_reg|Dout\(14),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|inst_reg|Dout\(14));

-- Location: FF_X77_Y35_N41
\add_instance|RR_EXE_pipe|inst_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|inst_reg|Dout\(14),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|inst_reg|Dout\(14));

-- Location: FF_X71_Y38_N59
\add_instance|EXE_MEM_pipe|inst_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|inst_reg|Dout\(14),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|inst_reg|Dout\(14));

-- Location: LABCELL_X67_Y38_N6
\add_instance|mi|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux33~1_combout\ = ( \add_instance|EXE_MEM_pipe|inst_reg|Dout\(14) & ( (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(15) & (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & \add_instance|EXE_MEM_pipe|inst_reg|Dout\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(12),
	dataf => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(14),
	combout => \add_instance|mi|Mux33~1_combout\);

-- Location: LABCELL_X70_Y38_N3
\add_instance|EXE_MEM_pipe|D3_reg|Dout[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[1]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[1]~feeder_combout\);

-- Location: FF_X79_Y40_N37
\add_instance|IF_ID_pipe|pc_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[1]~1_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(1));

-- Location: FF_X79_Y40_N59
\add_instance|ID_RR_pipe|pc_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(1),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(1));

-- Location: FF_X73_Y35_N32
\add_instance|RR_EXE_pipe|pc_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(1),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(1));

-- Location: LABCELL_X77_Y35_N9
\add_instance|Alu_Oprd_sel1|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux14~1_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & \add_instance|RR_EXE_pipe|inst_reg|Dout\(15))) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)))) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & 
-- \add_instance|RR_EXE_pipe|inst_reg|Dout\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000111000001110000011100000111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|Alu_Oprd_sel1|Mux14~1_combout\);

-- Location: FF_X77_Y36_N14
\add_instance|IF_ID_pipe|pc_2_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~17_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(4));

-- Location: FF_X78_Y36_N20
\add_instance|ID_RR_pipe|pc_2_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(4),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(4));

-- Location: FF_X73_Y36_N26
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(4),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4));

-- Location: FF_X85_Y36_N14
\add_instance|IF_ID_pipe|inst_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|code_mem|Mux12~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(7));

-- Location: MLABCELL_X84_Y36_N24
\add_instance|id|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux14~0_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(7) & (((!\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(13))) # 
-- (\add_instance|IF_ID_pipe|inst_reg|Dout\(14)))) ) ) # ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( \add_instance|IF_ID_pipe|inst_reg|Dout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101100110000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(7),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|id|Mux14~0_combout\);

-- Location: MLABCELL_X84_Y36_N15
\add_instance|id|AD2[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|AD2\(1) = ( \add_instance|id|AD2\(1) & ( (\add_instance|id|Mux18~0_combout\) # (\add_instance|id|Mux14~0_combout\) ) ) # ( !\add_instance|id|AD2\(1) & ( (\add_instance|id|Mux14~0_combout\ & !\add_instance|id|Mux18~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|id|ALT_INV_Mux14~0_combout\,
	datad => \add_instance|id|ALT_INV_Mux18~0_combout\,
	dataf => \add_instance|id|ALT_INV_AD2\(1),
	combout => \add_instance|id|AD2\(1));

-- Location: FF_X84_Y36_N17
\add_instance|ID_RR_pipe|AD2_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|id|AD2\(1),
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|AD2_reg|Dout\(1));

-- Location: FF_X74_Y36_N23
\add_instance|RR_EXE_pipe|AD2_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|AD2_reg|Dout\(1),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|AD2_reg|Dout\(1));

-- Location: LABCELL_X85_Y36_N51
\add_instance|code_mem|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux9~0_combout\ = ( !\add_instance|pc_IF[4]~4_combout\ & ( (!\add_instance|pc_IF[1]~1_combout\ & ((!\add_instance|pc_IF[2]~2_combout\ & ((!\add_instance|pc_IF[3]~3_combout\))) # (\add_instance|pc_IF[2]~2_combout\ & 
-- (!\add_instance|pc_IF[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000001000110010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[0]~0_combout\,
	datab => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datac => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	datad => \add_instance|ALT_INV_pc_IF[3]~3_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	combout => \add_instance|code_mem|Mux9~0_combout\);

-- Location: FF_X85_Y36_N53
\add_instance|IF_ID_pipe|inst_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux9~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(6));

-- Location: LABCELL_X85_Y36_N3
\add_instance|id|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux13~0_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(6) & (((!\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(13))) # 
-- (\add_instance|IF_ID_pipe|inst_reg|Dout\(14)))) ) ) # ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( \add_instance|IF_ID_pipe|inst_reg|Dout\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000000010101010100000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(6),
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|id|Mux13~0_combout\);

-- Location: MLABCELL_X84_Y36_N33
\add_instance|id|AD2[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|AD2\(0) = ( \add_instance|id|Mux13~0_combout\ & ( (!\add_instance|id|Mux18~0_combout\) # (\add_instance|id|AD2\(0)) ) ) # ( !\add_instance|id|Mux13~0_combout\ & ( (\add_instance|id|AD2\(0) & \add_instance|id|Mux18~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|id|ALT_INV_AD2\(0),
	datad => \add_instance|id|ALT_INV_Mux18~0_combout\,
	dataf => \add_instance|id|ALT_INV_Mux13~0_combout\,
	combout => \add_instance|id|AD2\(0));

-- Location: FF_X84_Y36_N35
\add_instance|ID_RR_pipe|AD2_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|id|AD2\(0),
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|AD2_reg|Dout\(0));

-- Location: FF_X74_Y36_N5
\add_instance|RR_EXE_pipe|AD2_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|AD2_reg|Dout\(0),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|AD2_reg|Dout\(0));

-- Location: LABCELL_X85_Y36_N57
\add_instance|code_mem|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux5~0_combout\ = ( !\add_instance|pc_IF[4]~4_combout\ & ( (!\add_instance|pc_IF[3]~3_combout\ & (!\add_instance|pc_IF[1]~1_combout\ & !\add_instance|pc_IF[2]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[3]~3_combout\,
	datab => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datad => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	combout => \add_instance|code_mem|Mux5~0_combout\);

-- Location: FF_X85_Y36_N59
\add_instance|IF_ID_pipe|inst_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux5~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(10));

-- Location: LABCELL_X85_Y36_N21
\add_instance|id|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux11~2_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(10) & ( \add_instance|IF_ID_pipe|inst_reg|Dout\(7) & ( (!\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ((!\add_instance|IF_ID_pipe|inst_reg|Dout\(15)) # 
-- ((\add_instance|IF_ID_pipe|inst_reg|Dout\(13))))) # (\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & (((\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & \add_instance|IF_ID_pipe|inst_reg|Dout\(14))))) ) ) ) # ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(10) & ( 
-- \add_instance|IF_ID_pipe|inst_reg|Dout\(7) & ( (!\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & (!\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(13))) ) ) ) # ( \add_instance|IF_ID_pipe|inst_reg|Dout\(10) & ( 
-- !\add_instance|IF_ID_pipe|inst_reg|Dout\(7) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & ((!\add_instance|IF_ID_pipe|inst_reg|Dout\(12)) # (\add_instance|IF_ID_pipe|inst_reg|Dout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000111110000000100000001000101010001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datae => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(7),
	combout => \add_instance|id|Mux11~2_combout\);

-- Location: LABCELL_X85_Y36_N15
\add_instance|id|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux11~0_combout\ = ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & ( \add_instance|IF_ID_pipe|inst_reg|Dout\(13) & ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(12) ) ) ) # ( \add_instance|IF_ID_pipe|inst_reg|Dout\(15) & ( 
-- !\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & ( (!\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & \add_instance|IF_ID_pipe|inst_reg|Dout\(14)) ) ) ) # ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & ( 
-- (!\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & \add_instance|IF_ID_pipe|inst_reg|Dout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datae => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	combout => \add_instance|id|Mux11~0_combout\);

-- Location: LABCELL_X85_Y36_N24
\add_instance|id|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux11~1_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(3) & ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ((!\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & 
-- (!\add_instance|IF_ID_pipe|inst_reg|Dout\(14))) # (\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & ((\add_instance|IF_ID_pipe|inst_reg|Dout\(10)) # (\add_instance|IF_ID_pipe|inst_reg|Dout\(14)))))) ) ) ) # ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(3) & ( 
-- !\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & (\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & (!\add_instance|IF_ID_pipe|inst_reg|Dout\(14) & \add_instance|IF_ID_pipe|inst_reg|Dout\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010000010101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(10),
	datae => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	combout => \add_instance|id|Mux11~1_combout\);

-- Location: LABCELL_X85_Y36_N6
\add_instance|id|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux11~3_combout\ = (!\add_instance|id|Mux11~0_combout\ & (((\add_instance|id|Mux11~1_combout\)) # (\add_instance|id|Mux11~2_combout\))) # (\add_instance|id|Mux11~0_combout\ & (((\add_instance|IF_ID_pipe|inst_reg|Dout\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001111111010011000111111101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|id|ALT_INV_Mux11~2_combout\,
	datab => \add_instance|id|ALT_INV_Mux11~0_combout\,
	datac => \add_instance|id|ALT_INV_Mux11~1_combout\,
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(3),
	combout => \add_instance|id|Mux11~3_combout\);

-- Location: LABCELL_X85_Y36_N9
\add_instance|id|AD3[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|AD3\(1) = ( \add_instance|id|Mux11~3_combout\ & ( (!\add_instance|id|Mux18~0_combout\) # (\add_instance|id|AD3\(1)) ) ) # ( !\add_instance|id|Mux11~3_combout\ & ( (\add_instance|id|Mux18~0_combout\ & \add_instance|id|AD3\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|id|ALT_INV_Mux18~0_combout\,
	datad => \add_instance|id|ALT_INV_AD3\(1),
	dataf => \add_instance|id|ALT_INV_Mux11~3_combout\,
	combout => \add_instance|id|AD3\(1));

-- Location: FF_X85_Y36_N11
\add_instance|ID_RR_pipe|AD3_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|id|AD3\(1),
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|AD3_reg|Dout\(1));

-- Location: FF_X75_Y36_N44
\add_instance|RR_EXE_pipe|AD3_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|AD3_reg|Dout\(1),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|AD3_reg|Dout\(1));

-- Location: FF_X74_Y37_N5
\add_instance|EXE_MEM_pipe|AD3_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|AD3_reg|Dout\(1),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(1));

-- Location: FF_X74_Y37_N23
\add_instance|p_mem_wb|AD3_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(1),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|AD3_reg|Dout\(1));

-- Location: LABCELL_X81_Y37_N33
\add_instance|IF_ID_pipe|valid_reg|Dout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|IF_ID_pipe|valid_reg|Dout~0_combout\ = ( !\add_instance|comb~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|ALT_INV_comb~1_combout\,
	combout => \add_instance|IF_ID_pipe|valid_reg|Dout~0_combout\);

-- Location: FF_X81_Y37_N35
\add_instance|IF_ID_pipe|valid_reg|Dout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|IF_ID_pipe|valid_reg|Dout~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|valid_reg|Dout~q\);

-- Location: LABCELL_X81_Y37_N54
\add_instance|ID_RR_pipe|valid_reg|Dout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|ID_RR_pipe|valid_reg|Dout~0_combout\ = ( !\input_vector[1]~input_o\ & ( (\add_instance|IF_ID_pipe|valid_reg|Dout~q\ & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & \add_instance|LUT_FLUSH|Equal0~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|valid_reg|ALT_INV_Dout~q\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \ALT_INV_input_vector[1]~input_o\,
	combout => \add_instance|ID_RR_pipe|valid_reg|Dout~0_combout\);

-- Location: FF_X81_Y37_N56
\add_instance|ID_RR_pipe|valid_reg|Dout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|ID_RR_pipe|valid_reg|Dout~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|valid_reg|Dout~q\);

-- Location: FF_X77_Y38_N46
\add_instance|RR_EXE_pipe|valid_reg|Dout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|valid_reg|Dout~q\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|valid_reg|Dout~q\);

-- Location: LABCELL_X77_Y35_N42
\add_instance|alu_oper_sel1|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|alu_oper_sel1|process_0~0_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ( ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & \add_instance|RR_EXE_pipe|inst_reg|Dout\(13))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14)) ) ) # ( 
-- !\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ((\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14)))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & 
-- (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111001101110011011100110111000111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	combout => \add_instance|alu_oper_sel1|process_0~0_combout\);

-- Location: LABCELL_X77_Y35_N33
\add_instance|alu_oper_sel1|alu_op[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|alu_oper_sel1|alu_op[1]~1_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13))) ) ) # ( 
-- !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ((\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & 
-- !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001100001100001100110011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	combout => \add_instance|alu_oper_sel1|alu_op[1]~1_combout\);

-- Location: LABCELL_X77_Y35_N3
\add_instance|alu_oper_sel1|alu_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|alu_oper_sel1|alu_en~0_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14))) ) ) # ( 
-- !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|alu_oper_sel1|alu_en~0_combout\);

-- Location: LABCELL_X77_Y35_N0
\add_instance|alu_oper_sel1|alu_en\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|alu_oper_sel1|alu_en~combout\ = ( \add_instance|alu_oper_sel1|alu_en~0_combout\ & ( (!\add_instance|alu_oper_sel1|process_0~0_combout\) # ((\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|alu_oper_sel1|alu_op[1]~1_combout\)) ) 
-- ) # ( !\add_instance|alu_oper_sel1|alu_en~0_combout\ & ( (!\add_instance|alu_oper_sel1|process_0~0_combout\) # ((!\add_instance|alu_oper_sel1|alu_op[1]~1_combout\ & \add_instance|alu_oper_sel1|alu_en~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111100110011001111110011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|alu_oper_sel1|ALT_INV_process_0~0_combout\,
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op[1]~1_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~0_combout\,
	combout => \add_instance|alu_oper_sel1|alu_en~combout\);

-- Location: FF_X80_Y35_N5
\add_instance|ID_RR_pipe|AD1_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|inst_reg|Dout\(10),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|AD1_reg|Dout\(0));

-- Location: FF_X75_Y37_N20
\add_instance|RR_EXE_pipe|AD1_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|AD1_reg|Dout\(0),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|AD1_reg|Dout\(0));

-- Location: LABCELL_X75_Y37_N18
\add_instance|Prio_mux_1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|Equal0~1_combout\ = ( \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(0) & ( (\add_instance|p_mem_wb|wb_cont|Dout~q\ & (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(1) & \add_instance|RR_EXE_pipe|AD1_reg|Dout\(0))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(0) & ( (\add_instance|p_mem_wb|wb_cont|Dout~q\ & (!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(1) & !\add_instance|RR_EXE_pipe|AD1_reg|Dout\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datac => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RR_EXE_pipe|AD1_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(0),
	combout => \add_instance|Prio_mux_1|Equal0~1_combout\);

-- Location: LABCELL_X71_Y38_N36
\add_instance|mi|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux33~0_combout\ = ( !\add_instance|EXE_MEM_pipe|inst_reg|Dout\(15) & ( \add_instance|EXE_MEM_pipe|inst_reg|Dout\(12) & ( \add_instance|EXE_MEM_pipe|inst_reg|Dout\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(14),
	datae => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|mi|Mux33~0_combout\);

-- Location: LABCELL_X67_Y38_N0
\add_instance|mi|Mem_addr[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_addr\(1) = ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(1) & ( (\add_instance|mi|Mem_addr\(1)) # (\add_instance|mi|Mux33~0_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(1) & ( (!\add_instance|mi|Mux33~0_combout\ & 
-- \add_instance|mi|Mem_addr\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(1),
	combout => \add_instance|mi|Mem_addr\(1));

-- Location: FF_X74_Y37_N53
\add_instance|p_mem_wb|AD3_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|AD3_reg|Dout\(2));

-- Location: LABCELL_X73_Y38_N21
\add_instance|x[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|x\(2) = ( !\add_instance|p_mem_wb|AD3_reg|Dout\(2) & ( (\add_instance|p_mem_wb|wb_cont|Dout~q\ & ((!\add_instance|p_mem_wb|AD3_reg|Dout\(0) & (!\add_instance|p_mem_wb|AD3_reg|Dout\(1) & !\add_instance|ID_RR_pipe|AD1_reg|Dout\(0))) # 
-- (\add_instance|p_mem_wb|AD3_reg|Dout\(0) & (\add_instance|p_mem_wb|AD3_reg|Dout\(1) & \add_instance|ID_RR_pipe|AD1_reg|Dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000001000010000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	datab => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	datac => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datad => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|x\(2));

-- Location: LABCELL_X73_Y38_N33
\add_instance|RF|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|Decoder0~3_combout\ = ( !\add_instance|p_mem_wb|AD3_reg|Dout\(2) & ( (\add_instance|p_mem_wb|AD3_reg|Dout\(0) & (\add_instance|p_mem_wb|wb_cont|Dout~q\ & \add_instance|p_mem_wb|AD3_reg|Dout\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	datac => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datad => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|RF|Decoder0~3_combout\);

-- Location: FF_X74_Y38_N8
\add_instance|p_mem_wb|inst_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|inst_reg|Dout\(13));

-- Location: FF_X74_Y38_N20
\add_instance|p_mem_wb|inst_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|EXE_MEM_pipe|inst_reg|Dout\(15),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|inst_reg|Dout\(15));

-- Location: FF_X74_Y38_N1
\add_instance|p_mem_wb|inst_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|EXE_MEM_pipe|inst_reg|Dout\(12),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|inst_reg|Dout\(12));

-- Location: FF_X74_Y38_N41
\add_instance|p_mem_wb|inst_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|EXE_MEM_pipe|inst_reg|Dout\(14),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|inst_reg|Dout\(14));

-- Location: LABCELL_X74_Y38_N24
\add_instance|cls|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux15~0_combout\ = ( \add_instance|p_mem_wb|inst_reg|Dout\(14) & ( (!\add_instance|p_mem_wb|inst_reg|Dout\(13) & (!\add_instance|p_mem_wb|inst_reg|Dout\(15) & !\add_instance|p_mem_wb|inst_reg|Dout\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\(12),
	dataf => \add_instance|p_mem_wb|inst_reg|ALT_INV_Dout\(14),
	combout => \add_instance|cls|Mux15~0_combout\);

-- Location: LABCELL_X73_Y39_N51
\add_instance|cls|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux15~1_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(0) & ( !\add_instance|cls|Mux15~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(0),
	combout => \add_instance|cls|Mux15~1_combout\);

-- Location: MLABCELL_X72_Y39_N33
\add_instance|RF|registers[3][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][0]~combout\ = ( \add_instance|cls|Mux15~1_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|Decoder0~3_combout\) # (\add_instance|RF|registers[3][0]~combout\))) ) ) # ( !\add_instance|cls|Mux15~1_combout\ & ( 
-- (\add_instance|RF|registers[3][0]~combout\ & (!\add_instance|RF|Decoder0~3_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[3][0]~combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|cls|ALT_INV_Mux15~1_combout\,
	combout => \add_instance|RF|registers[3][0]~combout\);

-- Location: LABCELL_X75_Y39_N48
\add_instance|RR_EXE_pipe|D1_reg|Dout~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~15_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( (\add_instance|RF|registers[3][0]~combout\) # (\add_instance|x\(2)) ) ) ) # ( 
-- !\add_instance|p_mem_wb|D3_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( (!\add_instance|x\(2) & \add_instance|RF|registers[3][0]~combout\) ) ) ) # ( \add_instance|p_mem_wb|D3_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & 
-- ( (\add_instance|x\(2)) # (\add_instance|RF|registers[0][0]~combout\) ) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( (\add_instance|RF|registers[0][0]~combout\ & !\add_instance|x\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][0]~combout\,
	datab => \add_instance|ALT_INV_x\(2),
	datad => \add_instance|RF|ALT_INV_registers[3][0]~combout\,
	datae => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~15_combout\);

-- Location: FF_X75_Y39_N50
\add_instance|RR_EXE_pipe|D1_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~15_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(0));

-- Location: FF_X66_Y36_N44
\add_instance|EXE_MEM_pipe|D1_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(0),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(0));

-- Location: LABCELL_X66_Y36_N57
\add_instance|mi|Mem_in[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(0) = ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(0) & ( (\add_instance|mi|Mem_in\(0)) # (\add_instance|mi|Mux33~1_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|D1_reg|Dout\(0) & ( (!\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|mi|Mem_in\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_in\(0),
	dataf => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(0),
	combout => \add_instance|mi|Mem_in\(0));

-- Location: LABCELL_X63_Y36_N15
\add_instance|data_mem1|ram_block[12][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][0]~feeder_combout\ = ( \add_instance|mi|Mem_in\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[12][0]~feeder_combout\);

-- Location: CLKCTRL_G8
\input_vector[1]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \input_vector[1]~input_o\,
	outclk => \input_vector[1]~inputCLKENA0_outclk\);

-- Location: LABCELL_X70_Y38_N6
\add_instance|EXE_MEM_pipe|D3_reg|Dout[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[4]~feeder_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(4),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[4]~feeder_combout\);

-- Location: MLABCELL_X84_Y36_N36
\add_instance|id|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux15~0_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(3) & (((!\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(15))) # 
-- (\add_instance|IF_ID_pipe|inst_reg|Dout\(14)))) ) ) # ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( \add_instance|IF_ID_pipe|inst_reg|Dout\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101100110000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|id|Mux15~0_combout\);

-- Location: MLABCELL_X84_Y36_N39
\add_instance|id|AD2[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|AD2\(2) = ( \add_instance|id|Mux15~0_combout\ & ( (!\add_instance|id|Mux18~0_combout\) # (\add_instance|id|AD2\(2)) ) ) # ( !\add_instance|id|Mux15~0_combout\ & ( (\add_instance|id|AD2\(2) & \add_instance|id|Mux18~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|id|ALT_INV_AD2\(2),
	datad => \add_instance|id|ALT_INV_Mux18~0_combout\,
	dataf => \add_instance|id|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|id|AD2\(2));

-- Location: FF_X84_Y36_N41
\add_instance|ID_RR_pipe|AD2_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|id|AD2\(2),
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|AD2_reg|Dout\(2));

-- Location: MLABCELL_X72_Y38_N6
\add_instance|y[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|y[2]~0_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|p_mem_wb|AD3_reg|Dout\(0) & \add_instance|p_mem_wb|wb_cont|Dout~q\) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- (!\add_instance|p_mem_wb|AD3_reg|Dout\(0) & \add_instance|p_mem_wb|wb_cont|Dout~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	datac => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|y[2]~0_combout\);

-- Location: LABCELL_X75_Y36_N6
\add_instance|y[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|y\(2) = ( \add_instance|y[2]~0_combout\ & ( (!\add_instance|p_mem_wb|AD3_reg|Dout\(1) & (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (!\add_instance|p_mem_wb|AD3_reg|Dout\(2) $ (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2))))) # 
-- (\add_instance|p_mem_wb|AD3_reg|Dout\(1) & (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (!\add_instance|p_mem_wb|AD3_reg|Dout\(2) $ (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000000010011001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datac => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|ALT_INV_y[2]~0_combout\,
	combout => \add_instance|y\(2));

-- Location: LABCELL_X70_Y38_N51
\add_instance|EXE_MEM_pipe|D3_reg|Dout[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[3]~feeder_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(3),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[3]~feeder_combout\);

-- Location: MLABCELL_X78_Y35_N27
\add_instance|alu_oper_sel1|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|alu_oper_sel1|Equal5~0_combout\ = (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & \add_instance|RR_EXE_pipe|inst_reg|Dout\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	combout => \add_instance|alu_oper_sel1|Equal5~0_combout\);

-- Location: MLABCELL_X78_Y35_N30
\add_instance|alu_oper_sel1|alu_op[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|alu_oper_sel1|alu_op\(1) = ( \add_instance|alu_oper_sel1|alu_op[1]~1_combout\ & ( \add_instance|alu_oper_sel1|process_0~0_combout\ & ( !\add_instance|alu_oper_sel1|Equal5~0_combout\ ) ) ) # ( !\add_instance|alu_oper_sel1|alu_op[1]~1_combout\ 
-- & ( \add_instance|alu_oper_sel1|process_0~0_combout\ & ( \add_instance|alu_oper_sel1|alu_op\(1) ) ) ) # ( \add_instance|alu_oper_sel1|alu_op[1]~1_combout\ & ( !\add_instance|alu_oper_sel1|process_0~0_combout\ ) ) # ( 
-- !\add_instance|alu_oper_sel1|alu_op[1]~1_combout\ & ( !\add_instance|alu_oper_sel1|process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_Equal5~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datae => \add_instance|alu_oper_sel1|ALT_INV_alu_op[1]~1_combout\,
	dataf => \add_instance|alu_oper_sel1|ALT_INV_process_0~0_combout\,
	combout => \add_instance|alu_oper_sel1|alu_op\(1));

-- Location: MLABCELL_X84_Y36_N30
\add_instance|code_mem|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux14~0_combout\ = ( \add_instance|pc_IF[0]~0_combout\ & ( (\add_instance|pc_IF[2]~2_combout\ & (!\add_instance|pc_IF[4]~4_combout\ & !\add_instance|pc_IF[1]~1_combout\)) ) ) # ( !\add_instance|pc_IF[0]~0_combout\ & ( 
-- (!\add_instance|pc_IF[2]~2_combout\ & (!\add_instance|pc_IF[4]~4_combout\ & !\add_instance|pc_IF[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	datab => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	datac => \add_instance|ALT_INV_pc_IF[3]~3_combout\,
	datad => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[0]~0_combout\,
	combout => \add_instance|code_mem|Mux14~0_combout\);

-- Location: FF_X84_Y36_N32
\add_instance|IF_ID_pipe|inst_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux14~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(1));

-- Location: MLABCELL_X84_Y36_N45
\add_instance|id|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux17~0_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(1) & (!\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(14))) ) ) # ( 
-- !\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & (\add_instance|IF_ID_pipe|inst_reg|Dout\(1) & (!\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(1),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|id|Mux17~0_combout\);

-- Location: MLABCELL_X84_Y36_N6
\add_instance|id|CZ[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|CZ\(1) = ( \add_instance|id|Mux17~0_combout\ & ( (!\add_instance|id|Mux18~0_combout\) # (\add_instance|id|CZ\(1)) ) ) # ( !\add_instance|id|Mux17~0_combout\ & ( (\add_instance|id|CZ\(1) & \add_instance|id|Mux18~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|id|ALT_INV_CZ\(1),
	datad => \add_instance|id|ALT_INV_Mux18~0_combout\,
	dataf => \add_instance|id|ALT_INV_Mux17~0_combout\,
	combout => \add_instance|id|CZ\(1));

-- Location: FF_X84_Y36_N7
\add_instance|ID_RR_pipe|cond_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|id|CZ\(1),
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|cond_reg|Dout\(1));

-- Location: FF_X77_Y35_N11
\add_instance|RR_EXE_pipe|cond_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|cond_reg|Dout\(1),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|cond_reg|Dout\(1));

-- Location: MLABCELL_X84_Y36_N57
\add_instance|code_mem|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux15~0_combout\ = ( \add_instance|pc_IF[0]~0_combout\ & ( (!\add_instance|pc_IF[4]~4_combout\ & ((!\add_instance|pc_IF[2]~2_combout\ & (\add_instance|pc_IF[1]~1_combout\ & !\add_instance|pc_IF[3]~3_combout\)) # 
-- (\add_instance|pc_IF[2]~2_combout\ & (!\add_instance|pc_IF[1]~1_combout\)))) ) ) # ( !\add_instance|pc_IF[0]~0_combout\ & ( (!\add_instance|pc_IF[2]~2_combout\ & (!\add_instance|pc_IF[4]~4_combout\ & !\add_instance|pc_IF[3]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000001001000010000000100100001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	datab => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	datac => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datad => \add_instance|ALT_INV_pc_IF[3]~3_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[0]~0_combout\,
	combout => \add_instance|code_mem|Mux15~0_combout\);

-- Location: FF_X84_Y36_N59
\add_instance|IF_ID_pipe|inst_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux15~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(0));

-- Location: MLABCELL_X84_Y36_N21
\add_instance|id|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux16~0_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( (!\add_instance|IF_ID_pipe|inst_reg|Dout\(14) & (\add_instance|IF_ID_pipe|inst_reg|Dout\(0) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(15))) ) ) # ( 
-- !\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & (!\add_instance|IF_ID_pipe|inst_reg|Dout\(14) & (\add_instance|IF_ID_pipe|inst_reg|Dout\(0) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(0),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|id|Mux16~0_combout\);

-- Location: MLABCELL_X84_Y36_N18
\add_instance|id|CZ[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|CZ\(0) = ( \add_instance|id|Mux16~0_combout\ & ( (!\add_instance|id|Mux18~0_combout\) # (\add_instance|id|CZ\(0)) ) ) # ( !\add_instance|id|Mux16~0_combout\ & ( (\add_instance|id|CZ\(0) & \add_instance|id|Mux18~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|id|ALT_INV_CZ\(0),
	datad => \add_instance|id|ALT_INV_Mux18~0_combout\,
	dataf => \add_instance|id|ALT_INV_Mux16~0_combout\,
	combout => \add_instance|id|CZ\(0));

-- Location: FF_X84_Y36_N20
\add_instance|ID_RR_pipe|cond_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|id|CZ\(0),
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|cond_reg|Dout\(0));

-- Location: FF_X74_Y36_N19
\add_instance|RR_EXE_pipe|cond_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|cond_reg|Dout\(0),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|cond_reg|Dout\(0));

-- Location: LABCELL_X77_Y35_N57
\add_instance|alu_oper_sel1|alu_op[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|alu_oper_sel1|alu_op[0]~0_combout\ = ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & 
-- (\add_instance|RR_EXE_pipe|cond_reg|Dout\(1) & \add_instance|RR_EXE_pipe|cond_reg|Dout\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|RR_EXE_pipe|cond_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RR_EXE_pipe|cond_reg|ALT_INV_Dout\(0),
	datae => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|alu_oper_sel1|alu_op[0]~0_combout\);

-- Location: LABCELL_X77_Y35_N36
\add_instance|alu_oper_sel1|alu_op[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|alu_oper_sel1|alu_op\(0) = ( \add_instance|alu_oper_sel1|alu_op[0]~0_combout\ & ( (\add_instance|alu_oper_sel1|process_0~0_combout\ & ((\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|alu_oper_sel1|alu_op[1]~1_combout\))) ) ) # ( 
-- !\add_instance|alu_oper_sel1|alu_op[0]~0_combout\ & ( (\add_instance|alu_oper_sel1|process_0~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op[1]~1_combout\ & \add_instance|alu_oper_sel1|alu_op\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|alu_oper_sel1|ALT_INV_process_0~0_combout\,
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op[1]~1_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_op[0]~0_combout\,
	combout => \add_instance|alu_oper_sel1|alu_op\(0));

-- Location: FF_X84_Y36_N56
\add_instance|IF_ID_pipe|pc_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[3]~3_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(3));

-- Location: FF_X84_Y36_N5
\add_instance|ID_RR_pipe|pc_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(3),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(3));

-- Location: FF_X73_Y36_N47
\add_instance|RR_EXE_pipe|pc_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(3),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(3));

-- Location: LABCELL_X74_Y37_N6
\add_instance|Prio_mux_1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|Equal0~0_combout\ = ( \add_instance|RR_EXE_pipe|AD1_reg|Dout\(0) & ( (!\add_instance|p_mem_wb|AD3_reg|Dout\(2) & (\add_instance|p_mem_wb|AD3_reg|Dout\(0) & (\add_instance|p_mem_wb|AD3_reg|Dout\(1) & 
-- \add_instance|p_mem_wb|wb_cont|Dout~q\))) ) ) # ( !\add_instance|RR_EXE_pipe|AD1_reg|Dout\(0) & ( (!\add_instance|p_mem_wb|AD3_reg|Dout\(2) & (!\add_instance|p_mem_wb|AD3_reg|Dout\(0) & (!\add_instance|p_mem_wb|AD3_reg|Dout\(1) & 
-- \add_instance|p_mem_wb|wb_cont|Dout~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	datab => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	datac => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	datad => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	dataf => \add_instance|RR_EXE_pipe|AD1_reg|ALT_INV_Dout\(0),
	combout => \add_instance|Prio_mux_1|Equal0~0_combout\);

-- Location: LABCELL_X73_Y36_N36
\add_instance|cls|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux12~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux12~0_combout\);

-- Location: LABCELL_X74_Y40_N30
\add_instance|RF|registers[0][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][3]~combout\ = ( \add_instance|RF|registers[0][3]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~0_combout\) # (\add_instance|cls|Mux12~0_combout\))) ) ) # ( !\add_instance|RF|registers[0][3]~combout\ 
-- & ( (\add_instance|cls|Mux12~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux12~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[0][3]~combout\,
	combout => \add_instance|RF|registers[0][3]~combout\);

-- Location: LABCELL_X74_Y40_N33
\add_instance|RF|registers[3][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][3]~combout\ = ( \add_instance|RF|registers[3][3]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~3_combout\) # (\add_instance|cls|Mux12~0_combout\))) ) ) # ( !\add_instance|RF|registers[3][3]~combout\ 
-- & ( (\add_instance|cls|Mux12~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux12~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[3][3]~combout\,
	combout => \add_instance|RF|registers[3][3]~combout\);

-- Location: LABCELL_X74_Y40_N57
\add_instance|RR_EXE_pipe|D1_reg|Dout~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~12_combout\ = ( \add_instance|RF|registers[3][3]~combout\ & ( (!\add_instance|x\(2) & (((\add_instance|RF|registers[0][3]~combout\)) # (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(3))))) ) ) # ( !\add_instance|RF|registers[3][3]~combout\ & ( (!\add_instance|x\(2) & (!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[0][3]~combout\))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datab => \add_instance|ALT_INV_x\(2),
	datac => \add_instance|RF|ALT_INV_registers[0][3]~combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|RF|ALT_INV_registers[3][3]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~12_combout\);

-- Location: FF_X74_Y40_N59
\add_instance|RR_EXE_pipe|D1_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~12_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(3));

-- Location: LABCELL_X74_Y37_N39
\add_instance|Prio_mux_1|output[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[3]~12_combout\ = ( \add_instance|Prio_mux_1|Equal0~1_combout\ & ( (!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & ((\add_instance|p_mem_wb|D3_reg|Dout\(3)))) # 
-- (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D1_reg|Dout\(3))))) # (\add_instance|Prio_mux_1|Equal0~0_combout\ & (((\add_instance|p_mem_wb|D3_reg|Dout\(3))))) ) ) # ( !\add_instance|Prio_mux_1|Equal0~1_combout\ & ( 
-- (!\add_instance|Prio_mux_1|Equal0~0_combout\ & (\add_instance|RR_EXE_pipe|D1_reg|Dout\(3))) # (\add_instance|Prio_mux_1|Equal0~0_combout\ & ((\add_instance|p_mem_wb|D3_reg|Dout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000010110111110000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(3),
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	combout => \add_instance|Prio_mux_1|output[3]~12_combout\);

-- Location: LABCELL_X73_Y36_N39
\add_instance|Alu_Oprd_sel1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux12~0_combout\ = ( \add_instance|Prio_mux_2|output[3]~12_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[3]~12_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(3))))) ) ) # ( !\add_instance|Prio_mux_2|output[3]~12_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[3]~12_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011110001000100001111101110110000111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(3),
	datac => \add_instance|Prio_mux_1|ALT_INV_output[3]~12_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux12~0_combout\);

-- Location: LABCELL_X75_Y34_N24
\add_instance|Alu_Oprd_sel1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux25~0_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(14) ) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( 
-- \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(14) ) ) ) # ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	datae => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|Alu_Oprd_sel1|Mux25~0_combout\);

-- Location: LABCELL_X75_Y34_N18
\add_instance|Alu_Oprd_sel1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux14~0_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|Alu_Oprd_sel1|Mux14~0_combout\);

-- Location: LABCELL_X75_Y34_N15
\add_instance|Alu_Oprd_sel1|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux25~1_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) ) ) # ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( 
-- !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) ) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	datae => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|Alu_Oprd_sel1|Mux25~1_combout\);

-- Location: FF_X74_Y35_N2
\add_instance|RR_EXE_pipe|AD2_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|AD2_reg|Dout\(2),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|AD2_reg|Dout\(2));

-- Location: LABCELL_X74_Y35_N3
\add_instance|Addr_cmp_3|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Addr_cmp_3|Equal0~0_combout\ = !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) $ (!\add_instance|RR_EXE_pipe|AD2_reg|Dout\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datad => \add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(2),
	combout => \add_instance|Addr_cmp_3|Equal0~0_combout\);

-- Location: LABCELL_X74_Y37_N42
\add_instance|Prio_mux_2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|Equal0~1_combout\ = ( \add_instance|RR_EXE_pipe|AD2_reg|Dout\(1) & ( (\add_instance|p_mem_wb|wb_cont|Dout~q\ & (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(1) & (!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(0) $ 
-- (\add_instance|RR_EXE_pipe|AD2_reg|Dout\(0))))) ) ) # ( !\add_instance|RR_EXE_pipe|AD2_reg|Dout\(1) & ( (\add_instance|p_mem_wb|wb_cont|Dout~q\ & (!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(1) & (!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(0) $ 
-- (\add_instance|RR_EXE_pipe|AD2_reg|Dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000001000000001000000000010000000010000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(0),
	datab => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datac => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|Prio_mux_2|Equal0~1_combout\);

-- Location: LABCELL_X74_Y37_N9
\add_instance|Addr_cmp_4|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Addr_cmp_4|Equal0~0_combout\ = ( \add_instance|RR_EXE_pipe|AD2_reg|Dout\(2) & ( !\add_instance|p_mem_wb|AD3_reg|Dout\(2) ) ) # ( !\add_instance|RR_EXE_pipe|AD2_reg|Dout\(2) & ( \add_instance|p_mem_wb|AD3_reg|Dout\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(2),
	combout => \add_instance|Addr_cmp_4|Equal0~0_combout\);

-- Location: LABCELL_X70_Y38_N57
\add_instance|EXE_MEM_pipe|D3_reg|Dout[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[2]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(2),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[2]~feeder_combout\);

-- Location: LABCELL_X75_Y35_N24
\add_instance|Alu_Oprd_sel1|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) $ (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14)) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|Alu_Oprd_sel1|Mux25~2_combout\);

-- Location: LABCELL_X74_Y35_N51
\add_instance|Alu_Oprd_sel1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ( \add_instance|Prio_mux_2|output[2]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux29~0_combout\);

-- Location: FF_X79_Y40_N26
\add_instance|IF_ID_pipe|pc_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[2]~2_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(2));

-- Location: FF_X79_Y40_N28
\add_instance|ID_RR_pipe|pc_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(2),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(2));

-- Location: FF_X74_Y36_N41
\add_instance|RR_EXE_pipe|pc_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(2),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(2));

-- Location: LABCELL_X74_Y38_N3
\add_instance|cls|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux13~0_combout\ = (!\add_instance|cls|Mux15~0_combout\ & \add_instance|p_mem_wb|D3_reg|Dout\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|cls|Mux13~0_combout\);

-- Location: LABCELL_X73_Y38_N45
\add_instance|RF|registers[3][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][2]~combout\ = (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~3_combout\ & ((\add_instance|RF|registers[3][2]~combout\))) # (\add_instance|RF|Decoder0~3_combout\ & (\add_instance|cls|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001000000010101000100000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|cls|ALT_INV_Mux13~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datad => \add_instance|RF|ALT_INV_registers[3][2]~combout\,
	combout => \add_instance|RF|registers[3][2]~combout\);

-- Location: LABCELL_X74_Y38_N54
\add_instance|RF|registers[0][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][2]~combout\ = ( \add_instance|cls|Mux13~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[0][2]~combout\) # (\add_instance|RF|Decoder0~0_combout\))) ) ) # ( !\add_instance|cls|Mux13~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (!\add_instance|RF|Decoder0~0_combout\ & \add_instance|RF|registers[0][2]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][2]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux13~0_combout\,
	combout => \add_instance|RF|registers[0][2]~combout\);

-- Location: LABCELL_X75_Y39_N3
\add_instance|RR_EXE_pipe|D1_reg|Dout~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~13_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(2) & ( ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[0][2]~combout\))) # (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & 
-- (\add_instance|RF|registers[3][2]~combout\))) # (\add_instance|x\(2)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(2) & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[0][2]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[3][2]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datab => \add_instance|ALT_INV_x\(2),
	datac => \add_instance|RF|ALT_INV_registers[3][2]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][2]~combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~13_combout\);

-- Location: FF_X75_Y39_N5
\add_instance|RR_EXE_pipe|D1_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~13_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(2));

-- Location: LABCELL_X74_Y37_N24
\add_instance|Prio_mux_1|output[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[2]~13_combout\ = ( \add_instance|RR_EXE_pipe|D1_reg|Dout\(2) & ( ((!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) # 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(2)) ) ) # ( !\add_instance|RR_EXE_pipe|D1_reg|Dout\(2) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(2) & (((!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & \add_instance|Prio_mux_1|Equal0~1_combout\)) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011101000000000101110110100010111111111010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(2),
	combout => \add_instance|Prio_mux_1|output[2]~13_combout\);

-- Location: LABCELL_X74_Y36_N42
\add_instance|Alu_Oprd_sel1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux13~0_combout\ = ( \add_instance|Prio_mux_2|output[2]~13_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[2]~13_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(2))))) ) ) # ( !\add_instance|Prio_mux_2|output[2]~13_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[2]~13_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011110001000100001111101110110000111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(2),
	datac => \add_instance|Prio_mux_1|ALT_INV_output[2]~13_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux13~0_combout\);

-- Location: LABCELL_X74_Y35_N6
\add_instance|Alu_Oprd_sel1|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux31~0_combout\ = ( \add_instance|Prio_mux_2|output[0]~15_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[0]~15_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux31~0_combout\);

-- Location: LABCELL_X74_Y35_N45
\add_instance|Alu_Oprd_sel1|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux30~0_combout\ = ( \add_instance|Prio_mux_2|output[1]~14_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[1]~14_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux30~0_combout\);

-- Location: LABCELL_X73_Y34_N57
\add_instance|main_alu|adl_temp[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(2) = ( \add_instance|Alu_Oprd_sel1|Mux14~2_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux13~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux31~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux30~0_combout\)) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux13~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux30~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux31~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux30~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|main_alu|adl_temp\(2));

-- Location: LABCELL_X73_Y36_N18
\add_instance|Prio_mux_2|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|Equal0~2_combout\ = ( \add_instance|Addr_cmp_3|Equal0~0_combout\ & ( (!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\) ) ) # ( !\add_instance|Addr_cmp_3|Equal0~0_combout\ & ( 
-- ((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011001100111111001100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	combout => \add_instance|Prio_mux_2|Equal0~2_combout\);

-- Location: LABCELL_X74_Y39_N12
\add_instance|RF|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|Decoder0~5_combout\ = ( \add_instance|p_mem_wb|AD3_reg|Dout\(2) & ( (\add_instance|p_mem_wb|wb_cont|Dout~q\ & (!\add_instance|p_mem_wb|AD3_reg|Dout\(1) & !\add_instance|p_mem_wb|AD3_reg|Dout\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datac => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	datad => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|RF|Decoder0~5_combout\);

-- Location: MLABCELL_X72_Y39_N36
\add_instance|cls|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux14~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux14~0_combout\);

-- Location: MLABCELL_X72_Y39_N51
\add_instance|RF|registers[4][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][1]~combout\ = ( \add_instance|RF|registers[4][1]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux14~0_combout\))) ) ) # ( !\add_instance|RF|registers[4][1]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~5_combout\ & \add_instance|cls|Mux14~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datac => \add_instance|cls|ALT_INV_Mux14~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[4][1]~combout\,
	combout => \add_instance|RF|registers[4][1]~combout\);

-- Location: LABCELL_X74_Y39_N51
\add_instance|RF|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|Decoder0~6_combout\ = ( \add_instance|p_mem_wb|AD3_reg|Dout\(2) & ( (!\add_instance|p_mem_wb|AD3_reg|Dout\(1) & (\add_instance|p_mem_wb|wb_cont|Dout~q\ & \add_instance|p_mem_wb|AD3_reg|Dout\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	datac => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datad => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|RF|Decoder0~6_combout\);

-- Location: MLABCELL_X72_Y39_N6
\add_instance|RF|registers[5][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][1]~combout\ = ( \add_instance|RF|registers[5][1]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux14~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][1]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~6_combout\ & \add_instance|cls|Mux14~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|cls|ALT_INV_Mux14~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][1]~combout\,
	combout => \add_instance|RF|registers[5][1]~combout\);

-- Location: LABCELL_X74_Y39_N45
\add_instance|RF|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|Decoder0~4_combout\ = ( \add_instance|p_mem_wb|AD3_reg|Dout\(2) & ( (\add_instance|p_mem_wb|AD3_reg|Dout\(0) & (\add_instance|p_mem_wb|wb_cont|Dout~q\ & \add_instance|p_mem_wb|AD3_reg|Dout\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	datac => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datad => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|RF|Decoder0~4_combout\);

-- Location: MLABCELL_X72_Y39_N48
\add_instance|RF|registers[7][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][1]~combout\ = ( \add_instance|RF|Decoder0~4_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux14~0_combout\) ) ) # ( !\add_instance|RF|Decoder0~4_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|RF|registers[7][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[7][1]~combout\,
	datad => \add_instance|cls|ALT_INV_Mux14~0_combout\,
	dataf => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	combout => \add_instance|RF|registers[7][1]~combout\);

-- Location: LABCELL_X74_Y37_N45
\add_instance|RF|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|Decoder0~7_combout\ = ( \add_instance|p_mem_wb|AD3_reg|Dout\(1) & ( (\add_instance|p_mem_wb|wb_cont|Dout~q\ & (\add_instance|p_mem_wb|AD3_reg|Dout\(2) & !\add_instance|p_mem_wb|AD3_reg|Dout\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datac => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	datad => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RF|Decoder0~7_combout\);

-- Location: MLABCELL_X72_Y39_N9
\add_instance|RF|registers[6][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][1]~combout\ = ( \add_instance|RF|Decoder0~7_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux14~0_combout\) ) ) # ( !\add_instance|RF|Decoder0~7_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|RF|registers[6][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[6][1]~combout\,
	datad => \add_instance|cls|ALT_INV_Mux14~0_combout\,
	dataf => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	combout => \add_instance|RF|registers[6][1]~combout\);

-- Location: MLABCELL_X72_Y39_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~42_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[7][1]~combout\ ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[6][1]~combout\ ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[5][1]~combout\ ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[4][1]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[4][1]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[5][1]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[7][1]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[6][1]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~42_combout\);

-- Location: MLABCELL_X72_Y39_N18
\add_instance|RF|registers[0][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][1]~combout\ = ( \add_instance|cls|Mux14~0_combout\ & ( ((\input_vector[1]~input_o\) # (\add_instance|RF|registers[0][1]~combout\)) # (\add_instance|RF|Decoder0~0_combout\) ) ) # ( !\add_instance|cls|Mux14~0_combout\ & ( 
-- ((!\add_instance|RF|Decoder0~0_combout\ & \add_instance|RF|registers[0][1]~combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datac => \add_instance|RF|ALT_INV_registers[0][1]~combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|cls|ALT_INV_Mux14~0_combout\,
	combout => \add_instance|RF|registers[0][1]~combout\);

-- Location: LABCELL_X74_Y39_N21
\add_instance|RF|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|Decoder0~2_combout\ = ( !\add_instance|p_mem_wb|AD3_reg|Dout\(2) & ( (\add_instance|p_mem_wb|AD3_reg|Dout\(1) & (\add_instance|p_mem_wb|wb_cont|Dout~q\ & !\add_instance|p_mem_wb|AD3_reg|Dout\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	datac => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datad => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|RF|Decoder0~2_combout\);

-- Location: MLABCELL_X72_Y39_N45
\add_instance|RF|registers[2][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][1]~combout\ = ( \add_instance|RF|Decoder0~2_combout\ & ( (\input_vector[1]~input_o\) # (\add_instance|cls|Mux14~0_combout\) ) ) # ( !\add_instance|RF|Decoder0~2_combout\ & ( (\add_instance|RF|registers[2][1]~combout\) # 
-- (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux14~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_registers[2][1]~combout\,
	dataf => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|RF|registers[2][1]~combout\);

-- Location: MLABCELL_X72_Y39_N21
\add_instance|RF|registers[3][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][1]~combout\ = ( \add_instance|cls|Mux14~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[3][1]~combout\) # (\add_instance|RF|Decoder0~3_combout\))) ) ) # ( !\add_instance|cls|Mux14~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (!\add_instance|RF|Decoder0~3_combout\ & \add_instance|RF|registers[3][1]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datad => \add_instance|RF|ALT_INV_registers[3][1]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux14~0_combout\,
	combout => \add_instance|RF|registers[3][1]~combout\);

-- Location: LABCELL_X74_Y37_N33
\add_instance|RF|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|Decoder0~1_combout\ = ( !\add_instance|p_mem_wb|AD3_reg|Dout\(2) & ( (!\add_instance|p_mem_wb|AD3_reg|Dout\(1) & (\add_instance|p_mem_wb|AD3_reg|Dout\(0) & \add_instance|p_mem_wb|wb_cont|Dout~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	datab => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	datac => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|RF|Decoder0~1_combout\);

-- Location: MLABCELL_X72_Y39_N42
\add_instance|RF|registers[1][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][1]~combout\ = ( \add_instance|RF|registers[1][1]~combout\ & ( ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux14~0_combout\)) # (\input_vector[1]~input_o\) ) ) # ( !\add_instance|RF|registers[1][1]~combout\ & 
-- ( ((\add_instance|RF|Decoder0~1_combout\ & \add_instance|cls|Mux14~0_combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datad => \add_instance|cls|ALT_INV_Mux14~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][1]~combout\,
	combout => \add_instance|RF|registers[1][1]~combout\);

-- Location: MLABCELL_X72_Y39_N54
\add_instance|RR_EXE_pipe|D2_reg|Dout~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~43_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[3][1]~combout\ ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[2][1]~combout\ ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[1][1]~combout\ ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[0][1]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][1]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[2][1]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[3][1]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[1][1]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~43_combout\);

-- Location: LABCELL_X75_Y36_N39
\add_instance|RR_EXE_pipe|D2_reg|Dout~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~44_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout~43_combout\ & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # ((\add_instance|RR_EXE_pipe|D2_reg|Dout~42_combout\)))) # 
-- (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(1))))) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~43_combout\ & ( (!\add_instance|y\(2) & (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- ((\add_instance|RR_EXE_pipe|D2_reg|Dout~42_combout\)))) # (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_y\(2),
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~42_combout\,
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~43_combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~44_combout\);

-- Location: FF_X73_Y35_N44
\add_instance|RR_EXE_pipe|D2_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~44_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(1));

-- Location: LABCELL_X74_Y37_N27
\add_instance|Prio_mux_1|output[0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[0]~15_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(0) & ( (((!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & \add_instance|Prio_mux_1|Equal0~1_combout\)) # (\add_instance|RR_EXE_pipe|D1_reg|Dout\(0))) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(0) & ( (!\add_instance|Prio_mux_1|Equal0~0_combout\ & (\add_instance|RR_EXE_pipe|D1_reg|Dout\(0) & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # 
-- (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100010000000001010001001011101111111110101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datad => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(0),
	combout => \add_instance|Prio_mux_1|output[0]~15_combout\);

-- Location: LABCELL_X74_Y37_N48
\add_instance|Alu_Oprd_sel1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux15~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( \add_instance|Prio_mux_2|output[0]~15_combout\ & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(0)) ) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( \add_instance|Prio_mux_2|output[0]~15_combout\ & ( \add_instance|Prio_mux_1|output[0]~15_combout\ ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( !\add_instance|Prio_mux_2|output[0]~15_combout\ 
-- & ( (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & \add_instance|RR_EXE_pipe|pc_reg|Dout\(0)) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( !\add_instance|Prio_mux_2|output[0]~15_combout\ & ( \add_instance|Prio_mux_1|output[0]~15_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000111101010101010101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_output[0]~15_combout\,
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(0),
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[0]~15_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux15~0_combout\);

-- Location: LABCELL_X74_Y39_N27
\add_instance|RF|registers[7][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][0]~combout\ = ( \add_instance|cls|Mux15~1_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[7][0]~combout\) # (\add_instance|RF|Decoder0~4_combout\))) ) ) # ( !\add_instance|cls|Mux15~1_combout\ & ( 
-- (!\add_instance|RF|Decoder0~4_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|registers[7][0]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_registers[7][0]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux15~1_combout\,
	combout => \add_instance|RF|registers[7][0]~combout\);

-- Location: LABCELL_X74_Y39_N9
\add_instance|RF|registers[4][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][0]~combout\ = ( \add_instance|RF|registers[4][0]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux15~1_combout\))) ) ) # ( !\add_instance|RF|registers[4][0]~combout\ 
-- & ( (\add_instance|cls|Mux15~1_combout\ & (\add_instance|RF|Decoder0~5_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux15~1_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[4][0]~combout\,
	combout => \add_instance|RF|registers[4][0]~combout\);

-- Location: LABCELL_X74_Y39_N30
\add_instance|RF|registers[5][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][0]~combout\ = ( \add_instance|RF|registers[5][0]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux15~1_combout\))) ) ) # ( !\add_instance|RF|registers[5][0]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~6_combout\ & \add_instance|cls|Mux15~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datac => \add_instance|cls|ALT_INV_Mux15~1_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][0]~combout\,
	combout => \add_instance|RF|registers[5][0]~combout\);

-- Location: LABCELL_X73_Y39_N48
\add_instance|RF|registers[6][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][0]~combout\ = ( \add_instance|RF|registers[6][0]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux15~1_combout\))) ) ) # ( !\add_instance|RF|registers[6][0]~combout\ 
-- & ( (\add_instance|RF|Decoder0~7_combout\ & (\add_instance|cls|Mux15~1_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datac => \add_instance|cls|ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[6][0]~combout\,
	combout => \add_instance|RF|registers[6][0]~combout\);

-- Location: LABCELL_X74_Y39_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~45_combout\ = ( \add_instance|RF|registers[6][0]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) # (\add_instance|RF|registers[7][0]~combout\) ) ) ) # ( 
-- !\add_instance|RF|registers[6][0]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( (\add_instance|RF|registers[7][0]~combout\ & \add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) ) ) ) # ( \add_instance|RF|registers[6][0]~combout\ & ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[4][0]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((\add_instance|RF|registers[5][0]~combout\))) ) ) ) # ( 
-- !\add_instance|RF|registers[6][0]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[4][0]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & 
-- ((\add_instance|RF|registers[5][0]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[7][0]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[4][0]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datad => \add_instance|RF|ALT_INV_registers[5][0]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[6][0]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~45_combout\);

-- Location: MLABCELL_X72_Y39_N39
\add_instance|RF|registers[2][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][0]~combout\ = ( \add_instance|RF|registers[2][0]~combout\ & ( ((!\add_instance|RF|Decoder0~2_combout\) # (\input_vector[1]~input_o\)) # (\add_instance|cls|Mux15~1_combout\) ) ) # ( !\add_instance|RF|registers[2][0]~combout\ & 
-- ( ((\add_instance|cls|Mux15~1_combout\ & \add_instance|RF|Decoder0~2_combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111111011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux15~1_combout\,
	datab => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[2][0]~combout\,
	combout => \add_instance|RF|registers[2][0]~combout\);

-- Location: LABCELL_X73_Y40_N57
\add_instance|RF|registers[1][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][0]~combout\ = ( \add_instance|cls|Mux15~1_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|Decoder0~1_combout\) # (\add_instance|RF|registers[1][0]~combout\))) ) ) # ( !\add_instance|cls|Mux15~1_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (\add_instance|RF|registers[1][0]~combout\ & !\add_instance|RF|Decoder0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[1][0]~combout\,
	datad => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	dataf => \add_instance|cls|ALT_INV_Mux15~1_combout\,
	combout => \add_instance|RF|registers[1][0]~combout\);

-- Location: MLABCELL_X72_Y39_N24
\add_instance|RR_EXE_pipe|D2_reg|Dout~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~46_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[3][0]~combout\ ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[2][0]~combout\ ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[1][0]~combout\ ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[0][0]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[3][0]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[2][0]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[1][0]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][0]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~46_combout\);

-- Location: LABCELL_X75_Y36_N36
\add_instance|RR_EXE_pipe|D2_reg|Dout~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~47_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout~46_combout\ & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # ((\add_instance|RR_EXE_pipe|D2_reg|Dout~45_combout\)))) # 
-- (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(0))))) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~46_combout\ & ( (!\add_instance|y\(2) & (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- ((\add_instance|RR_EXE_pipe|D2_reg|Dout~45_combout\)))) # (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_y\(2),
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(0),
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~45_combout\,
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~46_combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~47_combout\);

-- Location: FF_X75_Y36_N38
\add_instance|RR_EXE_pipe|D2_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D2_reg|Dout~47_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(0));

-- Location: LABCELL_X74_Y34_N0
\add_instance|main_alu|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~1_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux15~0_combout\ ) + ( (\add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ((!\add_instance|Prio_mux_2|Equal0~2_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(0)))) # 
-- (\add_instance|Prio_mux_2|Equal0~2_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(0))))) ) + ( !VCC ))
-- \add_instance|main_alu|Add0~2\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux15~0_combout\ ) + ( (\add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ((!\add_instance|Prio_mux_2|Equal0~2_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(0)))) # 
-- (\add_instance|Prio_mux_2|Equal0~2_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(0))))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101011101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~2_combout\,
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(0),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux15~0_combout\,
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(0),
	cin => GND,
	sumout => \add_instance|main_alu|Add0~1_sumout\,
	cout => \add_instance|main_alu|Add0~2\);

-- Location: LABCELL_X74_Y34_N3
\add_instance|main_alu|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~5_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux14~2_combout\ ) + ( (\add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ((!\add_instance|Prio_mux_2|Equal0~2_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(1)))) # 
-- (\add_instance|Prio_mux_2|Equal0~2_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(1))))) ) + ( \add_instance|main_alu|Add0~2\ ))
-- \add_instance|main_alu|Add0~6\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux14~2_combout\ ) + ( (\add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ((!\add_instance|Prio_mux_2|Equal0~2_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(1)))) # 
-- (\add_instance|Prio_mux_2|Equal0~2_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(1))))) ) + ( \add_instance|main_alu|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101011101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~2_combout\,
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(1),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~2_combout\,
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(1),
	cin => \add_instance|main_alu|Add0~2\,
	sumout => \add_instance|main_alu|Add0~5_sumout\,
	cout => \add_instance|main_alu|Add0~6\);

-- Location: LABCELL_X74_Y34_N6
\add_instance|main_alu|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~9_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux13~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[2]~13_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~6\ ))
-- \add_instance|main_alu|Add0~10\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux13~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[2]~13_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	cin => \add_instance|main_alu|Add0~6\,
	sumout => \add_instance|main_alu|Add0~9_sumout\,
	cout => \add_instance|main_alu|Add0~10\);

-- Location: LABCELL_X73_Y34_N42
\add_instance|main_alu|dest[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[2]~2_combout\ = ( \add_instance|main_alu|adl_temp\(2) & ( \add_instance|main_alu|Add0~9_sumout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux13~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|adl_temp\(2) & ( 
-- \add_instance|main_alu|Add0~9_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( \add_instance|main_alu|adl_temp\(2) & ( 
-- !\add_instance|main_alu|Add0~9_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(2) & ( 
-- !\add_instance|main_alu|Add0~9_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000101000101010000111110111111101001010001111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(2),
	dataf => \add_instance|main_alu|ALT_INV_Add0~9_sumout\,
	combout => \add_instance|main_alu|dest[2]~2_combout\);

-- Location: LABCELL_X77_Y37_N39
\add_instance|main_alu|dest[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(2) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest[2]~2_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_dest[2]~2_combout\,
	datac => \add_instance|main_alu|ALT_INV_dest\(2),
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest\(2));

-- Location: LABCELL_X71_Y38_N30
\add_instance|D3_EX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|D3_EX~0_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(15) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ( 
-- !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) $ (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)) ) ) ) # ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & 
-- ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datae => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	combout => \add_instance|D3_EX~0_combout\);

-- Location: FF_X70_Y38_N59
\add_instance|EXE_MEM_pipe|D3_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[2]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(2),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(2));

-- Location: FF_X68_Y37_N32
\add_instance|EXE_MEM_pipe|D1_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(2),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(2));

-- Location: LABCELL_X68_Y37_N45
\add_instance|mi|Mem_in[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(2) = ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(2) & ( (\add_instance|mi|Mem_in\(2)) # (\add_instance|mi|Mux33~1_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|D1_reg|Dout\(2) & ( (!\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|mi|Mem_in\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_in\(2),
	dataf => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(2),
	combout => \add_instance|mi|Mem_in\(2));

-- Location: LABCELL_X67_Y38_N54
\add_instance|mi|Mem_addr[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_addr\(3) = ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(3) & ( (\add_instance|mi|Mem_addr\(3)) # (\add_instance|mi|Mux33~0_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(3) & ( (!\add_instance|mi|Mux33~0_combout\ & 
-- \add_instance|mi|Mem_addr\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(3),
	combout => \add_instance|mi|Mem_addr\(3));

-- Location: LABCELL_X67_Y38_N57
\add_instance|mi|Mem_addr[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_addr\(2) = ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(2) & ( (\add_instance|mi|Mem_addr\(2)) # (\add_instance|mi|Mux33~0_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(2) & ( (!\add_instance|mi|Mux33~0_combout\ & 
-- \add_instance|mi|Mem_addr\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|mi|Mem_addr\(2));

-- Location: LABCELL_X67_Y38_N48
\add_instance|data_mem1|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~11_combout\ = ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(2) & ( (\add_instance|mi|Mem_addr\(4) & (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(1) & \add_instance|mi|Mem_addr\(3)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(2),
	combout => \add_instance|data_mem1|Decoder0~11_combout\);

-- Location: FF_X65_Y37_N2
\add_instance|data_mem1|ram_block[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][2]~q\);

-- Location: LABCELL_X63_Y37_N15
\add_instance|data_mem1|ram_block[26][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][2]~feeder_combout\ = ( \add_instance|mi|Mem_in\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[26][2]~feeder_combout\);

-- Location: LABCELL_X67_Y37_N27
\add_instance|data_mem1|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~10_combout\ = ( \add_instance|mi|Mem_addr\(4) & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(1) & !\add_instance|mi|Mem_addr\(2)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~10_combout\);

-- Location: FF_X63_Y37_N16
\add_instance|data_mem1|ram_block[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][2]~q\);

-- Location: MLABCELL_X65_Y39_N33
\add_instance|data_mem1|ram_block[18][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[18][2]~feeder_combout\ = ( \add_instance|mi|Mem_in\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[18][2]~feeder_combout\);

-- Location: LABCELL_X66_Y38_N15
\add_instance|data_mem1|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~8_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux33~1_combout\ & (!\add_instance|mi|Mem_addr\(3) & \add_instance|mi|Mem_addr\(4)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~8_combout\);

-- Location: FF_X65_Y39_N35
\add_instance|data_mem1|ram_block[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[18][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][2]~q\);

-- Location: LABCELL_X68_Y38_N30
\add_instance|data_mem1|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~9_combout\ = ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(4) & ( (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux33~1_combout\ & (!\add_instance|mi|Mem_addr\(0) & \add_instance|mi|Mem_addr\(1)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(4),
	combout => \add_instance|data_mem1|Decoder0~9_combout\);

-- Location: FF_X65_Y39_N4
\add_instance|data_mem1|ram_block[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][2]~q\);

-- Location: MLABCELL_X65_Y37_N3
\add_instance|mi|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~2_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[30][2]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[26][2]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[22][2]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[18][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[30][2]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[26][2]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[18][2]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[22][2]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux19~2_combout\);

-- Location: LABCELL_X66_Y38_N42
\add_instance|data_mem1|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~3_combout\ = ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mem_addr\(4) & !\add_instance|mi|Mem_addr\(1)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|data_mem1|Decoder0~3_combout\);

-- Location: FF_X64_Y39_N38
\add_instance|data_mem1|ram_block[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][2]~q\);

-- Location: LABCELL_X64_Y39_N45
\add_instance|data_mem1|ram_block[20][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[20][2]~feeder_combout\ = \add_instance|mi|Mem_in\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[20][2]~feeder_combout\);

-- Location: LABCELL_X66_Y38_N24
\add_instance|data_mem1|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~1_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mux33~1_combout\ & (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mem_addr\(4) & !\add_instance|mi|Mem_addr\(0)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|data_mem1|Decoder0~1_combout\);

-- Location: FF_X64_Y39_N47
\add_instance|data_mem1|ram_block[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[20][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][2]~q\);

-- Location: LABCELL_X66_Y38_N27
\add_instance|data_mem1|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~2_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( (\add_instance|mi|Mux33~1_combout\ & (!\add_instance|mi|Mem_addr\(1) & (!\add_instance|mi|Mem_addr\(0) & \add_instance|mi|Mem_addr\(4)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(2),
	combout => \add_instance|data_mem1|Decoder0~2_combout\);

-- Location: FF_X64_Y39_N59
\add_instance|data_mem1|ram_block[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][2]~q\);

-- Location: LABCELL_X66_Y38_N54
\add_instance|data_mem1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~0_combout\ = ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(4) & ( (!\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux33~1_combout\ & !\add_instance|mi|Mem_addr\(0)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(4),
	combout => \add_instance|data_mem1|Decoder0~0_combout\);

-- Location: FF_X64_Y40_N5
\add_instance|data_mem1|ram_block[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][2]~q\);

-- Location: LABCELL_X64_Y39_N39
\add_instance|mi|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][2]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][2]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][2]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[28][2]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[20][2]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[24][2]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[16][2]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux19~0_combout\);

-- Location: LABCELL_X67_Y40_N18
\add_instance|data_mem1|ram_block[19][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[19][2]~feeder_combout\ = \add_instance|mi|Mem_in\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[19][2]~feeder_combout\);

-- Location: LABCELL_X68_Y38_N21
\add_instance|data_mem1|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~12_combout\ = ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(1) & ( (\add_instance|mi|Mem_addr\(4) & (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mem_addr\(0) & \add_instance|mi|Mux33~1_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|data_mem1|Decoder0~12_combout\);

-- Location: FF_X67_Y40_N20
\add_instance|data_mem1|ram_block[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[19][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][2]~q\);

-- Location: LABCELL_X67_Y38_N24
\add_instance|data_mem1|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~15_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(4) & ( (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|Mem_addr\(1)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(4),
	combout => \add_instance|data_mem1|Decoder0~15_combout\);

-- Location: FF_X67_Y40_N8
\add_instance|data_mem1|ram_block[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][2]~q\);

-- Location: LABCELL_X67_Y40_N36
\add_instance|data_mem1|ram_block[27][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[27][2]~feeder_combout\ = \add_instance|mi|Mem_in\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[27][2]~feeder_combout\);

-- Location: LABCELL_X67_Y38_N51
\add_instance|data_mem1|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~14_combout\ = ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mem_addr\(4) & (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(3) & \add_instance|mi|Mem_addr\(1)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~14_combout\);

-- Location: FF_X67_Y40_N38
\add_instance|data_mem1|ram_block[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[27][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][2]~q\);

-- Location: LABCELL_X66_Y39_N33
\add_instance|data_mem1|ram_block[23][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[23][2]~feeder_combout\ = ( \add_instance|mi|Mem_in\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[23][2]~feeder_combout\);

-- Location: LABCELL_X67_Y39_N12
\add_instance|data_mem1|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~13_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(4) & (\add_instance|mi|Mem_addr\(0) & \add_instance|mi|Mux33~1_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|data_mem1|Decoder0~13_combout\);

-- Location: FF_X66_Y39_N34
\add_instance|data_mem1|ram_block[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[23][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][2]~q\);

-- Location: LABCELL_X67_Y40_N51
\add_instance|mi|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~3_combout\ = ( \add_instance|data_mem1|ram_block[23][2]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[27][2]~q\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[31][2]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[23][2]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[27][2]~q\))) # (\add_instance|mi|Mem_addr\(2) 
-- & (\add_instance|data_mem1|ram_block[31][2]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[23][2]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[19][2]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[23][2]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|data_mem1|ram_block[19][2]~q\ & !\add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[19][2]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[31][2]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[27][2]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[23][2]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux19~3_combout\);

-- Location: LABCELL_X66_Y38_N12
\add_instance|data_mem1|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~4_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(4) & !\add_instance|mi|Mem_addr\(3)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|data_mem1|Decoder0~4_combout\);

-- Location: FF_X64_Y38_N10
\add_instance|data_mem1|ram_block[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][2]~q\);

-- Location: LABCELL_X68_Y39_N3
\add_instance|data_mem1|ram_block[25][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[25][2]~feeder_combout\ = ( \add_instance|mi|Mem_in\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[25][2]~feeder_combout\);

-- Location: LABCELL_X68_Y38_N18
\add_instance|data_mem1|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~6_combout\ = ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mem_addr\(4) & (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|Mem_addr\(0)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|data_mem1|Decoder0~6_combout\);

-- Location: FF_X68_Y39_N5
\add_instance|data_mem1|ram_block[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[25][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][2]~q\);

-- Location: LABCELL_X67_Y38_N21
\add_instance|data_mem1|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~7_combout\ = ( \add_instance|mi|Mem_addr\(4) & ( !\add_instance|mi|Mem_addr\(1) & ( (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(0) & \add_instance|mi|Mem_addr\(2)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|data_mem1|Decoder0~7_combout\);

-- Location: FF_X65_Y37_N8
\add_instance|data_mem1|ram_block[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][2]~q\);

-- Location: LABCELL_X63_Y37_N21
\add_instance|data_mem1|ram_block[21][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[21][2]~feeder_combout\ = ( \add_instance|mi|Mem_in\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[21][2]~feeder_combout\);

-- Location: LABCELL_X66_Y38_N45
\add_instance|data_mem1|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~5_combout\ = ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(1) & \add_instance|mi|Mem_addr\(4)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~5_combout\);

-- Location: FF_X63_Y37_N22
\add_instance|data_mem1|ram_block[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[21][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][2]~q\);

-- Location: MLABCELL_X65_Y37_N9
\add_instance|mi|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~1_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[29][2]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[25][2]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[21][2]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[17][2]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[25][2]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[29][2]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[21][2]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux19~1_combout\);

-- Location: MLABCELL_X65_Y37_N36
\add_instance|mi|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~4_combout\ = ( \add_instance|mi|Mux19~3_combout\ & ( \add_instance|mi|Mux19~1_combout\ & ( ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux19~0_combout\))) # (\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|mi|Mux19~2_combout\))) # (\add_instance|mi|Mem_addr\(0)) ) ) ) # ( !\add_instance|mi|Mux19~3_combout\ & ( \add_instance|mi|Mux19~1_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|mi|Mux19~0_combout\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux19~2_combout\)))) # (\add_instance|mi|Mem_addr\(0) & (!\add_instance|mi|Mem_addr\(1))) ) ) ) # ( \add_instance|mi|Mux19~3_combout\ & ( 
-- !\add_instance|mi|Mux19~1_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux19~0_combout\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux19~2_combout\)))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mem_addr\(1))) ) ) ) # ( !\add_instance|mi|Mux19~3_combout\ & ( !\add_instance|mi|Mux19~1_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux19~0_combout\))) # 
-- (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux19~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mux19~2_combout\,
	datad => \add_instance|mi|ALT_INV_Mux19~0_combout\,
	datae => \add_instance|mi|ALT_INV_Mux19~3_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux19~1_combout\,
	combout => \add_instance|mi|Mux19~4_combout\);

-- Location: MLABCELL_X65_Y35_N54
\add_instance|data_mem1|ram_block[5][2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][2]~10_combout\ = !\add_instance|mi|Mem_in\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[5][2]~10_combout\);

-- Location: LABCELL_X67_Y38_N45
\add_instance|data_mem1|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~21_combout\ = ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(4) & (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mem_addr\(2) & \add_instance|mi|Mux33~1_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~21_combout\);

-- Location: FF_X65_Y35_N56
\add_instance|data_mem1|ram_block[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][2]~10_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][2]~q\);

-- Location: LABCELL_X67_Y38_N15
\add_instance|data_mem1|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~22_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(4) & (!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|Mem_addr\(1)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~22_combout\);

-- Location: FF_X64_Y35_N59
\add_instance|data_mem1|ram_block[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][2]~q\);

-- Location: LABCELL_X67_Y36_N30
\add_instance|data_mem1|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~23_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux33~1_combout\ & !\add_instance|mi|Mem_addr\(4)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|data_mem1|Decoder0~23_combout\);

-- Location: FF_X65_Y35_N32
\add_instance|data_mem1|ram_block[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][2]~q\);

-- Location: LABCELL_X64_Y35_N27
\add_instance|data_mem1|ram_block[4][2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[4][2]~9_combout\ = ( !\add_instance|mi|Mem_in\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[4][2]~9_combout\);

-- Location: LABCELL_X67_Y38_N30
\add_instance|data_mem1|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~20_combout\ = ( \add_instance|mi|Mux33~1_combout\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(4) & 
-- !\add_instance|mi|Mem_addr\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~20_combout\);

-- Location: FF_X64_Y35_N28
\add_instance|data_mem1|ram_block[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[4][2]~9_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][2]~q\);

-- Location: MLABCELL_X65_Y35_N33
\add_instance|mi|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][2]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[5][2]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][2]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000001100110011001110101010101010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[5][2]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[6][2]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[7][2]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[4][2]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux19~6_combout\);

-- Location: LABCELL_X67_Y38_N12
\add_instance|data_mem1|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~19_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(2) & ( (!\add_instance|mi|Mem_addr\(4) & (!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(1) & \add_instance|mi|Mux33~1_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(2),
	combout => \add_instance|data_mem1|Decoder0~19_combout\);

-- Location: FF_X66_Y37_N32
\add_instance|data_mem1|ram_block[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][2]~q\);

-- Location: LABCELL_X67_Y38_N36
\add_instance|data_mem1|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~16_combout\ = ( \add_instance|mi|Mux33~1_combout\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(4) & 
-- !\add_instance|mi|Mem_addr\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~16_combout\);

-- Location: FF_X66_Y37_N14
\add_instance|data_mem1|ram_block[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][2]~q\);

-- Location: LABCELL_X66_Y36_N15
\add_instance|data_mem1|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~18_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mux33~1_combout\ & (!\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2) & 
-- !\add_instance|mi|Mem_addr\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~18_combout\);

-- Location: FF_X66_Y37_N29
\add_instance|data_mem1|ram_block[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][2]~q\);

-- Location: LABCELL_X66_Y36_N12
\add_instance|data_mem1|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~17_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( (\add_instance|mi|Mux33~1_combout\ & (!\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(4) & 
-- !\add_instance|mi|Mem_addr\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|data_mem1|Decoder0~17_combout\);

-- Location: FF_X68_Y36_N58
\add_instance|data_mem1|ram_block[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][2]~q\);

-- Location: LABCELL_X66_Y37_N27
\add_instance|mi|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~5_combout\ = ( \add_instance|data_mem1|ram_block[2][2]~q\ & ( \add_instance|data_mem1|ram_block[1][2]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[0][2]~q\)))) # 
-- (\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|data_mem1|ram_block[3][2]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[2][2]~q\ & ( \add_instance|data_mem1|ram_block[1][2]~q\ & ( (!\add_instance|mi|Mem_addr\(0) 
-- & (((\add_instance|data_mem1|ram_block[0][2]~q\ & !\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|data_mem1|ram_block[3][2]~q\))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[2][2]~q\ & ( !\add_instance|data_mem1|ram_block[1][2]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[0][2]~q\)))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[3][2]~q\ & ((\add_instance|mi|Mem_addr\(1))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[2][2]~q\ & ( !\add_instance|data_mem1|ram_block[1][2]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (((\add_instance|data_mem1|ram_block[0][2]~q\ & !\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[3][2]~q\ & ((\add_instance|mi|Mem_addr\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[3][2]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[0][2]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[2][2]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[1][2]~q\,
	combout => \add_instance|mi|Mux19~5_combout\);

-- Location: LABCELL_X67_Y38_N18
\add_instance|data_mem1|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~31_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(4) & ( (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(2) & \add_instance|mi|Mem_addr\(0)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(4),
	combout => \add_instance|data_mem1|Decoder0~31_combout\);

-- Location: FF_X63_Y38_N37
\add_instance|data_mem1|ram_block[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][2]~q\);

-- Location: LABCELL_X63_Y38_N9
\add_instance|data_mem1|ram_block[14][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][2]~feeder_combout\ = ( \add_instance|mi|Mem_in\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[14][2]~feeder_combout\);

-- Location: LABCELL_X68_Y38_N33
\add_instance|data_mem1|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~30_combout\ = ( !\add_instance|mi|Mem_addr\(4) & ( \add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(1) & !\add_instance|mi|Mem_addr\(0)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|data_mem1|Decoder0~30_combout\);

-- Location: FF_X63_Y38_N11
\add_instance|data_mem1|ram_block[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][2]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][2]~q\);

-- Location: FF_X63_Y36_N38
\add_instance|data_mem1|ram_block[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][2]~q\);

-- Location: LABCELL_X63_Y36_N42
\add_instance|data_mem1|ram_block[13][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][2]~feeder_combout\ = \add_instance|mi|Mem_in\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(2),
	combout => \add_instance|data_mem1|ram_block[13][2]~feeder_combout\);

-- Location: LABCELL_X67_Y36_N33
\add_instance|data_mem1|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~29_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(1) & ( (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(4) & \add_instance|mi|Mux33~1_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|data_mem1|Decoder0~29_combout\);

-- Location: FF_X63_Y36_N44
\add_instance|data_mem1|ram_block[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][2]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][2]~q\);

-- Location: LABCELL_X63_Y38_N39
\add_instance|mi|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~8_combout\ = ( \add_instance|data_mem1|ram_block[12][2]~q\ & ( \add_instance|data_mem1|ram_block[13][2]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][2]~q\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][2]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[12][2]~q\ & ( \add_instance|data_mem1|ram_block[13][2]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & 
-- (((\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][2]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][2]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[12][2]~q\ & ( !\add_instance|data_mem1|ram_block[13][2]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (((!\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[14][2]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][2]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[12][2]~q\ & ( !\add_instance|data_mem1|ram_block[13][2]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][2]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[15][2]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[14][2]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[12][2]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[13][2]~q\,
	combout => \add_instance|mi|Mux19~8_combout\);

-- Location: LABCELL_X68_Y38_N42
\add_instance|data_mem1|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~25_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(4) & (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|Mem_addr\(3)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|data_mem1|Decoder0~25_combout\);

-- Location: FF_X67_Y34_N5
\add_instance|data_mem1|ram_block[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][2]~q\);

-- Location: LABCELL_X66_Y38_N57
\add_instance|data_mem1|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~24_combout\ = ( !\add_instance|mi|Mem_addr\(4) & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(1) & (!\add_instance|mi|Mem_addr\(0) & 
-- \add_instance|mi|Mux33~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|data_mem1|Decoder0~24_combout\);

-- Location: FF_X68_Y34_N44
\add_instance|data_mem1|ram_block[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][2]~q\);

-- Location: LABCELL_X67_Y37_N24
\add_instance|data_mem1|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~27_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(4) & ( (\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2) & \add_instance|mi|Mem_addr\(1)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(4),
	combout => \add_instance|data_mem1|Decoder0~27_combout\);

-- Location: FF_X67_Y34_N29
\add_instance|data_mem1|ram_block[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][2]~q\);

-- Location: LABCELL_X68_Y38_N45
\add_instance|data_mem1|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~26_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(4) & (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mem_addr\(3) & \add_instance|mi|Mux33~1_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|data_mem1|Decoder0~26_combout\);

-- Location: FF_X70_Y36_N4
\add_instance|data_mem1|ram_block[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(2),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][2]~q\);

-- Location: LABCELL_X67_Y34_N24
\add_instance|mi|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~7_combout\ = ( \add_instance|data_mem1|ram_block[10][2]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[11][2]~q\) ) ) ) # ( !\add_instance|data_mem1|ram_block[10][2]~q\ 
-- & ( \add_instance|mi|Mem_addr\(1) & ( (\add_instance|data_mem1|ram_block[11][2]~q\ & \add_instance|mi|Mem_addr\(0)) ) ) ) # ( \add_instance|data_mem1|ram_block[10][2]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[8][2]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[9][2]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[10][2]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) 
-- & ((\add_instance|data_mem1|ram_block[8][2]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[9][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[9][2]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[8][2]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[11][2]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[10][2]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux19~7_combout\);

-- Location: MLABCELL_X65_Y37_N12
\add_instance|mi|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~9_combout\ = ( \add_instance|mi|Mux19~8_combout\ & ( \add_instance|mi|Mux19~7_combout\ & ( ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux19~5_combout\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|mi|Mux19~6_combout\))) # (\add_instance|mi|Mem_addr\(3)) ) ) ) # ( !\add_instance|mi|Mux19~8_combout\ & ( \add_instance|mi|Mux19~7_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|mi|Mux19~5_combout\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux19~6_combout\)))) # (\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2))) ) ) ) # ( \add_instance|mi|Mux19~8_combout\ & ( 
-- !\add_instance|mi|Mux19~7_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux19~5_combout\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux19~6_combout\)))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|mi|Mem_addr\(2))) ) ) ) # ( !\add_instance|mi|Mux19~8_combout\ & ( !\add_instance|mi|Mux19~7_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux19~5_combout\))) # 
-- (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux19~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux19~6_combout\,
	datad => \add_instance|mi|ALT_INV_Mux19~5_combout\,
	datae => \add_instance|mi|ALT_INV_Mux19~8_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux19~7_combout\,
	combout => \add_instance|mi|Mux19~9_combout\);

-- Location: MLABCELL_X65_Y37_N33
\add_instance|mi|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux19~10_combout\ = ( \add_instance|mi|Mux19~4_combout\ & ( \add_instance|mi|Mux19~9_combout\ & ( (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(2)) # (\add_instance|mi|Mux33~0_combout\) ) ) ) # ( !\add_instance|mi|Mux19~4_combout\ & ( 
-- \add_instance|mi|Mux19~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(2)))) # (\add_instance|mi|Mux33~0_combout\ & (!\add_instance|mi|Mem_addr\(4))) ) ) ) # ( \add_instance|mi|Mux19~4_combout\ & ( 
-- !\add_instance|mi|Mux19~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(2)))) # (\add_instance|mi|Mux33~0_combout\ & (\add_instance|mi|Mem_addr\(4))) ) ) ) # ( !\add_instance|mi|Mux19~4_combout\ & ( 
-- !\add_instance|mi|Mux19~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & \add_instance|EXE_MEM_pipe|D3_reg|Dout\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000111010001110100101110001011100011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(2),
	datae => \add_instance|mi|ALT_INV_Mux19~4_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux19~9_combout\,
	combout => \add_instance|mi|Mux19~10_combout\);

-- Location: MLABCELL_X65_Y37_N18
\add_instance|mi|WB_d3[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(2) = ( \add_instance|mi|WB_d3\(2) & ( (\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|Mux19~10_combout\) ) ) # ( !\add_instance|mi|WB_d3\(2) & ( (\add_instance|mi|Mux19~10_combout\ & !\add_instance|mi|Mux33~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mux19~10_combout\,
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_WB_d3\(2),
	combout => \add_instance|mi|WB_d3\(2));

-- Location: FF_X65_Y37_N20
\add_instance|p_mem_wb|D3_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(2),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(2));

-- Location: LABCELL_X73_Y39_N33
\add_instance|RF|registers[7][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][2]~combout\ = ( \add_instance|RF|registers[7][2]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux13~0_combout\))) ) ) # ( !\add_instance|RF|registers[7][2]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~4_combout\ & \add_instance|cls|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datad => \add_instance|cls|ALT_INV_Mux13~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][2]~combout\,
	combout => \add_instance|RF|registers[7][2]~combout\);

-- Location: LABCELL_X73_Y39_N30
\add_instance|RF|registers[4][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][2]~combout\ = ( \add_instance|RF|registers[4][2]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux13~0_combout\))) ) ) # ( !\add_instance|RF|registers[4][2]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~5_combout\ & \add_instance|cls|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datad => \add_instance|cls|ALT_INV_Mux13~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[4][2]~combout\,
	combout => \add_instance|RF|registers[4][2]~combout\);

-- Location: LABCELL_X75_Y39_N9
\add_instance|RF|registers[5][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][2]~combout\ = ( \add_instance|RF|registers[5][2]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux13~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][2]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~6_combout\ & \add_instance|cls|Mux13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|cls|ALT_INV_Mux13~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][2]~combout\,
	combout => \add_instance|RF|registers[5][2]~combout\);

-- Location: LABCELL_X74_Y38_N57
\add_instance|RF|registers[6][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][2]~combout\ = ( \add_instance|RF|Decoder0~7_combout\ & ( (\add_instance|cls|Mux13~0_combout\ & !\input_vector[1]~input_o\) ) ) # ( !\add_instance|RF|Decoder0~7_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|RF|registers[6][2]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|cls|ALT_INV_Mux13~0_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_registers[6][2]~combout\,
	dataf => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	combout => \add_instance|RF|registers[6][2]~combout\);

-- Location: LABCELL_X73_Y39_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~39_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[6][2]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[5][2]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[7][2]~combout\)) ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[6][2]~combout\ & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # 
-- (\add_instance|RF|registers[4][2]~combout\) ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[6][2]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[5][2]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[7][2]~combout\)) ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[6][2]~combout\ & ( (\add_instance|RF|registers[4][2]~combout\ & 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[7][2]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[4][2]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RF|ALT_INV_registers[5][2]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RF|ALT_INV_registers[6][2]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~39_combout\);

-- Location: LABCELL_X74_Y39_N18
\add_instance|RF|registers[2][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][2]~combout\ = ( \add_instance|RF|registers[2][2]~combout\ & ( ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux13~0_combout\)) # (\input_vector[1]~input_o\) ) ) # ( !\add_instance|RF|registers[2][2]~combout\ & 
-- ( ((\add_instance|RF|Decoder0~2_combout\ & \add_instance|cls|Mux13~0_combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datad => \add_instance|cls|ALT_INV_Mux13~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][2]~combout\,
	combout => \add_instance|RF|registers[2][2]~combout\);

-- Location: LABCELL_X75_Y38_N48
\add_instance|RF|registers[1][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][2]~combout\ = ( !\input_vector[1]~input_o\ & ( \add_instance|RF|registers[1][2]~combout\ & ( (!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux13~0_combout\) ) ) ) # ( !\input_vector[1]~input_o\ & ( 
-- !\add_instance|RF|registers[1][2]~combout\ & ( (\add_instance|RF|Decoder0~1_combout\ & \add_instance|cls|Mux13~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000010101111101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datac => \add_instance|cls|ALT_INV_Mux13~0_combout\,
	datae => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[1][2]~combout\,
	combout => \add_instance|RF|registers[1][2]~combout\);

-- Location: MLABCELL_X72_Y40_N18
\add_instance|RR_EXE_pipe|D2_reg|Dout~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~40_combout\ = ( \add_instance|RF|registers[1][2]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[3][2]~combout\) ) ) ) # ( 
-- !\add_instance|RF|registers[1][2]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & \add_instance|RF|registers[3][2]~combout\) ) ) ) # ( \add_instance|RF|registers[1][2]~combout\ & ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][2]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[2][2]~combout\))) ) ) ) # ( 
-- !\add_instance|RF|registers[1][2]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][2]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[2][2]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][2]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[2][2]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RF|ALT_INV_registers[3][2]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[1][2]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~40_combout\);

-- Location: LABCELL_X74_Y38_N45
\add_instance|RR_EXE_pipe|D2_reg|Dout~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~41_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout~40_combout\ & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # ((\add_instance|RR_EXE_pipe|D2_reg|Dout~39_combout\)))) # 
-- (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(2))))) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~40_combout\ & ( (!\add_instance|y\(2) & (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- ((\add_instance|RR_EXE_pipe|D2_reg|Dout~39_combout\)))) # (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_y\(2),
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(2),
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~39_combout\,
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~40_combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~41_combout\);

-- Location: FF_X74_Y36_N29
\add_instance|RR_EXE_pipe|D2_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~41_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(2));

-- Location: LABCELL_X74_Y36_N6
\add_instance|Prio_mux_2|output[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[2]~13_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(2) & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(2) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(2) & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(2) & ( 
-- (!\add_instance|Prio_mux_2|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~1_combout\)) # (\add_instance|Addr_cmp_3|Equal0~0_combout\))) # (\add_instance|Prio_mux_2|Equal0~0_combout\ & (\add_instance|Addr_cmp_4|Equal0~0_combout\ & 
-- ((!\add_instance|Prio_mux_2|Equal0~1_combout\) # (\add_instance|Addr_cmp_3|Equal0~0_combout\)))) ) ) ) # ( \add_instance|p_mem_wb|D3_reg|Dout\(2) & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(2) & ( (!\add_instance|Prio_mux_2|Equal0~0_combout\ & 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Prio_mux_2|Equal0~0_combout\ & ((!\add_instance|Addr_cmp_4|Equal0~0_combout\) # ((!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- \add_instance|Prio_mux_2|Equal0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111010000110010100010111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datad => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(2),
	combout => \add_instance|Prio_mux_2|output[2]~13_combout\);

-- Location: LABCELL_X74_Y34_N9
\add_instance|main_alu|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~13_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux12~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[3]~12_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~10\ ))
-- \add_instance|main_alu|Add0~14\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux12~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[3]~12_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	cin => \add_instance|main_alu|Add0~10\,
	sumout => \add_instance|main_alu|Add0~13_sumout\,
	cout => \add_instance|main_alu|Add0~14\);

-- Location: LABCELL_X74_Y35_N57
\add_instance|main_alu|carryL~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carryL~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux13~0_combout\ & ( ((\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ & \add_instance|Alu_Oprd_sel1|Mux31~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux30~0_combout\) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux13~0_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ & (\add_instance|Alu_Oprd_sel1|Mux31~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux30~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~2_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux31~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux30~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\,
	combout => \add_instance|main_alu|carryL~0_combout\);

-- Location: LABCELL_X73_Y34_N9
\add_instance|main_alu|adl_temp[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(3) = ( \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ( \add_instance|main_alu|carryL~0_combout\ ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( 
-- \add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ( !\add_instance|main_alu|carryL~0_combout\ ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ( !\add_instance|main_alu|carryL~0_combout\ ) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ( \add_instance|main_alu|carryL~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_carryL~0_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(3));

-- Location: LABCELL_X73_Y34_N12
\add_instance|main_alu|dest[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[3]~3_combout\ = ( \add_instance|main_alu|Add0~13_sumout\ & ( \add_instance|main_alu|adl_temp\(3) & ( ((!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|Add0~13_sumout\ & ( 
-- \add_instance|main_alu|adl_temp\(3) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( \add_instance|main_alu|Add0~13_sumout\ & ( 
-- !\add_instance|main_alu|adl_temp\(3) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( !\add_instance|main_alu|Add0~13_sumout\ & ( 
-- !\add_instance|main_alu|adl_temp\(3) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010100000110011101110010010011011101100011101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux28~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_Add0~13_sumout\,
	dataf => \add_instance|main_alu|ALT_INV_adl_temp\(3),
	combout => \add_instance|main_alu|dest[3]~3_combout\);

-- Location: LABCELL_X77_Y37_N24
\add_instance|main_alu|dest[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(3) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest[3]~3_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest\(3),
	datad => \add_instance|main_alu|ALT_INV_dest[3]~3_combout\,
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest\(3));

-- Location: FF_X70_Y38_N53
\add_instance|EXE_MEM_pipe|D3_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[3]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(3),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(3));

-- Location: FF_X65_Y37_N53
\add_instance|EXE_MEM_pipe|D1_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(3),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(3));

-- Location: MLABCELL_X65_Y37_N48
\add_instance|mi|Mem_in[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(3) = ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(3) & ( (\add_instance|mi|Mem_in\(3)) # (\add_instance|mi|Mux33~1_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|D1_reg|Dout\(3) & ( (!\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|mi|Mem_in\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_in\(3),
	dataf => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(3),
	combout => \add_instance|mi|Mem_in\(3));

-- Location: FF_X70_Y37_N7
\add_instance|data_mem1|ram_block[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][3]~q\);

-- Location: FF_X67_Y37_N47
\add_instance|data_mem1|ram_block[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][3]~q\);

-- Location: FF_X71_Y37_N5
\add_instance|data_mem1|ram_block[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][3]~q\);

-- Location: FF_X70_Y36_N52
\add_instance|data_mem1|ram_block[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][3]~q\);

-- Location: LABCELL_X67_Y37_N15
\add_instance|mi|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~7_combout\ = ( \add_instance|data_mem1|ram_block[8][3]~q\ & ( \add_instance|data_mem1|ram_block[9][3]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][3]~q\)) # 
-- (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][3]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][3]~q\ & ( \add_instance|data_mem1|ram_block[9][3]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & 
-- (((\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][3]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][3]~q\))))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[8][3]~q\ & ( !\add_instance|data_mem1|ram_block[9][3]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (((!\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[10][3]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][3]~q\))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][3]~q\ & ( !\add_instance|data_mem1|ram_block[9][3]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][3]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[10][3]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[11][3]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[8][3]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[9][3]~q\,
	combout => \add_instance|mi|Mux20~7_combout\);

-- Location: FF_X66_Y37_N26
\add_instance|data_mem1|ram_block[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][3]~q\);

-- Location: MLABCELL_X65_Y36_N51
\add_instance|data_mem1|ram_block[3][3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[3][3]~11_combout\ = ( !\add_instance|mi|Mem_in\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[3][3]~11_combout\);

-- Location: FF_X65_Y36_N52
\add_instance|data_mem1|ram_block[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[3][3]~11_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][3]~q\);

-- Location: FF_X66_Y37_N17
\add_instance|data_mem1|ram_block[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][3]~q\);

-- Location: LABCELL_X68_Y36_N30
\add_instance|data_mem1|ram_block[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[1][3]~feeder_combout\ = ( \add_instance|mi|Mem_in\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[1][3]~feeder_combout\);

-- Location: FF_X68_Y36_N31
\add_instance|data_mem1|ram_block[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[1][3]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][3]~q\);

-- Location: LABCELL_X66_Y37_N30
\add_instance|mi|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~5_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[1][3]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[2][3]~q\)) # (\add_instance|mi|Mem_addr\(0) & 
-- ((!\add_instance|data_mem1|ram_block[3][3]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[1][3]~q\ & ( (\add_instance|data_mem1|ram_block[0][3]~q\) # (\add_instance|mi|Mem_addr\(0)) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[1][3]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[2][3]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|data_mem1|ram_block[3][3]~q\))) ) ) ) # ( 
-- !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[1][3]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & \add_instance|data_mem1|ram_block[0][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010111000101110000001111111111110101110001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[2][3]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[3][3]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[0][3]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[1][3]~q\,
	combout => \add_instance|mi|Mux20~5_combout\);

-- Location: LABCELL_X63_Y36_N45
\add_instance|data_mem1|ram_block[13][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][3]~feeder_combout\ = ( \add_instance|mi|Mem_in\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[13][3]~feeder_combout\);

-- Location: FF_X63_Y36_N46
\add_instance|data_mem1|ram_block[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][3]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][3]~q\);

-- Location: FF_X68_Y36_N44
\add_instance|data_mem1|ram_block[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][3]~q\);

-- Location: LABCELL_X63_Y36_N27
\add_instance|data_mem1|ram_block[14][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][3]~feeder_combout\ = ( \add_instance|mi|Mem_in\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[14][3]~feeder_combout\);

-- Location: FF_X63_Y36_N28
\add_instance|data_mem1|ram_block[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][3]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][3]~q\);

-- Location: FF_X68_Y34_N34
\add_instance|data_mem1|ram_block[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][3]~q\);

-- Location: LABCELL_X68_Y36_N45
\add_instance|mi|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~8_combout\ = ( \add_instance|data_mem1|ram_block[12][3]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][3]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[15][3]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[12][3]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][3]~q\))) # (\add_instance|mi|Mem_addr\(0) 
-- & (\add_instance|data_mem1|ram_block[15][3]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[12][3]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[13][3]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[12][3]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (\add_instance|mi|Mem_addr\(0) & \add_instance|data_mem1|ram_block[13][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[13][3]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[15][3]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[14][3]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[12][3]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux20~8_combout\);

-- Location: FF_X66_Y35_N5
\add_instance|data_mem1|ram_block[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][3]~q\);

-- Location: MLABCELL_X65_Y35_N3
\add_instance|data_mem1|ram_block[5][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][3]~feeder_combout\ = ( \add_instance|mi|Mem_in\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[5][3]~feeder_combout\);

-- Location: FF_X65_Y35_N4
\add_instance|data_mem1|ram_block[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][3]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][3]~q\);

-- Location: FF_X66_Y35_N37
\add_instance|data_mem1|ram_block[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][3]~q\);

-- Location: FF_X66_Y35_N20
\add_instance|data_mem1|ram_block[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][3]~q\);

-- Location: LABCELL_X66_Y35_N21
\add_instance|mi|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][3]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[5][3]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][3]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[6][3]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[5][3]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[4][3]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[7][3]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux20~6_combout\);

-- Location: LABCELL_X67_Y37_N21
\add_instance|mi|Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~9_combout\ = ( \add_instance|mi|Mux20~8_combout\ & ( \add_instance|mi|Mux20~6_combout\ & ( ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux20~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|mi|Mux20~7_combout\))) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mux20~8_combout\ & ( \add_instance|mi|Mux20~6_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux20~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux20~7_combout\)))) # (\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( \add_instance|mi|Mux20~8_combout\ & ( 
-- !\add_instance|mi|Mux20~6_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux20~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux20~7_combout\)))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( !\add_instance|mi|Mux20~8_combout\ & ( !\add_instance|mi|Mux20~6_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux20~5_combout\))) # 
-- (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux20~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux20~7_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mux20~5_combout\,
	datae => \add_instance|mi|ALT_INV_Mux20~8_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux20~6_combout\,
	combout => \add_instance|mi|Mux20~9_combout\);

-- Location: FF_X65_Y39_N32
\add_instance|data_mem1|ram_block[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][3]~q\);

-- Location: FF_X63_Y37_N7
\add_instance|data_mem1|ram_block[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][3]~q\);

-- Location: FF_X65_Y37_N56
\add_instance|data_mem1|ram_block[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][3]~q\);

-- Location: MLABCELL_X65_Y39_N3
\add_instance|data_mem1|ram_block[22][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][3]~feeder_combout\ = \add_instance|mi|Mem_in\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[22][3]~feeder_combout\);

-- Location: FF_X65_Y39_N5
\add_instance|data_mem1|ram_block[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][3]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][3]~q\);

-- Location: MLABCELL_X65_Y37_N57
\add_instance|mi|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~2_combout\ = ( \add_instance|data_mem1|ram_block[22][3]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][3]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[30][3]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[22][3]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][3]~q\)) # (\add_instance|mi|Mem_addr\(2) 
-- & ((\add_instance|data_mem1|ram_block[30][3]~q\))) ) ) ) # ( \add_instance|data_mem1|ram_block[22][3]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[18][3]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[22][3]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|data_mem1|ram_block[18][3]~q\ & !\add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[18][3]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[26][3]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[30][3]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[22][3]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux20~2_combout\);

-- Location: LABCELL_X68_Y39_N27
\add_instance|data_mem1|ram_block[25][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[25][3]~feeder_combout\ = \add_instance|mi|Mem_in\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[25][3]~feeder_combout\);

-- Location: FF_X68_Y39_N28
\add_instance|data_mem1|ram_block[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[25][3]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][3]~q\);

-- Location: FF_X65_Y37_N44
\add_instance|data_mem1|ram_block[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][3]~q\);

-- Location: FF_X63_Y37_N56
\add_instance|data_mem1|ram_block[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][3]~q\);

-- Location: FF_X64_Y38_N28
\add_instance|data_mem1|ram_block[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][3]~q\);

-- Location: MLABCELL_X65_Y37_N45
\add_instance|mi|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~1_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[29][3]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[25][3]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[21][3]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[25][3]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[29][3]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[21][3]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[17][3]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux20~1_combout\);

-- Location: LABCELL_X64_Y39_N24
\add_instance|data_mem1|ram_block[24][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[24][3]~feeder_combout\ = \add_instance|mi|Mem_in\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[24][3]~feeder_combout\);

-- Location: FF_X64_Y39_N26
\add_instance|data_mem1|ram_block[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[24][3]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][3]~q\);

-- Location: FF_X64_Y39_N8
\add_instance|data_mem1|ram_block[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][3]~q\);

-- Location: FF_X63_Y39_N20
\add_instance|data_mem1|ram_block[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][3]~q\);

-- Location: LABCELL_X64_Y39_N18
\add_instance|data_mem1|ram_block[20][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[20][3]~feeder_combout\ = \add_instance|mi|Mem_in\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(3),
	combout => \add_instance|data_mem1|ram_block[20][3]~feeder_combout\);

-- Location: FF_X64_Y39_N20
\add_instance|data_mem1|ram_block[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[20][3]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][3]~q\);

-- Location: LABCELL_X64_Y39_N9
\add_instance|mi|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][3]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][3]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][3]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[24][3]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[28][3]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[16][3]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[20][3]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux20~0_combout\);

-- Location: FF_X66_Y40_N53
\add_instance|data_mem1|ram_block[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][3]~q\);

-- Location: FF_X66_Y40_N47
\add_instance|data_mem1|ram_block[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][3]~q\);

-- Location: FF_X66_Y40_N7
\add_instance|data_mem1|ram_block[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][3]~q\);

-- Location: FF_X66_Y39_N13
\add_instance|data_mem1|ram_block[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(3),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][3]~q\);

-- Location: LABCELL_X66_Y40_N9
\add_instance|mi|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~3_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][3]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][3]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[31][3]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][3]~q\ & ( (\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[19][3]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][3]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][3]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[31][3]~q\))) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][3]~q\ & ( (\add_instance|data_mem1|ram_block[19][3]~q\ & !\add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[27][3]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[19][3]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[31][3]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[23][3]~q\,
	combout => \add_instance|mi|Mux20~3_combout\);

-- Location: LABCELL_X66_Y37_N9
\add_instance|mi|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~4_combout\ = ( \add_instance|mi|Mux20~0_combout\ & ( \add_instance|mi|Mux20~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|mi|Mux20~2_combout\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux20~1_combout\) # (\add_instance|mi|Mem_addr\(1))))) ) ) ) # ( !\add_instance|mi|Mux20~0_combout\ & ( \add_instance|mi|Mux20~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux20~2_combout\ & (\add_instance|mi|Mem_addr\(1)))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux20~1_combout\) # (\add_instance|mi|Mem_addr\(1))))) ) ) ) # ( \add_instance|mi|Mux20~0_combout\ & ( 
-- !\add_instance|mi|Mux20~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|mi|Mux20~2_combout\))) # (\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1) & 
-- \add_instance|mi|Mux20~1_combout\)))) ) ) ) # ( !\add_instance|mi|Mux20~0_combout\ & ( !\add_instance|mi|Mux20~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux20~2_combout\ & (\add_instance|mi|Mem_addr\(1)))) # 
-- (\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1) & \add_instance|mi|Mux20~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux20~2_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mux20~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mux20~0_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux20~3_combout\,
	combout => \add_instance|mi|Mux20~4_combout\);

-- Location: LABCELL_X67_Y37_N3
\add_instance|mi|Mux20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux20~10_combout\ = ( \add_instance|mi|Mux20~4_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(3))))) # (\add_instance|mi|Mux33~0_combout\ & (((\add_instance|mi|Mux20~9_combout\)) # 
-- (\add_instance|mi|Mem_addr\(4)))) ) ) # ( !\add_instance|mi|Mux20~4_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(3))))) # (\add_instance|mi|Mux33~0_combout\ & (!\add_instance|mi|Mem_addr\(4) & 
-- ((\add_instance|mi|Mux20~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datac => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(3),
	datad => \add_instance|mi|ALT_INV_Mux20~9_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux20~4_combout\,
	combout => \add_instance|mi|Mux20~10_combout\);

-- Location: LABCELL_X67_Y37_N0
\add_instance|mi|WB_d3[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(3) = ( \add_instance|mi|Mux20~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(3)) ) ) # ( !\add_instance|mi|Mux20~10_combout\ & ( (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|WB_d3\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_WB_d3\(3),
	dataf => \add_instance|mi|ALT_INV_Mux20~10_combout\,
	combout => \add_instance|mi|WB_d3\(3));

-- Location: FF_X67_Y37_N2
\add_instance|p_mem_wb|D3_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(3),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(3));

-- Location: LABCELL_X73_Y36_N30
\add_instance|RF|registers[6][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][3]~combout\ = ( \add_instance|RF|registers[6][3]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux12~0_combout\))) ) ) # ( !\add_instance|RF|registers[6][3]~combout\ 
-- & ( (\add_instance|RF|Decoder0~7_combout\ & (\add_instance|cls|Mux12~0_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datac => \add_instance|cls|ALT_INV_Mux12~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[6][3]~combout\,
	combout => \add_instance|RF|registers[6][3]~combout\);

-- Location: LABCELL_X73_Y39_N24
\add_instance|RF|registers[7][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][3]~combout\ = ( \add_instance|cls|Mux12~0_combout\ & ( \add_instance|RF|registers[7][3]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux12~0_combout\ & ( \add_instance|RF|registers[7][3]~combout\ & ( 
-- (!\add_instance|RF|Decoder0~4_combout\ & !\input_vector[1]~input_o\) ) ) ) # ( \add_instance|cls|Mux12~0_combout\ & ( !\add_instance|RF|registers[7][3]~combout\ & ( (\add_instance|RF|Decoder0~4_combout\ & !\input_vector[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000011001100000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|cls|ALT_INV_Mux12~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][3]~combout\,
	combout => \add_instance|RF|registers[7][3]~combout\);

-- Location: LABCELL_X73_Y36_N21
\add_instance|RF|registers[4][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][3]~combout\ = ( \add_instance|RF|Decoder0~5_combout\ & ( (\add_instance|cls|Mux12~0_combout\ & !\input_vector[1]~input_o\) ) ) # ( !\add_instance|RF|Decoder0~5_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|RF|registers[4][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux12~0_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_registers[4][3]~combout\,
	dataf => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	combout => \add_instance|RF|registers[4][3]~combout\);

-- Location: LABCELL_X71_Y37_N42
\add_instance|RF|registers[5][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][3]~combout\ = ( \add_instance|RF|registers[5][3]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux12~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][3]~combout\ 
-- & ( (\add_instance|cls|Mux12~0_combout\ & (\add_instance|RF|Decoder0~6_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011010000110100001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux12~0_combout\,
	datab => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[5][3]~combout\,
	combout => \add_instance|RF|registers[5][3]~combout\);

-- Location: LABCELL_X70_Y37_N42
\add_instance|RR_EXE_pipe|D2_reg|Dout~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~36_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[5][3]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[6][3]~combout\)) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((\add_instance|RF|registers[7][3]~combout\))) ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[5][3]~combout\ & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) # 
-- (\add_instance|RF|registers[4][3]~combout\) ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( !\add_instance|RF|registers[5][3]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[6][3]~combout\)) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((\add_instance|RF|registers[7][3]~combout\))) ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( !\add_instance|RF|registers[5][3]~combout\ & ( (\add_instance|RF|registers[4][3]~combout\ & 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[6][3]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[7][3]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[4][3]~combout\,
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|RF|ALT_INV_registers[5][3]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~36_combout\);

-- Location: LABCELL_X74_Y38_N15
\add_instance|RF|registers[1][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][3]~combout\ = ( \add_instance|RF|registers[1][3]~combout\ & ( (!\add_instance|RF|Decoder0~1_combout\) # ((\add_instance|cls|Mux12~0_combout\) # (\input_vector[1]~input_o\)) ) ) # ( !\add_instance|RF|registers[1][3]~combout\ & 
-- ( ((\add_instance|RF|Decoder0~1_combout\ & \add_instance|cls|Mux12~0_combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|cls|ALT_INV_Mux12~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][3]~combout\,
	combout => \add_instance|RF|registers[1][3]~combout\);

-- Location: LABCELL_X74_Y38_N30
\add_instance|RF|registers[2][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][3]~combout\ = ( \add_instance|RF|registers[2][3]~combout\ & ( ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux12~0_combout\)) # (\input_vector[1]~input_o\) ) ) # ( !\add_instance|RF|registers[2][3]~combout\ & 
-- ( ((\add_instance|RF|Decoder0~2_combout\ & \add_instance|cls|Mux12~0_combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datad => \add_instance|cls|ALT_INV_Mux12~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][3]~combout\,
	combout => \add_instance|RF|registers[2][3]~combout\);

-- Location: LABCELL_X74_Y40_N18
\add_instance|RR_EXE_pipe|D2_reg|Dout~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~37_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[3][3]~combout\ ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[2][3]~combout\ ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[1][3]~combout\ ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[0][3]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[3][3]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[0][3]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[1][3]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[2][3]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~37_combout\);

-- Location: LABCELL_X71_Y37_N57
\add_instance|RR_EXE_pipe|D2_reg|Dout~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~38_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout~37_combout\ & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # ((\add_instance|RR_EXE_pipe|D2_reg|Dout~36_combout\)))) # 
-- (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(3))))) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~37_combout\ & ( (!\add_instance|y\(2) & (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- ((\add_instance|RR_EXE_pipe|D2_reg|Dout~36_combout\)))) # (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_y\(2),
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(3),
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~36_combout\,
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~37_combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~38_combout\);

-- Location: FF_X73_Y36_N50
\add_instance|RR_EXE_pipe|D2_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~38_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(3));

-- Location: LABCELL_X73_Y36_N51
\add_instance|Prio_mux_2|output[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[3]~12_combout\ = ( \add_instance|Addr_cmp_4|Equal0~0_combout\ & ( \add_instance|Addr_cmp_3|Equal0~0_combout\ & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(3) ) ) ) # ( !\add_instance|Addr_cmp_4|Equal0~0_combout\ & ( 
-- \add_instance|Addr_cmp_3|Equal0~0_combout\ & ( (!\add_instance|Prio_mux_2|Equal0~0_combout\ & (\add_instance|RR_EXE_pipe|D2_reg|Dout\(3))) # (\add_instance|Prio_mux_2|Equal0~0_combout\ & ((\add_instance|p_mem_wb|D3_reg|Dout\(3)))) ) ) ) # ( 
-- \add_instance|Addr_cmp_4|Equal0~0_combout\ & ( !\add_instance|Addr_cmp_3|Equal0~0_combout\ & ( (!\add_instance|Prio_mux_2|Equal0~1_combout\ & (\add_instance|RR_EXE_pipe|D2_reg|Dout\(3))) # (\add_instance|Prio_mux_2|Equal0~1_combout\ & 
-- ((\add_instance|p_mem_wb|D3_reg|Dout\(3)))) ) ) ) # ( !\add_instance|Addr_cmp_4|Equal0~0_combout\ & ( !\add_instance|Addr_cmp_3|Equal0~0_combout\ & ( (!\add_instance|Prio_mux_2|Equal0~0_combout\ & ((!\add_instance|Prio_mux_2|Equal0~1_combout\ & 
-- (\add_instance|RR_EXE_pipe|D2_reg|Dout\(3))) # (\add_instance|Prio_mux_2|Equal0~1_combout\ & ((\add_instance|p_mem_wb|D3_reg|Dout\(3)))))) # (\add_instance|Prio_mux_2|Equal0~0_combout\ & (((\add_instance|p_mem_wb|D3_reg|Dout\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111111010100000101111101000100011101110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(3),
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(3),
	datae => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	combout => \add_instance|Prio_mux_2|output[3]~12_combout\);

-- Location: LABCELL_X74_Y35_N54
\add_instance|Alu_Oprd_sel1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux28~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ( \add_instance|Prio_mux_2|output[3]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux28~0_combout\);

-- Location: FF_X84_Y36_N26
\add_instance|IF_ID_pipe|pc_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|pc_IF[4]~4_combout\,
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(4));

-- Location: FF_X80_Y35_N2
\add_instance|ID_RR_pipe|pc_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(4),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(4));

-- Location: FF_X74_Y35_N14
\add_instance|RR_EXE_pipe|pc_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(4),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(4));

-- Location: FF_X66_Y36_N41
\add_instance|EXE_MEM_pipe|D1_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(4),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(4));

-- Location: LABCELL_X66_Y36_N45
\add_instance|mi|Mem_in[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(4) = ( \add_instance|mi|Mem_in\(4) & ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(4) ) ) # ( !\add_instance|mi|Mem_in\(4) & ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(4) & ( \add_instance|mi|Mux33~1_combout\ ) ) ) # ( 
-- \add_instance|mi|Mem_in\(4) & ( !\add_instance|EXE_MEM_pipe|D1_reg|Dout\(4) & ( !\add_instance|mi|Mux33~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_in\(4),
	dataf => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(4),
	combout => \add_instance|mi|Mem_in\(4));

-- Location: FF_X70_Y36_N35
\add_instance|data_mem1|ram_block[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][4]~q\);

-- Location: LABCELL_X70_Y36_N18
\add_instance|data_mem1|ram_block[9][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[9][4]~feeder_combout\ = \add_instance|mi|Mem_in\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[9][4]~feeder_combout\);

-- Location: FF_X70_Y36_N19
\add_instance|data_mem1|ram_block[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[9][4]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][4]~q\);

-- Location: FF_X70_Y36_N8
\add_instance|data_mem1|ram_block[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][4]~q\);

-- Location: FF_X71_Y36_N23
\add_instance|data_mem1|ram_block[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][4]~q\);

-- Location: LABCELL_X70_Y36_N9
\add_instance|mi|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~7_combout\ = ( \add_instance|data_mem1|ram_block[8][4]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[9][4]~q\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|data_mem1|ram_block[11][4]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][4]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[9][4]~q\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|data_mem1|ram_block[11][4]~q\))) ) ) ) # ( \add_instance|data_mem1|ram_block[8][4]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[10][4]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[8][4]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|data_mem1|ram_block[10][4]~q\ & \add_instance|mi|Mem_addr\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[10][4]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[9][4]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[11][4]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[8][4]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux21~7_combout\);

-- Location: FF_X66_Y37_N53
\add_instance|data_mem1|ram_block[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][4]~q\);

-- Location: FF_X68_Y36_N10
\add_instance|data_mem1|ram_block[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][4]~q\);

-- Location: MLABCELL_X65_Y36_N36
\add_instance|data_mem1|ram_block[3][4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[3][4]~12_combout\ = ( !\add_instance|mi|Mem_in\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[3][4]~12_combout\);

-- Location: FF_X65_Y36_N37
\add_instance|data_mem1|ram_block[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[3][4]~12_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][4]~q\);

-- Location: FF_X65_Y36_N2
\add_instance|data_mem1|ram_block[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][4]~q\);

-- Location: MLABCELL_X65_Y36_N3
\add_instance|mi|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~5_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|data_mem1|ram_block[3][4]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[1][4]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[2][4]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[0][4]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[1][4]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[3][4]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[2][4]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux21~5_combout\);

-- Location: FF_X66_Y35_N1
\add_instance|data_mem1|ram_block[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][4]~q\);

-- Location: FF_X66_Y35_N32
\add_instance|data_mem1|ram_block[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][4]~q\);

-- Location: FF_X66_Y35_N28
\add_instance|data_mem1|ram_block[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][4]~q\);

-- Location: FF_X65_Y35_N7
\add_instance|data_mem1|ram_block[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][4]~q\);

-- Location: LABCELL_X66_Y35_N33
\add_instance|mi|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][4]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[5][4]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][4]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[6][4]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[7][4]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[4][4]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[5][4]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux21~6_combout\);

-- Location: LABCELL_X63_Y38_N51
\add_instance|data_mem1|ram_block[15][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[15][4]~feeder_combout\ = ( \add_instance|mi|Mem_in\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[15][4]~feeder_combout\);

-- Location: FF_X63_Y38_N53
\add_instance|data_mem1|ram_block[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[15][4]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][4]~q\);

-- Location: LABCELL_X63_Y38_N6
\add_instance|data_mem1|ram_block[14][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][4]~feeder_combout\ = ( \add_instance|mi|Mem_in\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[14][4]~feeder_combout\);

-- Location: FF_X63_Y38_N8
\add_instance|data_mem1|ram_block[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][4]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][4]~q\);

-- Location: FF_X63_Y36_N50
\add_instance|data_mem1|ram_block[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][4]~q\);

-- Location: FF_X63_Y36_N20
\add_instance|data_mem1|ram_block[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][4]~q\);

-- Location: LABCELL_X63_Y38_N57
\add_instance|mi|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~8_combout\ = ( \add_instance|data_mem1|ram_block[13][4]~q\ & ( \add_instance|data_mem1|ram_block[12][4]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][4]~q\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][4]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[13][4]~q\ & ( \add_instance|data_mem1|ram_block[12][4]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & 
-- (((!\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][4]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][4]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[13][4]~q\ & ( !\add_instance|data_mem1|ram_block[12][4]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[14][4]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][4]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[13][4]~q\ & ( !\add_instance|data_mem1|ram_block[12][4]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][4]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[15][4]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[14][4]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[13][4]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[12][4]~q\,
	combout => \add_instance|mi|Mux21~8_combout\);

-- Location: LABCELL_X66_Y36_N30
\add_instance|mi|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~9_combout\ = ( \add_instance|mi|Mux21~6_combout\ & ( \add_instance|mi|Mux21~8_combout\ & ( ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux21~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|mi|Mux21~7_combout\))) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mux21~6_combout\ & ( \add_instance|mi|Mux21~8_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux21~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux21~7_combout\)))) # (\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( \add_instance|mi|Mux21~6_combout\ & ( 
-- !\add_instance|mi|Mux21~8_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux21~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux21~7_combout\)))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((!\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( !\add_instance|mi|Mux21~6_combout\ & ( !\add_instance|mi|Mux21~8_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux21~5_combout\))) # 
-- (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux21~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux21~7_combout\,
	datab => \add_instance|mi|ALT_INV_Mux21~5_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mux21~6_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux21~8_combout\,
	combout => \add_instance|mi|Mux21~9_combout\);

-- Location: FF_X66_Y36_N8
\add_instance|data_mem1|ram_block[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][4]~q\);

-- Location: FF_X66_Y36_N35
\add_instance|data_mem1|ram_block[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][4]~q\);

-- Location: FF_X64_Y38_N37
\add_instance|data_mem1|ram_block[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][4]~q\);

-- Location: LABCELL_X63_Y38_N30
\add_instance|data_mem1|ram_block[21][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[21][4]~feeder_combout\ = ( \add_instance|mi|Mem_in\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[21][4]~feeder_combout\);

-- Location: FF_X63_Y38_N31
\add_instance|data_mem1|ram_block[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[21][4]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][4]~q\);

-- Location: LABCELL_X66_Y36_N36
\add_instance|mi|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~1_combout\ = ( \add_instance|data_mem1|ram_block[21][4]~q\ & ( \add_instance|mi|Mem_addr\(2) & ( (!\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[29][4]~q\) ) ) ) # ( !\add_instance|data_mem1|ram_block[21][4]~q\ 
-- & ( \add_instance|mi|Mem_addr\(2) & ( (\add_instance|mi|Mem_addr\(3) & \add_instance|data_mem1|ram_block[29][4]~q\) ) ) ) # ( \add_instance|data_mem1|ram_block[21][4]~q\ & ( !\add_instance|mi|Mem_addr\(2) & ( (!\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[17][4]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[25][4]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[21][4]~q\ & ( !\add_instance|mi|Mem_addr\(2) & ( 
-- (!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[17][4]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[25][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[29][4]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[17][4]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[25][4]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[21][4]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(2),
	combout => \add_instance|mi|Mux21~1_combout\);

-- Location: FF_X66_Y39_N50
\add_instance|data_mem1|ram_block[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][4]~q\);

-- Location: LABCELL_X67_Y40_N57
\add_instance|data_mem1|ram_block[27][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[27][4]~feeder_combout\ = ( \add_instance|mi|Mem_in\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[27][4]~feeder_combout\);

-- Location: FF_X67_Y40_N58
\add_instance|data_mem1|ram_block[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[27][4]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][4]~q\);

-- Location: LABCELL_X66_Y39_N18
\add_instance|data_mem1|ram_block[23][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[23][4]~feeder_combout\ = ( \add_instance|mi|Mem_in\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[23][4]~feeder_combout\);

-- Location: FF_X66_Y39_N20
\add_instance|data_mem1|ram_block[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[23][4]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][4]~q\);

-- Location: FF_X67_Y38_N34
\add_instance|data_mem1|ram_block[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][4]~q\);

-- Location: LABCELL_X66_Y39_N51
\add_instance|mi|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~3_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[19][4]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[27][4]~q\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[31][4]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[19][4]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[23][4]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[19][4]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[27][4]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[31][4]~q\)) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[19][4]~q\ & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[23][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[31][4]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[27][4]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[23][4]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[19][4]~q\,
	combout => \add_instance|mi|Mux21~3_combout\);

-- Location: FF_X64_Y40_N56
\add_instance|data_mem1|ram_block[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][4]~q\);

-- Location: MLABCELL_X65_Y40_N51
\add_instance|data_mem1|ram_block[24][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[24][4]~feeder_combout\ = ( \add_instance|mi|Mem_in\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[24][4]~feeder_combout\);

-- Location: FF_X65_Y40_N52
\add_instance|data_mem1|ram_block[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[24][4]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][4]~q\);

-- Location: FF_X64_Y40_N8
\add_instance|data_mem1|ram_block[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][4]~q\);

-- Location: MLABCELL_X65_Y40_N33
\add_instance|data_mem1|ram_block[20][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[20][4]~feeder_combout\ = ( \add_instance|mi|Mem_in\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(4),
	combout => \add_instance|data_mem1|ram_block[20][4]~feeder_combout\);

-- Location: FF_X65_Y40_N34
\add_instance|data_mem1|ram_block[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[20][4]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][4]~q\);

-- Location: LABCELL_X64_Y40_N0
\add_instance|mi|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~0_combout\ = ( \add_instance|data_mem1|ram_block[20][4]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[24][4]~q\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[28][4]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[20][4]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[24][4]~q\))) # (\add_instance|mi|Mem_addr\(2) 
-- & (\add_instance|data_mem1|ram_block[28][4]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[20][4]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|data_mem1|ram_block[16][4]~q\) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[20][4]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[16][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[28][4]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[24][4]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[16][4]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[20][4]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux21~0_combout\);

-- Location: FF_X66_Y39_N56
\add_instance|data_mem1|ram_block[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][4]~q\);

-- Location: FF_X65_Y39_N1
\add_instance|data_mem1|ram_block[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][4]~q\);

-- Location: FF_X67_Y39_N17
\add_instance|data_mem1|ram_block[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][4]~q\);

-- Location: FF_X68_Y40_N46
\add_instance|data_mem1|ram_block[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(4),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][4]~q\);

-- Location: LABCELL_X66_Y39_N57
\add_instance|mi|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~2_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[26][4]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[30][4]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[26][4]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[18][4]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[22][4]~q\)) ) ) ) # ( \add_instance|mi|Mem_addr\(3) & 
-- ( !\add_instance|data_mem1|ram_block[26][4]~q\ & ( (\add_instance|data_mem1|ram_block[30][4]~q\ & \add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[26][4]~q\ & ( (!\add_instance|mi|Mem_addr\(2) 
-- & ((\add_instance|data_mem1|ram_block[18][4]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[22][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[30][4]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[22][4]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[18][4]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[26][4]~q\,
	combout => \add_instance|mi|Mux21~2_combout\);

-- Location: LABCELL_X66_Y36_N48
\add_instance|mi|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~4_combout\ = ( \add_instance|mi|Mux21~0_combout\ & ( \add_instance|mi|Mux21~2_combout\ & ( (!\add_instance|mi|Mem_addr\(0)) # ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux21~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|mi|Mux21~3_combout\)))) ) ) ) # ( !\add_instance|mi|Mux21~0_combout\ & ( \add_instance|mi|Mux21~2_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & 
-- ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux21~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux21~3_combout\))))) ) ) ) # ( \add_instance|mi|Mux21~0_combout\ & ( !\add_instance|mi|Mux21~2_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux21~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux21~3_combout\))))) 
-- ) ) ) # ( !\add_instance|mi|Mux21~0_combout\ & ( !\add_instance|mi|Mux21~2_combout\ & ( (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux21~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|mi|Mux21~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux21~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|mi|ALT_INV_Mux21~3_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mux21~0_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux21~2_combout\,
	combout => \add_instance|mi|Mux21~4_combout\);

-- Location: LABCELL_X66_Y36_N9
\add_instance|mi|Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux21~10_combout\ = ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(4) & ( \add_instance|mi|Mux21~4_combout\ & ( (!\add_instance|mi|Mux33~0_combout\) # ((\add_instance|mi|Mem_addr\(4)) # (\add_instance|mi|Mux21~9_combout\)) ) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(4) & ( \add_instance|mi|Mux21~4_combout\ & ( (\add_instance|mi|Mux33~0_combout\ & ((\add_instance|mi|Mem_addr\(4)) # (\add_instance|mi|Mux21~9_combout\))) ) ) ) # ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(4) & ( 
-- !\add_instance|mi|Mux21~4_combout\ & ( (!\add_instance|mi|Mux33~0_combout\) # ((\add_instance|mi|Mux21~9_combout\ & !\add_instance|mi|Mem_addr\(4))) ) ) ) # ( !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(4) & ( !\add_instance|mi|Mux21~4_combout\ & ( 
-- (\add_instance|mi|Mux33~0_combout\ & (\add_instance|mi|Mux21~9_combout\ & !\add_instance|mi|Mem_addr\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000101011111010101000000101010101011010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mux21~9_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datae => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(4),
	dataf => \add_instance|mi|ALT_INV_Mux21~4_combout\,
	combout => \add_instance|mi|Mux21~10_combout\);

-- Location: LABCELL_X66_Y36_N54
\add_instance|mi|WB_d3[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(4) = ( \add_instance|mi|Mux21~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(4)) ) ) # ( !\add_instance|mi|Mux21~10_combout\ & ( (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|WB_d3\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_WB_d3\(4),
	dataf => \add_instance|mi|ALT_INV_Mux21~10_combout\,
	combout => \add_instance|mi|WB_d3\(4));

-- Location: FF_X66_Y36_N56
\add_instance|p_mem_wb|D3_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(4),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(4));

-- Location: LABCELL_X75_Y39_N24
\add_instance|cls|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux11~0_combout\ = (\add_instance|p_mem_wb|D3_reg|Dout\(4) & !\add_instance|cls|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(4),
	datad => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux11~0_combout\);

-- Location: LABCELL_X74_Y39_N36
\add_instance|RF|registers[3][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][4]~combout\ = ( \add_instance|cls|Mux11~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[3][4]~combout\) # (\add_instance|RF|Decoder0~3_combout\))) ) ) # ( !\add_instance|cls|Mux11~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (!\add_instance|RF|Decoder0~3_combout\ & \add_instance|RF|registers[3][4]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datad => \add_instance|RF|ALT_INV_registers[3][4]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux11~0_combout\,
	combout => \add_instance|RF|registers[3][4]~combout\);

-- Location: LABCELL_X75_Y39_N27
\add_instance|RF|registers[0][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][4]~combout\ = ( \add_instance|cls|Mux11~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[0][4]~combout\) # (\add_instance|RF|Decoder0~0_combout\))) ) ) # ( !\add_instance|cls|Mux11~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (!\add_instance|RF|Decoder0~0_combout\ & \add_instance|RF|registers[0][4]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][4]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux11~0_combout\,
	combout => \add_instance|RF|registers[0][4]~combout\);

-- Location: LABCELL_X75_Y39_N36
\add_instance|RR_EXE_pipe|D1_reg|Dout~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~11_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(4) & ( ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[0][4]~combout\))) # (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & 
-- (\add_instance|RF|registers[3][4]~combout\))) # (\add_instance|x\(2)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(4) & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[0][4]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[3][4]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datab => \add_instance|RF|ALT_INV_registers[3][4]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[0][4]~combout\,
	datad => \add_instance|ALT_INV_x\(2),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(4),
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~11_combout\);

-- Location: FF_X75_Y39_N38
\add_instance|RR_EXE_pipe|D1_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~11_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(4));

-- Location: LABCELL_X74_Y37_N15
\add_instance|Prio_mux_1|output[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[4]~11_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(4) & ( (((!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & \add_instance|Prio_mux_1|Equal0~1_combout\)) # (\add_instance|RR_EXE_pipe|D1_reg|Dout\(4))) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(4) & ( (!\add_instance|Prio_mux_1|Equal0~0_combout\ & (\add_instance|RR_EXE_pipe|D1_reg|Dout\(4) & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # 
-- (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100000011000000010000111111101111110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datab => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	datac => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(4),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(4),
	combout => \add_instance|Prio_mux_1|output[4]~11_combout\);

-- Location: LABCELL_X74_Y35_N42
\add_instance|Alu_Oprd_sel1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ = ( \add_instance|Prio_mux_2|output[4]~11_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[4]~11_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15))) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(4)))) ) ) # ( !\add_instance|Prio_mux_2|output[4]~11_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[4]~11_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(4) & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101010001111110110101000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(4),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|Prio_mux_1|ALT_INV_output[4]~11_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux11~0_combout\);

-- Location: LABCELL_X73_Y34_N3
\add_instance|main_alu|adl_temp[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(4) = ( \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ $ (((\add_instance|Alu_Oprd_sel1|Mux12~0_combout\) # 
-- (\add_instance|main_alu|carryL~0_combout\))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ $ (((\add_instance|main_alu|carryL~0_combout\ & 
-- \add_instance|Alu_Oprd_sel1|Mux12~0_combout\))) ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ $ (((!\add_instance|main_alu|carryL~0_combout\ & 
-- !\add_instance|Alu_Oprd_sel1|Mux12~0_combout\))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ $ (((!\add_instance|main_alu|carryL~0_combout\) # 
-- (!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111100001111001100110011001100110000111100001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux28~0_combout\,
	datac => \add_instance|main_alu|ALT_INV_carryL~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(4));

-- Location: LABCELL_X74_Y35_N33
\add_instance|Alu_Oprd_sel1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux27~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ( \add_instance|Prio_mux_2|output[4]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux27~0_combout\);

-- Location: LABCELL_X74_Y34_N12
\add_instance|main_alu|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~17_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[4]~11_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~14\ ))
-- \add_instance|main_alu|Add0~18\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[4]~11_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	cin => \add_instance|main_alu|Add0~14\,
	sumout => \add_instance|main_alu|Add0~17_sumout\,
	cout => \add_instance|main_alu|Add0~18\);

-- Location: LABCELL_X73_Y34_N30
\add_instance|main_alu|dest[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[4]~4_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( \add_instance|main_alu|Add0~17_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\)))) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|main_alu|adl_temp\(4)))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( \add_instance|main_alu|Add0~17_sumout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_op\(0)) # ((!\add_instance|alu_oper_sel1|alu_op\(1) & ((\add_instance|Alu_Oprd_sel1|Mux27~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|main_alu|adl_temp\(4)))) ) ) ) # ( 
-- \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( !\add_instance|main_alu|Add0~17_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- (\add_instance|main_alu|adl_temp\(4) & (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( !\add_instance|main_alu|Add0~17_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(0) & 
-- (((!\add_instance|alu_oper_sel1|alu_op\(1))))) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((!\add_instance|alu_oper_sel1|alu_op\(1) & ((\add_instance|Alu_Oprd_sel1|Mux27~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- (\add_instance|main_alu|adl_temp\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000111110001111100010000000111001101111111011111110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_adl_temp\(4),
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_Add0~17_sumout\,
	combout => \add_instance|main_alu|dest[4]~4_combout\);

-- Location: LABCELL_X77_Y38_N39
\add_instance|main_alu|dest[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(4) = (!\add_instance|alu_oper_sel1|alu_en~combout\ & ((\add_instance|main_alu|dest\(4)))) # (\add_instance|alu_oper_sel1|alu_en~combout\ & (\add_instance|main_alu|dest[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_dest[4]~4_combout\,
	datac => \add_instance|main_alu|ALT_INV_dest\(4),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest\(4));

-- Location: FF_X70_Y38_N8
\add_instance|EXE_MEM_pipe|D3_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[4]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(4),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(4));

-- Location: LABCELL_X67_Y38_N9
\add_instance|mi|Mem_addr[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_addr\(4) = ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(4) & ( (\add_instance|mi|Mux33~0_combout\) # (\add_instance|mi|Mem_addr\(4)) ) ) # ( !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(4) & ( (\add_instance|mi|Mem_addr\(4) & 
-- !\add_instance|mi|Mux33~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(4),
	combout => \add_instance|mi|Mem_addr\(4));

-- Location: LABCELL_X67_Y38_N42
\add_instance|data_mem1|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|Decoder0~28_combout\ = ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(4) & (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|Mem_addr\(2)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|data_mem1|Decoder0~28_combout\);

-- Location: FF_X63_Y36_N17
\add_instance|data_mem1|ram_block[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][0]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][0]~q\);

-- Location: FF_X68_Y36_N14
\add_instance|data_mem1|ram_block[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][0]~q\);

-- Location: LABCELL_X63_Y36_N33
\add_instance|data_mem1|ram_block[14][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][0]~feeder_combout\ = ( \add_instance|mi|Mem_in\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[14][0]~feeder_combout\);

-- Location: FF_X63_Y36_N34
\add_instance|data_mem1|ram_block[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][0]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][0]~q\);

-- Location: LABCELL_X68_Y35_N12
\add_instance|data_mem1|ram_block[13][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][0]~4_combout\ = ( !\add_instance|mi|Mem_in\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[13][0]~4_combout\);

-- Location: FF_X68_Y35_N13
\add_instance|data_mem1|ram_block[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][0]~4_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][0]~q\);

-- Location: LABCELL_X68_Y36_N15
\add_instance|mi|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~8_combout\ = ( \add_instance|data_mem1|ram_block[13][0]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mem_addr\(1) & \add_instance|data_mem1|ram_block[15][0]~q\) ) ) ) # ( !\add_instance|data_mem1|ram_block[13][0]~q\ & 
-- ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[15][0]~q\) ) ) ) # ( \add_instance|data_mem1|ram_block[13][0]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|data_mem1|ram_block[12][0]~q\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[14][0]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[13][0]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[12][0]~q\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[14][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011111001111110011110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[12][0]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[15][0]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[14][0]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[13][0]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux17~8_combout\);

-- Location: FF_X68_Y36_N2
\add_instance|data_mem1|ram_block[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][0]~q\);

-- Location: LABCELL_X70_Y36_N12
\add_instance|data_mem1|ram_block[10][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][0]~feeder_combout\ = ( \add_instance|mi|Mem_in\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[10][0]~feeder_combout\);

-- Location: FF_X70_Y36_N13
\add_instance|data_mem1|ram_block[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][0]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][0]~q\);

-- Location: FF_X67_Y34_N55
\add_instance|data_mem1|ram_block[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][0]~q\);

-- Location: FF_X67_Y34_N19
\add_instance|data_mem1|ram_block[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][0]~q\);

-- Location: LABCELL_X68_Y36_N48
\add_instance|mi|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~7_combout\ = ( \add_instance|data_mem1|ram_block[8][0]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[10][0]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[11][0]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][0]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[10][0]~q\))) # (\add_instance|mi|Mem_addr\(0) 
-- & (\add_instance|data_mem1|ram_block[11][0]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[8][0]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[9][0]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[8][0]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (\add_instance|data_mem1|ram_block[9][0]~q\ & \add_instance|mi|Mem_addr\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[11][0]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[10][0]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[9][0]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[8][0]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux17~7_combout\);

-- Location: FF_X68_Y36_N8
\add_instance|data_mem1|ram_block[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][0]~q\);

-- Location: LABCELL_X67_Y36_N51
\add_instance|data_mem1|ram_block[3][0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[3][0]~2_combout\ = ( !\add_instance|mi|Mem_in\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[3][0]~2_combout\);

-- Location: FF_X67_Y36_N52
\add_instance|data_mem1|ram_block[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[3][0]~2_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][0]~q\);

-- Location: LABCELL_X66_Y37_N45
\add_instance|data_mem1|ram_block[2][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[2][0]~1_combout\ = !\add_instance|mi|Mem_in\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[2][0]~1_combout\);

-- Location: FF_X66_Y37_N47
\add_instance|data_mem1|ram_block[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[2][0]~1_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][0]~q\);

-- Location: LABCELL_X66_Y37_N57
\add_instance|data_mem1|ram_block[0][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][0]~0_combout\ = !\add_instance|mi|Mem_in\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[0][0]~0_combout\);

-- Location: FF_X66_Y37_N59
\add_instance|data_mem1|ram_block[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][0]~0_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][0]~q\);

-- Location: LABCELL_X68_Y36_N3
\add_instance|mi|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~5_combout\ = ( \add_instance|data_mem1|ram_block[2][0]~q\ & ( \add_instance|data_mem1|ram_block[0][0]~q\ & ( (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[1][0]~q\)) # 
-- (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|data_mem1|ram_block[3][0]~q\))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[2][0]~q\ & ( \add_instance|data_mem1|ram_block[0][0]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[1][0]~q\))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0)) # ((!\add_instance|data_mem1|ram_block[3][0]~q\)))) ) ) ) # ( \add_instance|data_mem1|ram_block[2][0]~q\ & ( 
-- !\add_instance|data_mem1|ram_block[0][0]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0)) # ((\add_instance|data_mem1|ram_block[1][0]~q\)))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mem_addr\(0) & 
-- ((!\add_instance|data_mem1|ram_block[3][0]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[2][0]~q\ & ( !\add_instance|data_mem1|ram_block[0][0]~q\ & ( (!\add_instance|mi|Mem_addr\(0)) # ((!\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|data_mem1|ram_block[1][0]~q\)) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|data_mem1|ram_block[3][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111001110100110111000101001010111010001100001001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[1][0]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[3][0]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[2][0]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[0][0]~q\,
	combout => \add_instance|mi|Mux17~5_combout\);

-- Location: FF_X66_Y35_N58
\add_instance|data_mem1|ram_block[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][0]~q\);

-- Location: FF_X65_Y35_N19
\add_instance|data_mem1|ram_block[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][0]~q\);

-- Location: LABCELL_X64_Y35_N6
\add_instance|data_mem1|ram_block[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][0]~feeder_combout\ = ( \add_instance|mi|Mem_in\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[6][0]~feeder_combout\);

-- Location: FF_X64_Y35_N7
\add_instance|data_mem1|ram_block[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][0]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][0]~q\);

-- Location: MLABCELL_X65_Y35_N51
\add_instance|data_mem1|ram_block[5][0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][0]~3_combout\ = !\add_instance|mi|Mem_in\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[5][0]~3_combout\);

-- Location: FF_X65_Y35_N53
\add_instance|data_mem1|ram_block[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][0]~3_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][0]~q\);

-- Location: MLABCELL_X65_Y35_N21
\add_instance|mi|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][0]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[5][0]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][0]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111111111111000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[4][0]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[7][0]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[6][0]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[5][0]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux17~6_combout\);

-- Location: LABCELL_X67_Y36_N6
\add_instance|mi|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~9_combout\ = ( \add_instance|mi|Mux17~5_combout\ & ( \add_instance|mi|Mux17~6_combout\ & ( (!\add_instance|mi|Mem_addr\(3)) # ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux17~7_combout\))) # (\add_instance|mi|Mem_addr\(2) 
-- & (\add_instance|mi|Mux17~8_combout\))) ) ) ) # ( !\add_instance|mi|Mux17~5_combout\ & ( \add_instance|mi|Mux17~6_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mem_addr\(2))))) # (\add_instance|mi|Mem_addr\(3) & 
-- ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux17~7_combout\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux17~8_combout\)))) ) ) ) # ( \add_instance|mi|Mux17~5_combout\ & ( !\add_instance|mi|Mux17~6_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2))))) # (\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux17~7_combout\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux17~8_combout\)))) 
-- ) ) ) # ( !\add_instance|mi|Mux17~5_combout\ & ( !\add_instance|mi|Mux17~6_combout\ & ( (\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux17~7_combout\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|mi|Mux17~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux17~8_combout\,
	datab => \add_instance|mi|ALT_INV_Mux17~7_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|mi|ALT_INV_Mux17~5_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux17~6_combout\,
	combout => \add_instance|mi|Mux17~9_combout\);

-- Location: FF_X66_Y36_N2
\add_instance|data_mem1|ram_block[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][0]~q\);

-- Location: FF_X66_Y36_N19
\add_instance|data_mem1|ram_block[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][0]~q\);

-- Location: LABCELL_X63_Y38_N0
\add_instance|data_mem1|ram_block[21][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[21][0]~feeder_combout\ = \add_instance|mi|Mem_in\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[21][0]~feeder_combout\);

-- Location: FF_X63_Y38_N1
\add_instance|data_mem1|ram_block[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[21][0]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][0]~q\);

-- Location: LABCELL_X64_Y38_N3
\add_instance|data_mem1|ram_block[25][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[25][0]~feeder_combout\ = \add_instance|mi|Mem_in\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[25][0]~feeder_combout\);

-- Location: FF_X64_Y38_N4
\add_instance|data_mem1|ram_block[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[25][0]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][0]~q\);

-- Location: LABCELL_X66_Y36_N3
\add_instance|mi|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~1_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[25][0]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[21][0]~q\))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[29][0]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[25][0]~q\ & ( (\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[17][0]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[25][0]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[21][0]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[29][0]~q\)) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[25][0]~q\ & ( (\add_instance|data_mem1|ram_block[17][0]~q\ & !\add_instance|mi|Mem_addr\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[29][0]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[17][0]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[21][0]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[25][0]~q\,
	combout => \add_instance|mi|Mux17~1_combout\);

-- Location: FF_X65_Y40_N2
\add_instance|data_mem1|ram_block[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][0]~q\);

-- Location: FF_X65_Y40_N59
\add_instance|data_mem1|ram_block[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][0]~q\);

-- Location: FF_X65_Y40_N25
\add_instance|data_mem1|ram_block[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][0]~q\);

-- Location: FF_X64_Y40_N31
\add_instance|data_mem1|ram_block[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][0]~q\);

-- Location: MLABCELL_X65_Y40_N27
\add_instance|mi|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][0]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][0]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][0]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[20][0]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[24][0]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[28][0]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[16][0]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux17~0_combout\);

-- Location: LABCELL_X66_Y40_N21
\add_instance|data_mem1|ram_block[27][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[27][0]~feeder_combout\ = ( \add_instance|mi|Mem_in\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[27][0]~feeder_combout\);

-- Location: FF_X66_Y40_N23
\add_instance|data_mem1|ram_block[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[27][0]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][0]~q\);

-- Location: FF_X66_Y40_N17
\add_instance|data_mem1|ram_block[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][0]~q\);

-- Location: FF_X67_Y40_N17
\add_instance|data_mem1|ram_block[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][0]~q\);

-- Location: FF_X66_Y39_N17
\add_instance|data_mem1|ram_block[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][0]~q\);

-- Location: LABCELL_X66_Y40_N12
\add_instance|mi|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~3_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][0]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][0]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[31][0]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][0]~q\ & ( (\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[19][0]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][0]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][0]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[31][0]~q\))) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][0]~q\ & ( (\add_instance|data_mem1|ram_block[19][0]~q\ & !\add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[27][0]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[31][0]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[19][0]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[23][0]~q\,
	combout => \add_instance|mi|Mux17~3_combout\);

-- Location: FF_X66_Y39_N7
\add_instance|data_mem1|ram_block[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][0]~q\);

-- Location: FF_X65_Y39_N34
\add_instance|data_mem1|ram_block[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][0]~q\);

-- Location: FF_X65_Y39_N13
\add_instance|data_mem1|ram_block[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(0),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][0]~q\);

-- Location: LABCELL_X68_Y40_N15
\add_instance|data_mem1|ram_block[26][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][0]~feeder_combout\ = ( \add_instance|mi|Mem_in\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(0),
	combout => \add_instance|data_mem1|ram_block[26][0]~feeder_combout\);

-- Location: FF_X68_Y40_N16
\add_instance|data_mem1|ram_block[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][0]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][0]~q\);

-- Location: LABCELL_X66_Y39_N3
\add_instance|mi|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~2_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[26][0]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[30][0]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[26][0]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[18][0]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[22][0]~q\))) ) ) ) # ( \add_instance|mi|Mem_addr\(3) & 
-- ( !\add_instance|data_mem1|ram_block[26][0]~q\ & ( (\add_instance|data_mem1|ram_block[30][0]~q\ & \add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[26][0]~q\ & ( (!\add_instance|mi|Mem_addr\(2) 
-- & (\add_instance|data_mem1|ram_block[18][0]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[22][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[30][0]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[18][0]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[22][0]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[26][0]~q\,
	combout => \add_instance|mi|Mux17~2_combout\);

-- Location: LABCELL_X67_Y36_N15
\add_instance|mi|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~4_combout\ = ( \add_instance|mi|Mux17~3_combout\ & ( \add_instance|mi|Mux17~2_combout\ & ( ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux17~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux17~1_combout\))) # (\add_instance|mi|Mem_addr\(1)) ) ) ) # ( !\add_instance|mi|Mux17~3_combout\ & ( \add_instance|mi|Mux17~2_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux17~0_combout\)) # 
-- (\add_instance|mi|Mem_addr\(1)))) # (\add_instance|mi|Mem_addr\(0) & (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux17~1_combout\))) ) ) ) # ( \add_instance|mi|Mux17~3_combout\ & ( !\add_instance|mi|Mux17~2_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(0) & (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux17~0_combout\)))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux17~1_combout\)) # (\add_instance|mi|Mem_addr\(1)))) ) ) ) # ( 
-- !\add_instance|mi|Mux17~3_combout\ & ( !\add_instance|mi|Mux17~2_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux17~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux17~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mux17~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mux17~0_combout\,
	datae => \add_instance|mi|ALT_INV_Mux17~3_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux17~2_combout\,
	combout => \add_instance|mi|Mux17~4_combout\);

-- Location: LABCELL_X67_Y36_N57
\add_instance|mi|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux17~10_combout\ = ( \add_instance|mi|Mux17~4_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(0))) # (\add_instance|mi|Mux33~0_combout\ & (((\add_instance|mi|Mem_addr\(4)) # 
-- (\add_instance|mi|Mux17~9_combout\)))) ) ) # ( !\add_instance|mi|Mux17~4_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(0))) # (\add_instance|mi|Mux33~0_combout\ & (((\add_instance|mi|Mux17~9_combout\ & 
-- !\add_instance|mi|Mem_addr\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000100010001110100010001000111011101110100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(0),
	datab => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mux17~9_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mux17~4_combout\,
	combout => \add_instance|mi|Mux17~10_combout\);

-- Location: LABCELL_X67_Y36_N36
\add_instance|mi|WB_d3[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(0) = ( \add_instance|mi|WB_d3\(0) & ( \add_instance|mi|Mux17~10_combout\ ) ) # ( !\add_instance|mi|WB_d3\(0) & ( \add_instance|mi|Mux17~10_combout\ & ( !\add_instance|mi|Mux33~1_combout\ ) ) ) # ( \add_instance|mi|WB_d3\(0) & ( 
-- !\add_instance|mi|Mux17~10_combout\ & ( \add_instance|mi|Mux33~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_WB_d3\(0),
	dataf => \add_instance|mi|ALT_INV_Mux17~10_combout\,
	combout => \add_instance|mi|WB_d3\(0));

-- Location: FF_X67_Y36_N38
\add_instance|p_mem_wb|D3_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(0),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(0));

-- Location: LABCELL_X74_Y37_N18
\add_instance|Prio_mux_2|output[0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[0]~15_combout\ = ( \add_instance|Prio_mux_2|Equal0~0_combout\ & ( \add_instance|Addr_cmp_3|Equal0~0_combout\ & ( (!\add_instance|Addr_cmp_4|Equal0~0_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(0))) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(0)))) ) ) ) # ( !\add_instance|Prio_mux_2|Equal0~0_combout\ & ( \add_instance|Addr_cmp_3|Equal0~0_combout\ & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(0) ) ) ) # ( 
-- \add_instance|Prio_mux_2|Equal0~0_combout\ & ( !\add_instance|Addr_cmp_3|Equal0~0_combout\ & ( (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(0))) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(0)))))) # (\add_instance|Prio_mux_2|Equal0~1_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(0))) ) ) ) # ( !\add_instance|Prio_mux_2|Equal0~0_combout\ & ( 
-- !\add_instance|Addr_cmp_3|Equal0~0_combout\ & ( (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(0)))) # (\add_instance|Prio_mux_2|Equal0~1_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101010101010001110100001111000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(0),
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(0),
	datad => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	combout => \add_instance|Prio_mux_2|output[0]~15_combout\);

-- Location: LABCELL_X75_Y34_N45
\add_instance|main_alu|dest[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[0]~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux15~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux31~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|main_alu|Add0~1_sumout\)) # (\add_instance|alu_oper_sel1|alu_op\(1) & ((\add_instance|main_alu|Add0~1_sumout\) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux15~0_combout\ & ( 
-- \add_instance|Alu_Oprd_sel1|Mux31~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|main_alu|Add0~1_sumout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- (!\add_instance|alu_oper_sel1|alu_op\(0) & \add_instance|main_alu|Add0~1_sumout\)) ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux15~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux31~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) $ 
-- (\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|main_alu|Add0~1_sumout\) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux15~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux31~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|main_alu|Add0~1_sumout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & \add_instance|main_alu|Add0~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010001110100111111001111110001110100011100001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|main_alu|ALT_INV_Add0~1_sumout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux15~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux31~0_combout\,
	combout => \add_instance|main_alu|dest[0]~0_combout\);

-- Location: MLABCELL_X78_Y39_N36
\add_instance|main_alu|dest[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(0) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest[0]~0_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest[0]~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_dest\(0),
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest\(0));

-- Location: MLABCELL_X78_Y39_N9
\add_instance|pc_predictor|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux15~2_combout\ = ( \add_instance|main_alu|dest\(0) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0))))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\)) # (\add_instance|Prio_mux_2|output[0]~15_combout\))) ) ) # ( !\add_instance|main_alu|dest\(0) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0))))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|Prio_mux_2|output[0]~15_combout\ & (\add_instance|pc_predictor|Mux2~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011110001000100001111110111010000111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_output[0]~15_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datac => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(0),
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(0),
	combout => \add_instance|pc_predictor|Mux15~2_combout\);

-- Location: LABCELL_X77_Y36_N0
\add_instance|main_alu_1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~1_sumout\ = SUM(( VCC ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux15~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(0)))) ) + ( !VCC ))
-- \add_instance|main_alu_1|Add0~2\ = CARRY(( VCC ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux15~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(0)))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(0),
	cin => GND,
	sumout => \add_instance|main_alu_1|Add0~1_sumout\,
	cout => \add_instance|main_alu_1|Add0~2\);

-- Location: FF_X77_Y36_N2
\add_instance|IF_ID_pipe|pc_2_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~1_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(0));

-- Location: FF_X83_Y39_N14
\add_instance|ID_RR_pipe|pc_2_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(0),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(0));

-- Location: FF_X78_Y39_N5
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(0),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0));

-- Location: LABCELL_X70_Y38_N42
\add_instance|EXE_MEM_pipe|D3_reg|Dout[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[0]~feeder_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[0]~feeder_combout\);

-- Location: FF_X70_Y38_N44
\add_instance|EXE_MEM_pipe|D3_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[0]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(0),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(0));

-- Location: LABCELL_X67_Y38_N3
\add_instance|mi|Mem_addr[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_addr\(0) = ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(0) & ( (\add_instance|mi|Mux33~0_combout\) # (\add_instance|mi|Mem_addr\(0)) ) ) # ( !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(0) & ( (\add_instance|mi|Mem_addr\(0) & 
-- !\add_instance|mi|Mux33~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(0),
	combout => \add_instance|mi|Mem_addr\(0));

-- Location: LABCELL_X73_Y38_N57
\add_instance|cls|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux10~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(5),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux10~0_combout\);

-- Location: LABCELL_X73_Y38_N12
\add_instance|RF|registers[0][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][5]~combout\ = ( \add_instance|RF|registers[0][5]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~0_combout\) # (\add_instance|cls|Mux10~0_combout\))) ) ) # ( !\add_instance|RF|registers[0][5]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|cls|Mux10~0_combout\ & \add_instance|RF|Decoder0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|cls|ALT_INV_Mux10~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[0][5]~combout\,
	combout => \add_instance|RF|registers[0][5]~combout\);

-- Location: LABCELL_X73_Y38_N15
\add_instance|RF|registers[3][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][5]~combout\ = ( \add_instance|RF|registers[3][5]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~3_combout\) # (\add_instance|cls|Mux10~0_combout\))) ) ) # ( !\add_instance|RF|registers[3][5]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|cls|Mux10~0_combout\ & \add_instance|RF|Decoder0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|cls|ALT_INV_Mux10~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[3][5]~combout\,
	combout => \add_instance|RF|registers[3][5]~combout\);

-- Location: LABCELL_X73_Y38_N3
\add_instance|RR_EXE_pipe|D1_reg|Dout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~10_combout\ = ( \add_instance|RF|registers[3][5]~combout\ & ( (!\add_instance|x\(2) & (((\add_instance|ID_RR_pipe|AD1_reg|Dout\(0))) # (\add_instance|RF|registers[0][5]~combout\))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(5))))) ) ) # ( !\add_instance|RF|registers[3][5]~combout\ & ( (!\add_instance|x\(2) & (\add_instance|RF|registers[0][5]~combout\ & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0))))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_x\(2),
	datab => \add_instance|RF|ALT_INV_registers[0][5]~combout\,
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(5),
	datad => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RF|ALT_INV_registers[3][5]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~10_combout\);

-- Location: FF_X73_Y38_N5
\add_instance|RR_EXE_pipe|D1_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~10_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(5));

-- Location: FF_X66_Y38_N53
\add_instance|EXE_MEM_pipe|D1_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(5),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(5));

-- Location: LABCELL_X66_Y38_N51
\add_instance|mi|Mem_in[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(5) = ( \add_instance|mi|Mem_in\(5) & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|EXE_MEM_pipe|D1_reg|Dout\(5)) ) ) # ( !\add_instance|mi|Mem_in\(5) & ( (\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|EXE_MEM_pipe|D1_reg|Dout\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(5),
	dataf => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|mi|Mem_in\(5));

-- Location: FF_X64_Y38_N56
\add_instance|data_mem1|ram_block[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][5]~q\);

-- Location: LABCELL_X64_Y38_N39
\add_instance|data_mem1|ram_block[25][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[25][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[25][5]~feeder_combout\);

-- Location: FF_X64_Y38_N41
\add_instance|data_mem1|ram_block[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[25][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][5]~q\);

-- Location: LABCELL_X63_Y37_N3
\add_instance|data_mem1|ram_block[21][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[21][5]~feeder_combout\ = ( \add_instance|mi|Mem_in\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[21][5]~feeder_combout\);

-- Location: FF_X63_Y37_N5
\add_instance|data_mem1|ram_block[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[21][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][5]~q\);

-- Location: LABCELL_X67_Y39_N42
\add_instance|data_mem1|ram_block[17][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[17][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[17][5]~feeder_combout\);

-- Location: FF_X67_Y39_N43
\add_instance|data_mem1|ram_block[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[17][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][5]~q\);

-- Location: LABCELL_X64_Y38_N57
\add_instance|mi|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~1_combout\ = ( \add_instance|data_mem1|ram_block[21][5]~q\ & ( \add_instance|data_mem1|ram_block[17][5]~q\ & ( (!\add_instance|mi|Mem_addr\(3)) # ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[25][5]~q\))) # 
-- (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[29][5]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[21][5]~q\ & ( \add_instance|data_mem1|ram_block[17][5]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (((!\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[25][5]~q\)))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[29][5]~q\ & ((\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[21][5]~q\ & ( !\add_instance|data_mem1|ram_block[17][5]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|data_mem1|ram_block[25][5]~q\ & \add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((!\add_instance|mi|Mem_addr\(3))) # (\add_instance|data_mem1|ram_block[29][5]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[21][5]~q\ & ( !\add_instance|data_mem1|ram_block[17][5]~q\ & ( (\add_instance|mi|Mem_addr\(3) & 
-- ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[25][5]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[29][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[29][5]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[25][5]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[21][5]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[17][5]~q\,
	combout => \add_instance|mi|Mux22~1_combout\);

-- Location: FF_X65_Y40_N46
\add_instance|data_mem1|ram_block[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][5]~q\);

-- Location: FF_X65_Y40_N14
\add_instance|data_mem1|ram_block[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][5]~q\);

-- Location: FF_X65_Y38_N4
\add_instance|data_mem1|ram_block[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][5]~q\);

-- Location: MLABCELL_X65_Y40_N0
\add_instance|data_mem1|ram_block[20][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[20][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[20][5]~feeder_combout\);

-- Location: FF_X65_Y40_N1
\add_instance|data_mem1|ram_block[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[20][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][5]~q\);

-- Location: MLABCELL_X65_Y40_N15
\add_instance|mi|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][5]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][5]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][5]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[24][5]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[28][5]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[16][5]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[20][5]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux22~0_combout\);

-- Location: FF_X68_Y40_N20
\add_instance|data_mem1|ram_block[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][5]~q\);

-- Location: LABCELL_X68_Y40_N45
\add_instance|data_mem1|ram_block[26][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[26][5]~feeder_combout\);

-- Location: FF_X68_Y40_N47
\add_instance|data_mem1|ram_block[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][5]~q\);

-- Location: LABCELL_X68_Y40_N0
\add_instance|data_mem1|ram_block[22][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[22][5]~feeder_combout\);

-- Location: FF_X68_Y40_N2
\add_instance|data_mem1|ram_block[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][5]~q\);

-- Location: LABCELL_X67_Y39_N57
\add_instance|data_mem1|ram_block[18][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[18][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[18][5]~feeder_combout\);

-- Location: FF_X67_Y39_N59
\add_instance|data_mem1|ram_block[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[18][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][5]~q\);

-- Location: LABCELL_X68_Y40_N21
\add_instance|mi|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~2_combout\ = ( \add_instance|data_mem1|ram_block[18][5]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[26][5]~q\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[30][5]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[18][5]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[26][5]~q\))) # (\add_instance|mi|Mem_addr\(2) 
-- & (\add_instance|data_mem1|ram_block[30][5]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[18][5]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[22][5]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[18][5]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[22][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[30][5]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[26][5]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[22][5]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[18][5]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux22~2_combout\);

-- Location: FF_X66_Y39_N31
\add_instance|data_mem1|ram_block[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][5]~q\);

-- Location: FF_X66_Y38_N38
\add_instance|data_mem1|ram_block[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][5]~q\);

-- Location: LABCELL_X67_Y40_N3
\add_instance|data_mem1|ram_block[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[19][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[19][5]~feeder_combout\);

-- Location: FF_X67_Y40_N5
\add_instance|data_mem1|ram_block[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[19][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][5]~q\);

-- Location: LABCELL_X67_Y40_N39
\add_instance|data_mem1|ram_block[27][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[27][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[27][5]~feeder_combout\);

-- Location: FF_X67_Y40_N40
\add_instance|data_mem1|ram_block[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[27][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][5]~q\);

-- Location: LABCELL_X66_Y38_N39
\add_instance|mi|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~3_combout\ = ( \add_instance|data_mem1|ram_block[19][5]~q\ & ( \add_instance|data_mem1|ram_block[27][5]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[23][5]~q\)) # 
-- (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[31][5]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[19][5]~q\ & ( \add_instance|data_mem1|ram_block[27][5]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(2) 
-- & (\add_instance|data_mem1|ram_block[23][5]~q\))) # (\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2)) # ((\add_instance|data_mem1|ram_block[31][5]~q\)))) ) ) ) # ( \add_instance|data_mem1|ram_block[19][5]~q\ & ( 
-- !\add_instance|data_mem1|ram_block[27][5]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2)) # ((\add_instance|data_mem1|ram_block[23][5]~q\)))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[31][5]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[19][5]~q\ & ( !\add_instance|data_mem1|ram_block[27][5]~q\ & ( (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[23][5]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[31][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[23][5]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[31][5]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[19][5]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[27][5]~q\,
	combout => \add_instance|mi|Mux22~3_combout\);

-- Location: LABCELL_X66_Y38_N0
\add_instance|mi|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~4_combout\ = ( \add_instance|mi|Mux22~2_combout\ & ( \add_instance|mi|Mux22~3_combout\ & ( ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux22~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux22~1_combout\))) # (\add_instance|mi|Mem_addr\(1)) ) ) ) # ( !\add_instance|mi|Mux22~2_combout\ & ( \add_instance|mi|Mux22~3_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|mi|Mux22~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux22~1_combout\)))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mem_addr\(0))) ) ) ) # ( \add_instance|mi|Mux22~2_combout\ & ( 
-- !\add_instance|mi|Mux22~3_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux22~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux22~1_combout\)))) # (\add_instance|mi|Mem_addr\(1) & 
-- (!\add_instance|mi|Mem_addr\(0))) ) ) ) # ( !\add_instance|mi|Mux22~2_combout\ & ( !\add_instance|mi|Mux22~3_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux22~0_combout\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux22~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|mi|ALT_INV_Mux22~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mux22~0_combout\,
	datae => \add_instance|mi|ALT_INV_Mux22~2_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux22~3_combout\,
	combout => \add_instance|mi|Mux22~4_combout\);

-- Location: LABCELL_X74_Y38_N9
\add_instance|RF|registers[1][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][5]~combout\ = ( \add_instance|RF|registers[1][5]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux10~0_combout\))) ) ) # ( !\add_instance|RF|registers[1][5]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~1_combout\ & \add_instance|cls|Mux10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datad => \add_instance|cls|ALT_INV_Mux10~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][5]~combout\,
	combout => \add_instance|RF|registers[1][5]~combout\);

-- Location: LABCELL_X73_Y38_N42
\add_instance|RF|registers[2][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][5]~combout\ = ( \add_instance|RF|registers[2][5]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux10~0_combout\))) ) ) # ( !\add_instance|RF|registers[2][5]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~2_combout\ & \add_instance|cls|Mux10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datad => \add_instance|cls|ALT_INV_Mux10~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][5]~combout\,
	combout => \add_instance|RF|registers[2][5]~combout\);

-- Location: MLABCELL_X72_Y38_N24
\add_instance|RR_EXE_pipe|D2_reg|Dout~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~31_combout\ = ( \add_instance|RF|registers[2][5]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[1][5]~combout\)) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[3][5]~combout\))) ) ) ) # ( !\add_instance|RF|registers[2][5]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[1][5]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[3][5]~combout\))) ) ) ) # ( \add_instance|RF|registers[2][5]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[0][5]~combout\) ) ) ) # ( !\add_instance|RF|registers[2][5]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|RF|registers[0][5]~combout\ & 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[1][5]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[0][5]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[3][5]~combout\,
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datae => \add_instance|RF|ALT_INV_registers[2][5]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~31_combout\);

-- Location: LABCELL_X71_Y37_N39
\add_instance|RF|registers[5][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][5]~combout\ = ( \add_instance|RF|registers[5][5]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux10~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][5]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~6_combout\ & \add_instance|cls|Mux10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|cls|ALT_INV_Mux10~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][5]~combout\,
	combout => \add_instance|RF|registers[5][5]~combout\);

-- Location: LABCELL_X71_Y37_N15
\add_instance|RF|registers[7][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][5]~combout\ = ( !\input_vector[1]~input_o\ & ( \add_instance|RF|registers[7][5]~combout\ & ( (!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux10~0_combout\) ) ) ) # ( !\input_vector[1]~input_o\ & ( 
-- !\add_instance|RF|registers[7][5]~combout\ & ( (\add_instance|RF|Decoder0~4_combout\ & \add_instance|cls|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000010101010111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datad => \add_instance|cls|ALT_INV_Mux10~0_combout\,
	datae => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[7][5]~combout\,
	combout => \add_instance|RF|registers[7][5]~combout\);

-- Location: LABCELL_X74_Y38_N12
\add_instance|RF|registers[4][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][5]~combout\ = ( \add_instance|RF|registers[4][5]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux10~0_combout\))) ) ) # ( !\add_instance|RF|registers[4][5]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~5_combout\ & \add_instance|cls|Mux10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datad => \add_instance|cls|ALT_INV_Mux10~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[4][5]~combout\,
	combout => \add_instance|RF|registers[4][5]~combout\);

-- Location: LABCELL_X71_Y37_N48
\add_instance|RF|registers[6][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][5]~combout\ = ( \add_instance|RF|registers[6][5]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux10~0_combout\))) ) ) # ( !\add_instance|RF|registers[6][5]~combout\ 
-- & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~7_combout\ & \add_instance|cls|Mux10~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datac => \add_instance|cls|ALT_INV_Mux10~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[6][5]~combout\,
	combout => \add_instance|RF|registers[6][5]~combout\);

-- Location: LABCELL_X71_Y37_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~30_combout\ = ( \add_instance|RF|registers[4][5]~combout\ & ( \add_instance|RF|registers[6][5]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) # ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[5][5]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[7][5]~combout\)))) ) ) ) # ( !\add_instance|RF|registers[4][5]~combout\ & ( \add_instance|RF|registers[6][5]~combout\ & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[5][5]~combout\ & (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) # 
-- (\add_instance|RF|registers[7][5]~combout\)))) ) ) ) # ( \add_instance|RF|registers[4][5]~combout\ & ( !\add_instance|RF|registers[6][5]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))) # 
-- (\add_instance|RF|registers[5][5]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & \add_instance|RF|registers[7][5]~combout\)))) ) ) ) # ( !\add_instance|RF|registers[4][5]~combout\ & ( 
-- !\add_instance|RF|registers[6][5]~combout\ & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[5][5]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[7][5]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|RF|ALT_INV_registers[5][5]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datad => \add_instance|RF|ALT_INV_registers[7][5]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[4][5]~combout\,
	dataf => \add_instance|RF|ALT_INV_registers[6][5]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~30_combout\);

-- Location: LABCELL_X71_Y37_N54
\add_instance|RR_EXE_pipe|D2_reg|Dout~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~32_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(5) & ( ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~31_combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- ((\add_instance|RR_EXE_pipe|D2_reg|Dout~30_combout\)))) # (\add_instance|y\(2)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(5) & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~31_combout\)) 
-- # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D2_reg|Dout~30_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_y\(2),
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datac => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~31_combout\,
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~30_combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(5),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~32_combout\);

-- Location: FF_X75_Y37_N53
\add_instance|RR_EXE_pipe|D2_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~32_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(5));

-- Location: LABCELL_X75_Y37_N51
\add_instance|Prio_mux_2|output[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[5]~10_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(5) & ( \add_instance|p_mem_wb|D3_reg|Dout\(5) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(5) & ( \add_instance|p_mem_wb|D3_reg|Dout\(5) & ( 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(5) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(5) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100100010111100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(5),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(5),
	combout => \add_instance|Prio_mux_2|output[5]~10_combout\);

-- Location: LABCELL_X74_Y34_N15
\add_instance|main_alu|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~21_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux10~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[5]~10_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~18\ ))
-- \add_instance|main_alu|Add0~22\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux10~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[5]~10_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	cin => \add_instance|main_alu|Add0~18\,
	sumout => \add_instance|main_alu|Add0~21_sumout\,
	cout => \add_instance|main_alu|Add0~22\);

-- Location: LABCELL_X75_Y37_N21
\add_instance|Alu_Oprd_sel1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux26~0_combout\ = ( \add_instance|Prio_mux_2|output[5]~10_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux26~0_combout\);

-- Location: LABCELL_X74_Y35_N15
\add_instance|main_alu|carryL~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carryL~1_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & \add_instance|main_alu|carryL~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ((\add_instance|main_alu|carryL~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & \add_instance|main_alu|carryL~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & 
-- ((\add_instance|main_alu|carryL~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001100110111011111110011011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux28~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_carryL~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\,
	combout => \add_instance|main_alu|carryL~1_combout\);

-- Location: LABCELL_X74_Y35_N24
\add_instance|main_alu|adl_temp[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(5) = ( \add_instance|main_alu|carryL~1_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux10~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux27~0_combout\) ) ) # ( !\add_instance|main_alu|carryL~1_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux10~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carryL~1_combout\,
	combout => \add_instance|main_alu|adl_temp\(5));

-- Location: LABCELL_X75_Y34_N33
\add_instance|main_alu|dest[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[5]~5_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( \add_instance|main_alu|adl_temp\(5) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)))) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|Add0~21_sumout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( \add_instance|main_alu|adl_temp\(5) & ( 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # ((\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|Add0~21_sumout\)) # 
-- (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( !\add_instance|main_alu|adl_temp\(5) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)))) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|main_alu|Add0~21_sumout\))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( !\add_instance|main_alu|adl_temp\(5) & ( 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # ((\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & 
-- (\add_instance|main_alu|Add0~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101110101011100000010010011101101111111011111100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|main_alu|ALT_INV_Add0~21_sumout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux26~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_adl_temp\(5),
	combout => \add_instance|main_alu|dest[5]~5_combout\);

-- Location: LABCELL_X77_Y38_N21
\add_instance|main_alu|dest[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(5) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest[5]~5_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest[5]~5_combout\,
	datad => \add_instance|main_alu|ALT_INV_dest\(5),
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest\(5));

-- Location: LABCELL_X77_Y38_N54
\add_instance|pc_predictor|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux10~2_combout\ = ( \add_instance|pc_predictor|Mux2~9_combout\ & ( (!\add_instance|pc_predictor|Mux2~8_combout\ & (\add_instance|main_alu|dest\(5))) # (\add_instance|pc_predictor|Mux2~8_combout\ & 
-- ((\add_instance|Prio_mux_2|output[5]~10_combout\))) ) ) # ( !\add_instance|pc_predictor|Mux2~9_combout\ & ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datab => \add_instance|main_alu|ALT_INV_dest\(5),
	datac => \add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(5),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	combout => \add_instance|pc_predictor|Mux10~2_combout\);

-- Location: LABCELL_X77_Y39_N51
\add_instance|LUT_FLUSH|BA[7][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][5]~combout\ = ( \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux10~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux10~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[7][5]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( \add_instance|LUT_FLUSH|BA[7][5]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][5]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][5]~combout\);

-- Location: LABCELL_X80_Y40_N9
\add_instance|LUT_FLUSH|v[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v\(1) = ( \add_instance|LUT_FLUSH|v\(1) & ( !\input_vector[1]~input_o\ ) ) # ( !\add_instance|LUT_FLUSH|v\(1) & ( (!\input_vector[1]~input_o\ & \add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	combout => \add_instance|LUT_FLUSH|v\(1));

-- Location: LABCELL_X81_Y38_N9
\add_instance|LUT_FLUSH|v[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v[0]~5_combout\ = ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ & ( !\add_instance|LUT_FLUSH|v\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	combout => \add_instance|LUT_FLUSH|v[0]~5_combout\);

-- Location: LABCELL_X80_Y39_N51
\add_instance|LUT_FLUSH|v[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v\(0) = ( \add_instance|LUT_FLUSH|v\(0) & ( !\input_vector[1]~input_o\ ) ) # ( !\add_instance|LUT_FLUSH|v\(0) & ( (!\input_vector[1]~input_o\ & \add_instance|LUT_FLUSH|v[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	combout => \add_instance|LUT_FLUSH|v\(0));

-- Location: LABCELL_X80_Y39_N12
\add_instance|LUT_FLUSH|v[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v[1]~3_combout\ = ( \add_instance|LUT_FLUSH|v\(0) & ( (!\add_instance|LUT_FLUSH|v\(1) & !\add_instance|LUT_FLUSH|Equal0~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	combout => \add_instance|LUT_FLUSH|v[1]~3_combout\);

-- Location: FF_X83_Y40_N50
\add_instance|EXE_MEM_pipe|pc_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(3),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3));

-- Location: LABCELL_X83_Y40_N39
\add_instance|LUT_FLUSH|CA[1][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][3]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][3]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][3]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][3]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|CA[1][3]~combout\);

-- Location: MLABCELL_X82_Y40_N39
\add_instance|LUT_FLUSH|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~0_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][3]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux12~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(3))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][3]~combout\ $ (!\add_instance|pc_predictor|Mux12~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110110001100011011011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(3),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[1][3]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~0_combout\);

-- Location: LABCELL_X77_Y39_N45
\add_instance|pc_IF[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[5]~15_combout\ = ( \add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|PC|Dout\(5) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|pc_predictor|Mux10~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(5),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	combout => \add_instance|pc_IF[5]~15_combout\);

-- Location: FF_X77_Y39_N47
\add_instance|IF_ID_pipe|pc_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[5]~15_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(5));

-- Location: FF_X77_Y39_N19
\add_instance|ID_RR_pipe|pc_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(5),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(5));

-- Location: FF_X75_Y37_N59
\add_instance|RR_EXE_pipe|pc_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(5),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(5));

-- Location: FF_X80_Y40_N17
\add_instance|EXE_MEM_pipe|pc_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(5),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5));

-- Location: LABCELL_X80_Y40_N0
\add_instance|LUT_FLUSH|CA[1][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][5]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][5]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][5]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|CA[1][5]~combout\);

-- Location: LABCELL_X80_Y40_N3
\add_instance|LUT_FLUSH|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~2_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][5]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux10~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(5)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux10~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[1][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000101101011110000010110101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][5]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(5),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~2_combout\);

-- Location: FF_X82_Y40_N29
\add_instance|EXE_MEM_pipe|pc_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(4),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4));

-- Location: MLABCELL_X82_Y40_N33
\add_instance|LUT_FLUSH|CA[1][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][4]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][4]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][4]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|CA[1][4]~combout\);

-- Location: MLABCELL_X82_Y40_N12
\add_instance|LUT_FLUSH|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~1_combout\ = ( \add_instance|PC|Dout\(4) & ( !\add_instance|LUT_FLUSH|CA[1][4]~combout\ $ (((!\add_instance|pc_predictor|Mux11~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\))))) ) ) # ( !\add_instance|PC|Dout\(4) & ( !\add_instance|LUT_FLUSH|CA[1][4]~combout\ $ (((!\add_instance|pc_predictor|Mux11~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111100001000011111110000100011110111100000001111011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][4]~combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|Equal2~1_combout\);

-- Location: LABCELL_X79_Y35_N33
\add_instance|LUT_FLUSH|BA[7][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][15]~combout\ = ( \add_instance|pc_predictor|Mux0~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) # (\add_instance|LUT_FLUSH|BA[7][15]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux0~0_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[7][15]~combout\ & !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][15]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][15]~combout\);

-- Location: LABCELL_X74_Y38_N39
\add_instance|cls|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux1~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux1~0_combout\);

-- Location: LABCELL_X74_Y41_N42
\add_instance|RF|registers[0][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][14]~combout\ = ( \add_instance|RF|registers[0][14]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~0_combout\) # (\add_instance|cls|Mux1~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[0][14]~combout\ & ( (\add_instance|cls|Mux1~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[0][14]~combout\,
	combout => \add_instance|RF|registers[0][14]~combout\);

-- Location: LABCELL_X70_Y36_N48
\add_instance|RF|registers[3][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][14]~combout\ = ( \add_instance|cls|Mux1~0_combout\ & ( \add_instance|RF|registers[3][14]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux1~0_combout\ & ( \add_instance|RF|registers[3][14]~combout\ & ( 
-- (!\add_instance|RF|Decoder0~3_combout\ & !\input_vector[1]~input_o\) ) ) ) # ( \add_instance|cls|Mux1~0_combout\ & ( !\add_instance|RF|registers[3][14]~combout\ & ( (\add_instance|RF|Decoder0~3_combout\ & !\input_vector[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000011000000110000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|cls|ALT_INV_Mux1~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[3][14]~combout\,
	combout => \add_instance|RF|registers[3][14]~combout\);

-- Location: LABCELL_X74_Y41_N54
\add_instance|RR_EXE_pipe|D1_reg|Dout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~1_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(14) & ( ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[0][14]~combout\)) # (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & 
-- ((\add_instance|RF|registers[3][14]~combout\)))) # (\add_instance|x\(2)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(14) & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[0][14]~combout\)) # 
-- (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[3][14]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_x\(2),
	datab => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datac => \add_instance|RF|ALT_INV_registers[0][14]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[3][14]~combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(14),
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~1_combout\);

-- Location: FF_X74_Y41_N56
\add_instance|RR_EXE_pipe|D1_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~1_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(14));

-- Location: FF_X65_Y38_N56
\add_instance|EXE_MEM_pipe|D1_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(14),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(14));

-- Location: MLABCELL_X65_Y38_N54
\add_instance|mi|Mem_in[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(14) = (!\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mem_in\(14))) # (\add_instance|mi|Mux33~1_combout\ & ((\add_instance|EXE_MEM_pipe|D1_reg|Dout\(14))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_in\(14),
	datad => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(14),
	combout => \add_instance|mi|Mem_in\(14));

-- Location: FF_X68_Y39_N38
\add_instance|data_mem1|ram_block[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][14]~q\);

-- Location: FF_X68_Y39_N16
\add_instance|data_mem1|ram_block[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][14]~q\);

-- Location: FF_X67_Y39_N4
\add_instance|data_mem1|ram_block[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][14]~q\);

-- Location: FF_X68_Y39_N26
\add_instance|data_mem1|ram_block[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][14]~q\);

-- Location: LABCELL_X68_Y39_N39
\add_instance|mi|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~1_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[29][14]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[21][14]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[25][14]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[29][14]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[21][14]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[17][14]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[25][14]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(2),
	combout => \add_instance|mi|Mux31~1_combout\);

-- Location: FF_X65_Y38_N32
\add_instance|data_mem1|ram_block[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][14]~q\);

-- Location: FF_X65_Y38_N50
\add_instance|data_mem1|ram_block[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][14]~q\);

-- Location: FF_X65_Y40_N55
\add_instance|data_mem1|ram_block[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][14]~q\);

-- Location: FF_X64_Y39_N16
\add_instance|data_mem1|ram_block[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][14]~q\);

-- Location: MLABCELL_X65_Y38_N51
\add_instance|mi|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~0_combout\ = ( \add_instance|data_mem1|ram_block[24][14]~q\ & ( \add_instance|data_mem1|ram_block[20][14]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|data_mem1|ram_block[16][14]~q\)) # (\add_instance|mi|Mem_addr\(3)))) 
-- # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3)) # ((\add_instance|data_mem1|ram_block[28][14]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[24][14]~q\ & ( \add_instance|data_mem1|ram_block[20][14]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[16][14]~q\))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3)) # ((\add_instance|data_mem1|ram_block[28][14]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[24][14]~q\ & ( !\add_instance|data_mem1|ram_block[20][14]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|data_mem1|ram_block[16][14]~q\)) # (\add_instance|mi|Mem_addr\(3)))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[28][14]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[24][14]~q\ & ( !\add_instance|data_mem1|ram_block[20][14]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[16][14]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[28][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[16][14]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[28][14]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[24][14]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[20][14]~q\,
	combout => \add_instance|mi|Mux31~0_combout\);

-- Location: FF_X66_Y40_N2
\add_instance|data_mem1|ram_block[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][14]~q\);

-- Location: FF_X66_Y40_N41
\add_instance|data_mem1|ram_block[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][14]~q\);

-- Location: FF_X67_Y39_N22
\add_instance|data_mem1|ram_block[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][14]~q\);

-- Location: FF_X68_Y37_N16
\add_instance|data_mem1|ram_block[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][14]~q\);

-- Location: LABCELL_X66_Y40_N3
\add_instance|mi|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~3_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[19][14]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[27][14]~q\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[31][14]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[19][14]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[23][14]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[19][14]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[27][14]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[31][14]~q\)) ) ) 
-- ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[19][14]~q\ & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[23][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[31][14]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[27][14]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[23][14]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[19][14]~q\,
	combout => \add_instance|mi|Mux31~3_combout\);

-- Location: MLABCELL_X65_Y39_N18
\add_instance|data_mem1|ram_block[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[18][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[18][14]~feeder_combout\);

-- Location: FF_X65_Y39_N20
\add_instance|data_mem1|ram_block[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[18][14]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][14]~q\);

-- Location: MLABCELL_X65_Y39_N15
\add_instance|data_mem1|ram_block[22][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[22][14]~feeder_combout\);

-- Location: FF_X65_Y39_N17
\add_instance|data_mem1|ram_block[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][14]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][14]~q\);

-- Location: FF_X65_Y39_N38
\add_instance|data_mem1|ram_block[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][14]~q\);

-- Location: FF_X68_Y40_N17
\add_instance|data_mem1|ram_block[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][14]~q\);

-- Location: MLABCELL_X65_Y39_N39
\add_instance|mi|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~2_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[26][14]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[30][14]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[26][14]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[18][14]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[22][14]~q\))) ) ) ) # ( \add_instance|mi|Mem_addr\(3) 
-- & ( !\add_instance|data_mem1|ram_block[26][14]~q\ & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[30][14]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[26][14]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[18][14]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[22][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[18][14]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[22][14]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[30][14]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[26][14]~q\,
	combout => \add_instance|mi|Mux31~2_combout\);

-- Location: MLABCELL_X65_Y38_N33
\add_instance|mi|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~4_combout\ = ( \add_instance|mi|Mux31~3_combout\ & ( \add_instance|mi|Mux31~2_combout\ & ( ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux31~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux31~1_combout\))) # (\add_instance|mi|Mem_addr\(1)) ) ) ) # ( !\add_instance|mi|Mux31~3_combout\ & ( \add_instance|mi|Mux31~2_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux31~0_combout\)) # 
-- (\add_instance|mi|Mem_addr\(1)))) # (\add_instance|mi|Mem_addr\(0) & (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux31~1_combout\))) ) ) ) # ( \add_instance|mi|Mux31~3_combout\ & ( !\add_instance|mi|Mux31~2_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(0) & (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux31~0_combout\)))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux31~1_combout\)) # (\add_instance|mi|Mem_addr\(1)))) ) ) ) # ( 
-- !\add_instance|mi|Mux31~3_combout\ & ( !\add_instance|mi|Mux31~2_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux31~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux31~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mux31~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mux31~0_combout\,
	datae => \add_instance|mi|ALT_INV_Mux31~3_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux31~2_combout\,
	combout => \add_instance|mi|Mux31~4_combout\);

-- Location: LABCELL_X80_Y35_N6
\add_instance|LUT_FLUSH|BA[7][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][14]~combout\ = ( \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux1~0_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[7][14]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( \add_instance|LUT_FLUSH|BA[7][14]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][14]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][14]~combout\);

-- Location: LABCELL_X80_Y39_N48
\add_instance|LUT_FLUSH|v[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v[2]~0_combout\ = ( \add_instance|LUT_FLUSH|v\(0) & ( (\add_instance|LUT_FLUSH|v\(1) & (!\add_instance|LUT_FLUSH|v\(2) & !\add_instance|LUT_FLUSH|Equal0~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(2),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	combout => \add_instance|LUT_FLUSH|v[2]~0_combout\);

-- Location: LABCELL_X79_Y39_N54
\add_instance|LUT_FLUSH|v[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v\(2) = ( !\input_vector[1]~input_o\ & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|v\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(2),
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \ALT_INV_input_vector[1]~input_o\,
	combout => \add_instance|LUT_FLUSH|v\(2));

-- Location: LABCELL_X80_Y39_N57
\add_instance|LUT_FLUSH|BA[3][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~1_combout\ = ( \add_instance|LUT_FLUSH|v\(0) & ( (!\add_instance|LUT_FLUSH|v\(3) & (\add_instance|LUT_FLUSH|v\(2) & \add_instance|LUT_FLUSH|v\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(3),
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(2),
	datad => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	combout => \add_instance|LUT_FLUSH|BA[3][0]~1_combout\);

-- Location: LABCELL_X81_Y36_N27
\add_instance|LUT_FLUSH|v[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v[3]~1_combout\ = (!\add_instance|LUT_FLUSH|BA[3][0]~1_combout\) # (\add_instance|LUT_FLUSH|Equal0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~1_combout\,
	combout => \add_instance|LUT_FLUSH|v[3]~1_combout\);

-- Location: LABCELL_X81_Y36_N45
\add_instance|LUT_FLUSH|v[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v\(3) = (!\input_vector[1]~input_o\ & ((!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|v\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111100000011000011110000001100001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(3),
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	combout => \add_instance|LUT_FLUSH|v\(3));

-- Location: LABCELL_X80_Y39_N15
\add_instance|LUT_FLUSH|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|process_0~0_combout\ = ( \add_instance|LUT_FLUSH|v\(0) & ( (\add_instance|LUT_FLUSH|v\(2) & (\add_instance|LUT_FLUSH|v\(1) & \add_instance|LUT_FLUSH|v\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(2),
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(3),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	combout => \add_instance|LUT_FLUSH|process_0~0_combout\);

-- Location: LABCELL_X80_Y39_N45
\add_instance|LUT_FLUSH|v[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v[4]~4_combout\ = ( \add_instance|LUT_FLUSH|process_0~0_combout\ & ( (\add_instance|LUT_FLUSH|Equal0~17_combout\) # (\add_instance|LUT_FLUSH|v\(4)) ) ) # ( !\add_instance|LUT_FLUSH|process_0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(4),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_process_0~0_combout\,
	combout => \add_instance|LUT_FLUSH|v[4]~4_combout\);

-- Location: LABCELL_X79_Y36_N15
\add_instance|LUT_FLUSH|v[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v\(4) = ( \add_instance|LUT_FLUSH|v\(4) & ( !\input_vector[1]~input_o\ ) ) # ( !\add_instance|LUT_FLUSH|v\(4) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\ & !\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(4),
	combout => \add_instance|LUT_FLUSH|v\(4));

-- Location: LABCELL_X83_Y39_N18
\add_instance|LUT_FLUSH|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|process_0~1_combout\ = (\add_instance|LUT_FLUSH|process_0~0_combout\ & \add_instance|LUT_FLUSH|v\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_process_0~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v\(4),
	combout => \add_instance|LUT_FLUSH|process_0~1_combout\);

-- Location: LABCELL_X83_Y39_N30
\add_instance|LUT_FLUSH|v[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v[5]~2_combout\ = ( \add_instance|LUT_FLUSH|process_0~1_combout\ & ( (!\add_instance|LUT_FLUSH|v\(5) & !\add_instance|LUT_FLUSH|Equal0~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_process_0~1_combout\,
	combout => \add_instance|LUT_FLUSH|v[5]~2_combout\);

-- Location: MLABCELL_X84_Y40_N9
\add_instance|LUT_FLUSH|v[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v\(5) = ( \add_instance|LUT_FLUSH|v\(5) & ( !\input_vector[1]~input_o\ ) ) # ( !\add_instance|LUT_FLUSH|v\(5) & ( (\add_instance|LUT_FLUSH|v[5]~2_combout\ & !\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	combout => \add_instance|LUT_FLUSH|v\(5));

-- Location: LABCELL_X83_Y39_N3
\add_instance|LUT_FLUSH|CA[6][6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][6]~1_combout\ = ( \add_instance|LUT_FLUSH|process_0~1_combout\ & ( ((!\add_instance|LUT_FLUSH|v\(5)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\)) # (\add_instance|LUT_FLUSH|v\(6)) ) ) # ( 
-- !\add_instance|LUT_FLUSH|process_0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(6),
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_process_0~1_combout\,
	combout => \add_instance|LUT_FLUSH|CA[6][6]~1_combout\);

-- Location: LABCELL_X81_Y40_N18
\add_instance|LUT_FLUSH|v[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|v\(6) = ( \add_instance|LUT_FLUSH|v\(6) & ( !\input_vector[1]~input_o\ ) ) # ( !\add_instance|LUT_FLUSH|v\(6) & ( (!\input_vector[1]~input_o\ & !\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(6),
	combout => \add_instance|LUT_FLUSH|v\(6));

-- Location: LABCELL_X77_Y36_N36
\add_instance|main_alu_1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~49_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux3~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(12)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~46\ ))
-- \add_instance|main_alu_1|Add0~50\ = CARRY(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux3~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(12)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(12),
	cin => \add_instance|main_alu_1|Add0~46\,
	sumout => \add_instance|main_alu_1|Add0~49_sumout\,
	cout => \add_instance|main_alu_1|Add0~50\);

-- Location: LABCELL_X77_Y36_N39
\add_instance|main_alu_1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~53_sumout\ = SUM(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux2~10_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(13)))) ) + ( 
-- \add_instance|main_alu_1|Add0~50\ ))
-- \add_instance|main_alu_1|Add0~54\ = CARRY(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux2~10_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(13)))) ) + ( 
-- \add_instance|main_alu_1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(13),
	cin => \add_instance|main_alu_1|Add0~50\,
	sumout => \add_instance|main_alu_1|Add0~53_sumout\,
	cout => \add_instance|main_alu_1|Add0~54\);

-- Location: FF_X77_Y36_N41
\add_instance|IF_ID_pipe|pc_2_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~53_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(13));

-- Location: MLABCELL_X78_Y35_N54
\add_instance|ID_RR_pipe|pc_2_reg|Dout[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|ID_RR_pipe|pc_2_reg|Dout[13]~feeder_combout\ = ( \add_instance|IF_ID_pipe|pc_2_reg|Dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|IF_ID_pipe|pc_2_reg|ALT_INV_Dout\(13),
	combout => \add_instance|ID_RR_pipe|pc_2_reg|Dout[13]~feeder_combout\);

-- Location: FF_X78_Y35_N56
\add_instance|ID_RR_pipe|pc_2_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|ID_RR_pipe|pc_2_reg|Dout[13]~feeder_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(13));

-- Location: FF_X79_Y37_N2
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(13),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(13));

-- Location: LABCELL_X70_Y38_N54
\add_instance|EXE_MEM_pipe|D3_reg|Dout[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[13]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(13),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[13]~feeder_combout\);

-- Location: LABCELL_X75_Y36_N0
\add_instance|Alu_Oprd_sel1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux18~0_combout\ = ( \add_instance|Prio_mux_2|output[13]~2_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[13]~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux18~0_combout\);

-- Location: LABCELL_X73_Y41_N24
\add_instance|cls|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux2~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux2~0_combout\);

-- Location: LABCELL_X73_Y41_N45
\add_instance|RF|registers[0][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][13]~combout\ = ( \add_instance|RF|registers[0][13]~combout\ & ( \add_instance|RF|Decoder0~0_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux2~0_combout\) ) ) ) # ( !\add_instance|RF|registers[0][13]~combout\ & 
-- ( \add_instance|RF|Decoder0~0_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux2~0_combout\) ) ) ) # ( \add_instance|RF|registers[0][13]~combout\ & ( !\add_instance|RF|Decoder0~0_combout\ & ( !\input_vector[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|cls|ALT_INV_Mux2~0_combout\,
	datae => \add_instance|RF|ALT_INV_registers[0][13]~combout\,
	dataf => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	combout => \add_instance|RF|registers[0][13]~combout\);

-- Location: LABCELL_X73_Y38_N24
\add_instance|RF|registers[3][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][13]~combout\ = ( \add_instance|RF|registers[3][13]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~3_combout\) # (\add_instance|cls|Mux2~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[3][13]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~3_combout\ & \add_instance|cls|Mux2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datad => \add_instance|cls|ALT_INV_Mux2~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[3][13]~combout\,
	combout => \add_instance|RF|registers[3][13]~combout\);

-- Location: MLABCELL_X72_Y38_N36
\add_instance|RR_EXE_pipe|D1_reg|Dout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~2_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(13) & ( \add_instance|RF|registers[3][13]~combout\ & ( ((\add_instance|x\(2)) # (\add_instance|RF|registers[0][13]~combout\)) # 
-- (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)) ) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(13) & ( \add_instance|RF|registers[3][13]~combout\ & ( (!\add_instance|x\(2) & ((\add_instance|RF|registers[0][13]~combout\) # 
-- (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)))) ) ) ) # ( \add_instance|p_mem_wb|D3_reg|Dout\(13) & ( !\add_instance|RF|registers[3][13]~combout\ & ( ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & \add_instance|RF|registers[0][13]~combout\)) # 
-- (\add_instance|x\(2)) ) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(13) & ( !\add_instance|RF|registers[3][13]~combout\ & ( (!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[0][13]~combout\ & !\add_instance|x\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011001111111100111111000000000011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datac => \add_instance|RF|ALT_INV_registers[0][13]~combout\,
	datad => \add_instance|ALT_INV_x\(2),
	datae => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|RF|ALT_INV_registers[3][13]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~2_combout\);

-- Location: FF_X72_Y38_N38
\add_instance|RR_EXE_pipe|D1_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~2_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(13));

-- Location: MLABCELL_X72_Y37_N36
\add_instance|Prio_mux_1|output[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[13]~2_combout\ = ( \add_instance|RR_EXE_pipe|D1_reg|Dout\(13) & ( ((!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) # 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(13)) ) ) # ( !\add_instance|RR_EXE_pipe|D1_reg|Dout\(13) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(13) & (((!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & \add_instance|Prio_mux_1|Equal0~1_combout\)) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001111000000100000111111011111000011111101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datab => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(13),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(13),
	combout => \add_instance|Prio_mux_1|output[13]~2_combout\);

-- Location: LABCELL_X73_Y37_N9
\add_instance|Alu_Oprd_sel1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux2~0_combout\ = ( \add_instance|Prio_mux_1|output[13]~2_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ((\add_instance|Prio_mux_2|output[13]~2_combout\))) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(13)))) ) ) # ( !\add_instance|Prio_mux_1|output[13]~2_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & 
-- ((\add_instance|Prio_mux_2|output[13]~2_combout\))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000000010101000110101011111110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(13),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|Prio_mux_2|ALT_INV_output[13]~2_combout\,
	dataf => \add_instance|Prio_mux_1|ALT_INV_output[13]~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux2~0_combout\);

-- Location: LABCELL_X70_Y38_N27
\add_instance|EXE_MEM_pipe|D3_reg|Dout[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[12]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(12),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[12]~feeder_combout\);

-- Location: LABCELL_X75_Y40_N18
\add_instance|cls|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux3~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(12),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux3~0_combout\);

-- Location: LABCELL_X75_Y40_N51
\add_instance|RF|registers[5][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][12]~combout\ = ( \add_instance|RF|registers[5][12]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux3~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[5][12]~combout\ & ( (\add_instance|cls|Mux3~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux3~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][12]~combout\,
	combout => \add_instance|RF|registers[5][12]~combout\);

-- Location: LABCELL_X75_Y40_N48
\add_instance|RF|registers[7][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][12]~combout\ = ( \add_instance|RF|registers[7][12]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux3~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[7][12]~combout\ & ( (\add_instance|cls|Mux3~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux3~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][12]~combout\,
	combout => \add_instance|RF|registers[7][12]~combout\);

-- Location: LABCELL_X75_Y40_N9
\add_instance|RF|registers[6][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][12]~combout\ = ( \add_instance|RF|registers[6][12]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux3~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[6][12]~combout\ & ( (\add_instance|cls|Mux3~0_combout\ & (\add_instance|RF|Decoder0~7_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000011011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux3~0_combout\,
	datab => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[6][12]~combout\,
	combout => \add_instance|RF|registers[6][12]~combout\);

-- Location: LABCELL_X75_Y40_N6
\add_instance|RF|registers[4][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][12]~combout\ = ( \add_instance|RF|registers[4][12]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux3~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[4][12]~combout\ & ( (\add_instance|cls|Mux3~0_combout\ & (\add_instance|RF|Decoder0~5_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux3~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[4][12]~combout\,
	combout => \add_instance|RF|registers[4][12]~combout\);

-- Location: LABCELL_X75_Y40_N42
\add_instance|RR_EXE_pipe|D2_reg|Dout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~9_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[4][12]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((\add_instance|RF|registers[6][12]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[7][12]~combout\)) ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[4][12]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) # 
-- (\add_instance|RF|registers[5][12]~combout\) ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( !\add_instance|RF|registers[4][12]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((\add_instance|RF|registers[6][12]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[7][12]~combout\)) ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( !\add_instance|RF|registers[4][12]~combout\ & ( (\add_instance|RF|registers[5][12]~combout\ & 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[5][12]~combout\,
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datac => \add_instance|RF|ALT_INV_registers[7][12]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[6][12]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|RF|ALT_INV_registers[4][12]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~9_combout\);

-- Location: LABCELL_X75_Y40_N33
\add_instance|RF|registers[2][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][12]~combout\ = ( \add_instance|RF|registers[2][12]~combout\ & ( ((!\add_instance|RF|Decoder0~2_combout\) # (\input_vector[1]~input_o\)) # (\add_instance|cls|Mux3~0_combout\) ) ) # ( !\add_instance|RF|registers[2][12]~combout\ 
-- & ( ((\add_instance|cls|Mux3~0_combout\ & \add_instance|RF|Decoder0~2_combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux3~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][12]~combout\,
	combout => \add_instance|RF|registers[2][12]~combout\);

-- Location: LABCELL_X75_Y40_N24
\add_instance|RF|registers[0][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][12]~combout\ = ( \add_instance|RF|Decoder0~0_combout\ & ( \add_instance|cls|Mux3~0_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|RF|Decoder0~0_combout\ & ( \add_instance|cls|Mux3~0_combout\ & ( 
-- (\add_instance|RF|registers[0][12]~combout\ & !\input_vector[1]~input_o\) ) ) ) # ( !\add_instance|RF|Decoder0~0_combout\ & ( !\add_instance|cls|Mux3~0_combout\ & ( (\add_instance|RF|registers[0][12]~combout\ & !\input_vector[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000000000000001000100010001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][12]~combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	dataf => \add_instance|cls|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|RF|registers[0][12]~combout\);

-- Location: LABCELL_X75_Y40_N21
\add_instance|RF|registers[3][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][12]~combout\ = ( \add_instance|cls|Mux3~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[3][12]~combout\) # (\add_instance|RF|Decoder0~3_combout\))) ) ) # ( !\add_instance|cls|Mux3~0_combout\ & ( 
-- (!\add_instance|RF|Decoder0~3_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|registers[3][12]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_registers[3][12]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|RF|registers[3][12]~combout\);

-- Location: LABCELL_X75_Y40_N30
\add_instance|RF|registers[1][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][12]~combout\ = ( \add_instance|RF|registers[1][12]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux3~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[1][12]~combout\ & ( (\add_instance|cls|Mux3~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux3~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][12]~combout\,
	combout => \add_instance|RF|registers[1][12]~combout\);

-- Location: LABCELL_X75_Y40_N36
\add_instance|RR_EXE_pipe|D2_reg|Dout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~10_combout\ = ( \add_instance|RF|registers[3][12]~combout\ & ( \add_instance|RF|registers[1][12]~combout\ & ( ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[0][12]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[2][12]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) ) ) ) # ( !\add_instance|RF|registers[3][12]~combout\ & ( \add_instance|RF|registers[1][12]~combout\ & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[0][12]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[2][12]~combout\)))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1))))) ) ) ) # ( \add_instance|RF|registers[3][12]~combout\ & ( !\add_instance|RF|registers[1][12]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & 
-- ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[0][12]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[2][12]~combout\)))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & 
-- (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(1))))) ) ) ) # ( !\add_instance|RF|registers[3][12]~combout\ & ( !\add_instance|RF|registers[1][12]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[0][12]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[2][12]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[2][12]~combout\,
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datac => \add_instance|RF|ALT_INV_registers[0][12]~combout\,
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datae => \add_instance|RF|ALT_INV_registers[3][12]~combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][12]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~10_combout\);

-- Location: LABCELL_X75_Y41_N15
\add_instance|RR_EXE_pipe|D2_reg|Dout~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~11_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout~10_combout\ & ( \add_instance|y\(2) & ( \add_instance|p_mem_wb|D3_reg|Dout\(12) ) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~10_combout\ & ( 
-- \add_instance|y\(2) & ( \add_instance|p_mem_wb|D3_reg|Dout\(12) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout~10_combout\ & ( !\add_instance|y\(2) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # (\add_instance|RR_EXE_pipe|D2_reg|Dout~9_combout\) ) ) 
-- ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~10_combout\ & ( !\add_instance|y\(2) & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & \add_instance|RR_EXE_pipe|D2_reg|Dout~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(12),
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~9_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~10_combout\,
	dataf => \add_instance|ALT_INV_y\(2),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~11_combout\);

-- Location: FF_X73_Y37_N2
\add_instance|RR_EXE_pipe|D2_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~11_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(12));

-- Location: LABCELL_X73_Y37_N21
\add_instance|Prio_mux_2|output[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[12]~3_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(12) & ( \add_instance|p_mem_wb|D3_reg|Dout\(12) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(12) & ( \add_instance|p_mem_wb|D3_reg|Dout\(12) & ( 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((\add_instance|Prio_mux_2|Equal0~0_combout\ & !\add_instance|Addr_cmp_4|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (((\add_instance|Prio_mux_2|Equal0~0_combout\ & !\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(12) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(12) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100001101110100101111001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(12),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(12),
	combout => \add_instance|Prio_mux_2|output[12]~3_combout\);

-- Location: LABCELL_X75_Y35_N27
\add_instance|Alu_Oprd_sel1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux19~0_combout\ = ( \add_instance|Prio_mux_2|output[12]~3_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[12]~3_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux19~0_combout\);

-- Location: LABCELL_X73_Y38_N30
\add_instance|RF|registers[0][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][11]~combout\ = ( \add_instance|cls|Mux4~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|Decoder0~0_combout\) # (\add_instance|RF|registers[0][11]~combout\))) ) ) # ( !\add_instance|cls|Mux4~0_combout\ & ( 
-- (\add_instance|RF|registers[0][11]~combout\ & (!\add_instance|RF|Decoder0~0_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_registers[0][11]~combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|cls|ALT_INV_Mux4~0_combout\,
	combout => \add_instance|RF|registers[0][11]~combout\);

-- Location: LABCELL_X73_Y38_N27
\add_instance|RF|registers[3][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][11]~combout\ = ( \add_instance|cls|Mux4~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[3][11]~combout\) # (\add_instance|RF|Decoder0~3_combout\))) ) ) # ( !\add_instance|cls|Mux4~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (!\add_instance|RF|Decoder0~3_combout\ & \add_instance|RF|registers[3][11]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datad => \add_instance|RF|ALT_INV_registers[3][11]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux4~0_combout\,
	combout => \add_instance|RF|registers[3][11]~combout\);

-- Location: LABCELL_X73_Y38_N54
\add_instance|RR_EXE_pipe|D1_reg|Dout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~4_combout\ = ( \add_instance|RF|registers[3][11]~combout\ & ( (!\add_instance|x\(2) & (((\add_instance|ID_RR_pipe|AD1_reg|Dout\(0))) # (\add_instance|RF|registers[0][11]~combout\))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(11))))) ) ) # ( !\add_instance|RF|registers[3][11]~combout\ & ( (!\add_instance|x\(2) & (\add_instance|RF|registers[0][11]~combout\ & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0))))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000011010100110000001101010011111100110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][11]~combout\,
	datab => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(11),
	datac => \add_instance|ALT_INV_x\(2),
	datad => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RF|ALT_INV_registers[3][11]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~4_combout\);

-- Location: FF_X73_Y38_N56
\add_instance|RR_EXE_pipe|D1_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~4_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(11));

-- Location: FF_X72_Y37_N8
\add_instance|EXE_MEM_pipe|D1_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(11),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(11));

-- Location: MLABCELL_X72_Y37_N39
\add_instance|mi|Mem_in[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(11) = ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(11) & ( (\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|Mem_in\(11)) ) ) # ( !\add_instance|EXE_MEM_pipe|D1_reg|Dout\(11) & ( (\add_instance|mi|Mem_in\(11) & 
-- !\add_instance|mi|Mux33~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(11),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(11),
	combout => \add_instance|mi|Mem_in\(11));

-- Location: MLABCELL_X65_Y39_N0
\add_instance|data_mem1|ram_block[22][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][11]~feeder_combout\ = \add_instance|mi|Mem_in\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[22][11]~feeder_combout\);

-- Location: FF_X65_Y39_N2
\add_instance|data_mem1|ram_block[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][11]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][11]~q\);

-- Location: MLABCELL_X65_Y39_N21
\add_instance|data_mem1|ram_block[18][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[18][11]~feeder_combout\ = ( \add_instance|mi|Mem_in\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[18][11]~feeder_combout\);

-- Location: FF_X65_Y39_N22
\add_instance|data_mem1|ram_block[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[18][11]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][11]~q\);

-- Location: FF_X65_Y39_N56
\add_instance|data_mem1|ram_block[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][11]~q\);

-- Location: LABCELL_X63_Y37_N51
\add_instance|data_mem1|ram_block[26][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][11]~feeder_combout\ = ( \add_instance|mi|Mem_in\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[26][11]~feeder_combout\);

-- Location: FF_X63_Y37_N53
\add_instance|data_mem1|ram_block[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][11]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][11]~q\);

-- Location: MLABCELL_X65_Y39_N57
\add_instance|mi|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~2_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[26][11]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[30][11]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[26][11]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[18][11]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[22][11]~q\)) ) ) ) # ( \add_instance|mi|Mem_addr\(3) 
-- & ( !\add_instance|data_mem1|ram_block[26][11]~q\ & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[30][11]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[26][11]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[18][11]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[22][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[22][11]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[18][11]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[30][11]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[26][11]~q\,
	combout => \add_instance|mi|Mux28~2_combout\);

-- Location: FF_X66_Y40_N38
\add_instance|data_mem1|ram_block[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][11]~q\);

-- Location: LABCELL_X66_Y40_N42
\add_instance|data_mem1|ram_block[19][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[19][11]~feeder_combout\ = \add_instance|mi|Mem_in\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[19][11]~feeder_combout\);

-- Location: FF_X66_Y40_N44
\add_instance|data_mem1|ram_block[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[19][11]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][11]~q\);

-- Location: FF_X66_Y40_N29
\add_instance|data_mem1|ram_block[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][11]~q\);

-- Location: FF_X66_Y39_N46
\add_instance|data_mem1|ram_block[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][11]~q\);

-- Location: LABCELL_X66_Y40_N24
\add_instance|mi|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~3_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][11]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][11]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[31][11]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][11]~q\ & ( (\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[19][11]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][11]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][11]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[31][11]~q\))) ) ) 
-- ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][11]~q\ & ( (\add_instance|data_mem1|ram_block[19][11]~q\ & !\add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[27][11]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[19][11]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[31][11]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[23][11]~q\,
	combout => \add_instance|mi|Mux28~3_combout\);

-- Location: LABCELL_X64_Y38_N0
\add_instance|data_mem1|ram_block[25][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[25][11]~feeder_combout\ = ( \add_instance|mi|Mem_in\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[25][11]~feeder_combout\);

-- Location: FF_X64_Y38_N2
\add_instance|data_mem1|ram_block[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[25][11]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][11]~q\);

-- Location: FF_X63_Y38_N25
\add_instance|data_mem1|ram_block[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][11]~q\);

-- Location: LABCELL_X64_Y38_N33
\add_instance|data_mem1|ram_block[29][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[29][11]~feeder_combout\ = ( \add_instance|mi|Mem_in\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[29][11]~feeder_combout\);

-- Location: FF_X64_Y38_N35
\add_instance|data_mem1|ram_block[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[29][11]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][11]~q\);

-- Location: LABCELL_X64_Y38_N15
\add_instance|data_mem1|ram_block[17][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[17][11]~feeder_combout\ = ( \add_instance|mi|Mem_in\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[17][11]~feeder_combout\);

-- Location: FF_X64_Y38_N17
\add_instance|data_mem1|ram_block[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[17][11]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][11]~q\);

-- Location: LABCELL_X64_Y38_N6
\add_instance|mi|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~1_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[17][11]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[25][11]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[29][11]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[17][11]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[21][11]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[17][11]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[25][11]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[29][11]~q\))) ) ) 
-- ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[17][11]~q\ & ( (\add_instance|data_mem1|ram_block[21][11]~q\ & \add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[25][11]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[21][11]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[29][11]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[17][11]~q\,
	combout => \add_instance|mi|Mux28~1_combout\);

-- Location: FF_X64_Y39_N2
\add_instance|data_mem1|ram_block[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][11]~q\);

-- Location: FF_X64_Y39_N19
\add_instance|data_mem1|ram_block[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][11]~q\);

-- Location: FF_X64_Y39_N29
\add_instance|data_mem1|ram_block[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][11]~q\);

-- Location: FF_X65_Y38_N47
\add_instance|data_mem1|ram_block[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][11]~q\);

-- Location: LABCELL_X64_Y39_N3
\add_instance|mi|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[16][11]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[20][11]~q\))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[28][11]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[16][11]~q\ & ( (!\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[24][11]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[16][11]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[20][11]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[28][11]~q\)) ) ) 
-- ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[16][11]~q\ & ( (\add_instance|mi|Mem_addr\(3) & \add_instance|data_mem1|ram_block[24][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[28][11]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[20][11]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[24][11]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[16][11]~q\,
	combout => \add_instance|mi|Mux28~0_combout\);

-- Location: LABCELL_X66_Y36_N24
\add_instance|mi|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~4_combout\ = ( \add_instance|mi|Mux28~1_combout\ & ( \add_instance|mi|Mux28~0_combout\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux28~2_combout\)) # (\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|mi|Mux28~3_combout\)))) ) ) ) # ( !\add_instance|mi|Mux28~1_combout\ & ( \add_instance|mi|Mux28~0_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1)) # ((\add_instance|mi|Mux28~2_combout\)))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux28~3_combout\)))) ) ) ) # ( \add_instance|mi|Mux28~1_combout\ & ( !\add_instance|mi|Mux28~0_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux28~2_combout\))) # (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1)) # ((\add_instance|mi|Mux28~3_combout\)))) ) ) ) # ( !\add_instance|mi|Mux28~1_combout\ & ( 
-- !\add_instance|mi|Mux28~0_combout\ & ( (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux28~2_combout\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux28~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mux28~2_combout\,
	datad => \add_instance|mi|ALT_INV_Mux28~3_combout\,
	datae => \add_instance|mi|ALT_INV_Mux28~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux28~0_combout\,
	combout => \add_instance|mi|Mux28~4_combout\);

-- Location: FF_X68_Y36_N22
\add_instance|data_mem1|ram_block[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][11]~q\);

-- Location: FF_X64_Y36_N19
\add_instance|data_mem1|ram_block[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][11]~q\);

-- Location: MLABCELL_X65_Y36_N54
\add_instance|data_mem1|ram_block[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[2][11]~feeder_combout\ = ( \add_instance|mi|Mem_in\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[2][11]~feeder_combout\);

-- Location: FF_X65_Y36_N56
\add_instance|data_mem1|ram_block[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[2][11]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][11]~q\);

-- Location: FF_X67_Y36_N20
\add_instance|data_mem1|ram_block[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][11]~q\);

-- Location: LABCELL_X67_Y36_N21
\add_instance|mi|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~5_combout\ = ( \add_instance|data_mem1|ram_block[2][11]~q\ & ( \add_instance|data_mem1|ram_block[3][11]~q\ & ( ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[0][11]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[1][11]~q\))) # (\add_instance|mi|Mem_addr\(1)) ) ) ) # ( !\add_instance|data_mem1|ram_block[2][11]~q\ & ( \add_instance|data_mem1|ram_block[3][11]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (((\add_instance|data_mem1|ram_block[0][11]~q\ & !\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1))) # (\add_instance|data_mem1|ram_block[1][11]~q\))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[2][11]~q\ & ( !\add_instance|data_mem1|ram_block[3][11]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[0][11]~q\)))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[1][11]~q\ & ((!\add_instance|mi|Mem_addr\(1))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[2][11]~q\ & ( !\add_instance|data_mem1|ram_block[3][11]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & 
-- ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[0][11]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[1][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[1][11]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[0][11]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[2][11]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[3][11]~q\,
	combout => \add_instance|mi|Mux28~5_combout\);

-- Location: FF_X67_Y35_N38
\add_instance|data_mem1|ram_block[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][11]~q\);

-- Location: FF_X67_Y35_N8
\add_instance|data_mem1|ram_block[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][11]~q\);

-- Location: FF_X68_Y35_N55
\add_instance|data_mem1|ram_block[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][11]~q\);

-- Location: LABCELL_X68_Y35_N18
\add_instance|data_mem1|ram_block[13][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][11]~feeder_combout\ = \add_instance|mi|Mem_in\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[13][11]~feeder_combout\);

-- Location: FF_X68_Y35_N19
\add_instance|data_mem1|ram_block[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][11]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][11]~q\);

-- Location: LABCELL_X67_Y35_N3
\add_instance|mi|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~8_combout\ = ( \add_instance|data_mem1|ram_block[13][11]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[15][11]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[13][11]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (\add_instance|data_mem1|ram_block[15][11]~q\ & \add_instance|mi|Mem_addr\(1)) ) ) ) # ( \add_instance|data_mem1|ram_block[13][11]~q\ & ( !\add_instance|mi|Mem_addr\(0) & 
-- ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[12][11]~q\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[14][11]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[13][11]~q\ & ( 
-- !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[12][11]~q\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[14][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[15][11]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[12][11]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[14][11]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[13][11]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux28~8_combout\);

-- Location: FF_X67_Y36_N29
\add_instance|data_mem1|ram_block[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][11]~q\);

-- Location: LABCELL_X64_Y35_N36
\add_instance|data_mem1|ram_block[4][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[4][11]~feeder_combout\ = \add_instance|mi|Mem_in\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[4][11]~feeder_combout\);

-- Location: FF_X64_Y35_N37
\add_instance|data_mem1|ram_block[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[4][11]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][11]~q\);

-- Location: LABCELL_X64_Y35_N48
\add_instance|data_mem1|ram_block[5][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][11]~feeder_combout\ = \add_instance|mi|Mem_in\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[5][11]~feeder_combout\);

-- Location: FF_X64_Y35_N49
\add_instance|data_mem1|ram_block[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][11]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][11]~q\);

-- Location: LABCELL_X64_Y35_N0
\add_instance|data_mem1|ram_block[6][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][11]~feeder_combout\ = \add_instance|mi|Mem_in\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[6][11]~feeder_combout\);

-- Location: FF_X64_Y35_N1
\add_instance|data_mem1|ram_block[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][11]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][11]~q\);

-- Location: LABCELL_X66_Y36_N21
\add_instance|mi|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][11]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[5][11]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][11]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[7][11]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[4][11]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[5][11]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[6][11]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux28~6_combout\);

-- Location: FF_X70_Y36_N26
\add_instance|data_mem1|ram_block[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][11]~q\);

-- Location: FF_X71_Y36_N26
\add_instance|data_mem1|ram_block[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][11]~q\);

-- Location: FF_X70_Y36_N32
\add_instance|data_mem1|ram_block[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(11),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][11]~q\);

-- Location: LABCELL_X71_Y38_N0
\add_instance|data_mem1|ram_block[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[8][11]~feeder_combout\ = ( \add_instance|mi|Mem_in\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(11),
	combout => \add_instance|data_mem1|ram_block[8][11]~feeder_combout\);

-- Location: FF_X71_Y38_N2
\add_instance|data_mem1|ram_block[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[8][11]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][11]~q\);

-- Location: LABCELL_X70_Y36_N27
\add_instance|mi|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~7_combout\ = ( \add_instance|data_mem1|ram_block[8][11]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][11]~q\))) # (\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|data_mem1|ram_block[11][11]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][11]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][11]~q\))) # 
-- (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[11][11]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[8][11]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[10][11]~q\) 
-- ) ) ) # ( !\add_instance|data_mem1|ram_block[8][11]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|data_mem1|ram_block[10][11]~q\ & \add_instance|mi|Mem_addr\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[11][11]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[9][11]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[10][11]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[8][11]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux28~7_combout\);

-- Location: LABCELL_X67_Y36_N24
\add_instance|mi|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~9_combout\ = ( \add_instance|mi|Mux28~6_combout\ & ( \add_instance|mi|Mux28~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3))) # (\add_instance|mi|Mux28~5_combout\))) # (\add_instance|mi|Mem_addr\(2) 
-- & (((!\add_instance|mi|Mem_addr\(3)) # (\add_instance|mi|Mux28~8_combout\)))) ) ) ) # ( !\add_instance|mi|Mux28~6_combout\ & ( \add_instance|mi|Mux28~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3))) # 
-- (\add_instance|mi|Mux28~5_combout\))) # (\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mux28~8_combout\ & \add_instance|mi|Mem_addr\(3))))) ) ) ) # ( \add_instance|mi|Mux28~6_combout\ & ( !\add_instance|mi|Mux28~7_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux28~5_combout\ & ((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3)) # (\add_instance|mi|Mux28~8_combout\)))) ) ) ) # ( 
-- !\add_instance|mi|Mux28~6_combout\ & ( !\add_instance|mi|Mux28~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux28~5_combout\ & ((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|mi|Mux28~8_combout\ & \add_instance|mi|Mem_addr\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux28~5_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux28~8_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mux28~6_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux28~7_combout\,
	combout => \add_instance|mi|Mux28~9_combout\);

-- Location: LABCELL_X81_Y35_N0
\add_instance|LUT_FLUSH|BA[7][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][11]~combout\ = ( \add_instance|pc_predictor|Mux4~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) # (\add_instance|LUT_FLUSH|BA[7][11]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux4~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[7][11]~combout\ & !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][11]~combout\);

-- Location: LABCELL_X81_Y35_N42
\add_instance|LUT_FLUSH|BA[6][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][11]~combout\ = ( \add_instance|pc_predictor|Mux4~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) # (\add_instance|LUT_FLUSH|BA[6][11]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux4~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[6][11]~combout\ & !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][11]~combout\);

-- Location: LABCELL_X80_Y35_N27
\add_instance|pc_IF[11]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[11]~9_combout\ = (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(11))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(11),
	combout => \add_instance|pc_IF[11]~9_combout\);

-- Location: FF_X80_Y35_N29
\add_instance|IF_ID_pipe|pc_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[11]~9_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(11));

-- Location: FF_X80_Y35_N20
\add_instance|ID_RR_pipe|pc_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(11),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(11));

-- Location: FF_X73_Y37_N47
\add_instance|RR_EXE_pipe|pc_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(11),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(11));

-- Location: FF_X81_Y35_N8
\add_instance|EXE_MEM_pipe|pc_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(11),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11));

-- Location: LABCELL_X83_Y37_N42
\add_instance|LUT_FLUSH|CA[5][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][11]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (\add_instance|LUT_FLUSH|CA[5][11]~combout\) # (\add_instance|LUT_FLUSH|v[5]~2_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( 
-- (!\add_instance|LUT_FLUSH|v[5]~2_combout\ & \add_instance|LUT_FLUSH|CA[5][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][11]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|CA[5][11]~combout\);

-- Location: MLABCELL_X82_Y36_N0
\add_instance|LUT_FLUSH|CA[5][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][12]~combout\ = ( \add_instance|LUT_FLUSH|v[5]~2_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) ) ) # ( !\add_instance|LUT_FLUSH|v[5]~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][12]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][12]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	combout => \add_instance|LUT_FLUSH|CA[5][12]~combout\);

-- Location: MLABCELL_X82_Y35_N45
\add_instance|LUT_FLUSH|BA[5][0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~21_combout\ = ( \add_instance|LUT_FLUSH|CA[5][11]~combout\ & ( \add_instance|LUT_FLUSH|CA[5][12]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[5][11]~combout\ & ( \add_instance|LUT_FLUSH|CA[5][12]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)) ) ) ) # ( \add_instance|LUT_FLUSH|CA[5][11]~combout\ & ( 
-- !\add_instance|LUT_FLUSH|CA[5][12]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[5][11]~combout\ & ( !\add_instance|LUT_FLUSH|CA[5][12]~combout\ & ( 
-- (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000011110000000000000000111100000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[5][11]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][12]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~21_combout\);

-- Location: LABCELL_X75_Y38_N39
\add_instance|LUT_FLUSH|BA[7][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][8]~combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) # (\add_instance|LUT_FLUSH|BA[7][8]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[7][8]~combout\ & !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][8]~combout\);

-- Location: LABCELL_X75_Y38_N57
\add_instance|LUT_FLUSH|BA[5][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][8]~combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][8]~combout\) # (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & \add_instance|LUT_FLUSH|BA[5][8]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][8]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][8]~combout\);

-- Location: LABCELL_X79_Y36_N27
\add_instance|LUT_FLUSH|CA[4][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][13]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][13]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( 
-- (\add_instance|LUT_FLUSH|v[4]~4_combout\ & \add_instance|LUT_FLUSH|CA[4][13]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][13]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	combout => \add_instance|LUT_FLUSH|CA[4][13]~combout\);

-- Location: FF_X80_Y38_N26
\add_instance|EXE_MEM_pipe|pc_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(7),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7));

-- Location: LABCELL_X80_Y38_N30
\add_instance|LUT_FLUSH|CA[4][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][7]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][7]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( 
-- (\add_instance|LUT_FLUSH|CA[4][7]~combout\ & \add_instance|LUT_FLUSH|v[4]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|CA[4][7]~combout\);

-- Location: FF_X81_Y40_N44
\add_instance|EXE_MEM_pipe|pc_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(1),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1));

-- Location: LABCELL_X79_Y40_N45
\add_instance|LUT_FLUSH|CA[4][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][1]~combout\ = ( \add_instance|LUT_FLUSH|v[4]~4_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( \add_instance|LUT_FLUSH|CA[4][1]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|v[4]~4_combout\ & ( 
-- \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) ) ) # ( \add_instance|LUT_FLUSH|v[4]~4_combout\ & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( \add_instance|LUT_FLUSH|CA[4][1]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][1]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|CA[4][1]~combout\);

-- Location: FF_X81_Y40_N32
\add_instance|EXE_MEM_pipe|pc_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(0),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0));

-- Location: LABCELL_X79_Y40_N57
\add_instance|LUT_FLUSH|CA[4][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][0]~combout\ = ( \add_instance|LUT_FLUSH|v[4]~4_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( \add_instance|LUT_FLUSH|CA[4][0]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|v[4]~4_combout\ & ( 
-- \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) ) ) # ( \add_instance|LUT_FLUSH|v[4]~4_combout\ & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( \add_instance|LUT_FLUSH|CA[4][0]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][0]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|CA[4][0]~combout\);

-- Location: LABCELL_X79_Y40_N30
\add_instance|LUT_FLUSH|BA[4][0]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~78_combout\ = ( \add_instance|LUT_FLUSH|CA[4][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(4) & (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) $ 
-- (\add_instance|LUT_FLUSH|CA[4][1]~combout\)))) ) ) # ( !\add_instance|LUT_FLUSH|CA[4][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(4) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) $ 
-- (\add_instance|LUT_FLUSH|CA[4][1]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000000000010010000000000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][1]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(4),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[4][0]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][0]~78_combout\);

-- Location: LABCELL_X83_Y40_N54
\add_instance|LUT_FLUSH|CA[4][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][4]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][4]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( 
-- (\add_instance|LUT_FLUSH|v[4]~4_combout\ & \add_instance|LUT_FLUSH|CA[4][4]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][4]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|CA[4][4]~combout\);

-- Location: FF_X81_Y40_N17
\add_instance|EXE_MEM_pipe|pc_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(2),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2));

-- Location: LABCELL_X83_Y40_N3
\add_instance|LUT_FLUSH|CA[4][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][3]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][3]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- (\add_instance|LUT_FLUSH|v[4]~4_combout\ & \add_instance|LUT_FLUSH|CA[4][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][3]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|CA[4][3]~combout\);

-- Location: LABCELL_X79_Y40_N18
\add_instance|LUT_FLUSH|CA[4][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][2]~combout\ = ( \add_instance|LUT_FLUSH|v[4]~4_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( \add_instance|LUT_FLUSH|CA[4][2]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|v[4]~4_combout\ & ( 
-- \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) ) ) # ( \add_instance|LUT_FLUSH|v[4]~4_combout\ & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( \add_instance|LUT_FLUSH|CA[4][2]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][2]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	combout => \add_instance|LUT_FLUSH|CA[4][2]~combout\);

-- Location: LABCELL_X83_Y40_N51
\add_instance|LUT_FLUSH|BA[4][0]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~79_combout\ = ( \add_instance|LUT_FLUSH|CA[4][3]~combout\ & ( \add_instance|LUT_FLUSH|CA[4][2]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2)) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[4][3]~combout\ & ( \add_instance|LUT_FLUSH|CA[4][2]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2)) ) ) ) # ( \add_instance|LUT_FLUSH|CA[4][3]~combout\ & ( 
-- !\add_instance|LUT_FLUSH|CA[4][2]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2)) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[4][3]~combout\ & ( !\add_instance|LUT_FLUSH|CA[4][2]~combout\ & ( 
-- (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000010101010000000000000000101010100000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[4][3]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[4][2]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][0]~79_combout\);

-- Location: LABCELL_X83_Y40_N42
\add_instance|LUT_FLUSH|BA[4][0]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~80_combout\ = ( \add_instance|LUT_FLUSH|BA[4][0]~79_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~78_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) $ (\add_instance|LUT_FLUSH|CA[4][4]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~78_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][4]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~79_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][0]~80_combout\);

-- Location: LABCELL_X80_Y40_N27
\add_instance|LUT_FLUSH|CA[4][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][5]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][5]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( 
-- (\add_instance|LUT_FLUSH|v[4]~4_combout\ & \add_instance|LUT_FLUSH|CA[4][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][5]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|CA[4][5]~combout\);

-- Location: LABCELL_X79_Y35_N48
\add_instance|LUT_FLUSH|BA[7][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][6]~combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) # (\add_instance|LUT_FLUSH|BA[7][6]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[7][6]~combout\ & !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][6]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][6]~combout\);

-- Location: LABCELL_X79_Y35_N3
\add_instance|LUT_FLUSH|BA[5][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][6]~combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][6]~combout\) # (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & \add_instance|LUT_FLUSH|BA[5][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][6]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][6]~combout\);

-- Location: LABCELL_X79_Y35_N36
\add_instance|LUT_FLUSH|BA[4][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][6]~combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][6]~combout\) # (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & \add_instance|LUT_FLUSH|BA[4][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][6]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][6]~combout\);

-- Location: LABCELL_X79_Y35_N51
\add_instance|LUT_FLUSH|BA[6][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][6]~combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) # (\add_instance|LUT_FLUSH|BA[6][6]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[6][6]~combout\ & !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[6][6]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][6]~combout\);

-- Location: MLABCELL_X84_Y38_N21
\add_instance|LUT_FLUSH|CA[6][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][0]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][0]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][0]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[6][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|CA[6][0]~combout\);

-- Location: LABCELL_X83_Y38_N48
\add_instance|LUT_FLUSH|Branch_addr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~18_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[6][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(6) & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((\add_instance|pc_predictor|Mux15~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|PC|Dout\(0))))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[6][0]~combout\ & ( 
-- (\add_instance|pc_predictor|Mux15~2_combout\ & \add_instance|LUT_FLUSH|v\(6)) ) ) ) # ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[6][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(6) & 
-- ((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux15~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(0))))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( 
-- !\add_instance|LUT_FLUSH|CA[6][0]~combout\ & ( (!\add_instance|pc_predictor|Mux15~2_combout\ & \add_instance|LUT_FLUSH|v\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000101000000011000000110000001100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(0),
	datab => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(6),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][0]~combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~18_combout\);

-- Location: LABCELL_X83_Y38_N15
\add_instance|LUT_FLUSH|CA[6][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][4]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][4]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][4]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|CA[6][4]~combout\);

-- Location: LABCELL_X83_Y38_N45
\add_instance|LUT_FLUSH|Equal7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~5_combout\ = ( \add_instance|LUT_FLUSH|CA[6][4]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux11~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux11~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(4))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][4]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux11~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux11~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011101000011110001110111110000111000101111000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(4),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][4]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~5_combout\);

-- Location: LABCELL_X83_Y38_N27
\add_instance|LUT_FLUSH|CA[6][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][2]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][2]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][2]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	combout => \add_instance|LUT_FLUSH|CA[6][2]~combout\);

-- Location: LABCELL_X83_Y38_N21
\add_instance|LUT_FLUSH|Equal7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~3_combout\ = ( \add_instance|LUT_FLUSH|CA[6][2]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux13~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux13~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(2))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][2]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux13~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux13~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110101001100110011010111001100110010101100110011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(2),
	datab => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][2]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~3_combout\);

-- Location: LABCELL_X83_Y38_N42
\add_instance|LUT_FLUSH|CA[6][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][5]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][5]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][5]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|CA[6][5]~combout\);

-- Location: LABCELL_X83_Y38_N12
\add_instance|LUT_FLUSH|Equal7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~6_combout\ = ( \add_instance|LUT_FLUSH|CA[6][5]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux10~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux10~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(5))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][5]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux10~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux10~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011101000011110001110111110000111000101111000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(5),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][5]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~6_combout\);

-- Location: LABCELL_X83_Y38_N18
\add_instance|LUT_FLUSH|CA[6][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][1]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][1]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][1]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|CA[6][1]~combout\);

-- Location: LABCELL_X83_Y38_N36
\add_instance|LUT_FLUSH|Equal7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~2_combout\ = ( \add_instance|LUT_FLUSH|CA[6][1]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux14~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux14~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(1)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][1]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux14~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux14~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000111010101010100011110101010101110001010101010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(1),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][1]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~2_combout\);

-- Location: LABCELL_X83_Y38_N0
\add_instance|LUT_FLUSH|CA[6][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][3]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][3]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][6]~1_combout\ & \add_instance|LUT_FLUSH|CA[6][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][3]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|CA[6][3]~combout\);

-- Location: LABCELL_X83_Y38_N24
\add_instance|LUT_FLUSH|Equal7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~4_combout\ = ( \add_instance|LUT_FLUSH|CA[6][3]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux12~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux12~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(3)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][3]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux12~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux12~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000111010101010100011110101010101110001010101010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(3),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][3]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~4_combout\);

-- Location: LABCELL_X83_Y38_N6
\add_instance|LUT_FLUSH|Branch_addr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~19_combout\ = ( !\add_instance|LUT_FLUSH|Equal7~2_combout\ & ( !\add_instance|LUT_FLUSH|Equal7~4_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~18_combout\ & (!\add_instance|LUT_FLUSH|Equal7~5_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal7~3_combout\ & !\add_instance|LUT_FLUSH|Equal7~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~18_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal7~5_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal7~3_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal7~6_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal7~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal7~4_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~19_combout\);

-- Location: LABCELL_X83_Y39_N45
\add_instance|LUT_FLUSH|CA[6][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][11]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][11]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][11]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|CA[6][11]~combout\);

-- Location: LABCELL_X83_Y37_N36
\add_instance|LUT_FLUSH|Equal7~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~12_combout\ = ( \add_instance|LUT_FLUSH|CA[6][11]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux4~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(11)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][11]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux4~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111111110001111000001111000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(11),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][11]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~12_combout\);

-- Location: LABCELL_X80_Y35_N42
\add_instance|pc_IF[8]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[8]~12_combout\ = ( \add_instance|PC|Dout\(8) & ( (\add_instance|pc_predictor|Mux7~2_combout\) # (\add_instance|LUT_FLUSH|Equal0~17_combout\) ) ) # ( !\add_instance|PC|Dout\(8) & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & 
-- \add_instance|pc_predictor|Mux7~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(8),
	combout => \add_instance|pc_IF[8]~12_combout\);

-- Location: FF_X80_Y35_N43
\add_instance|IF_ID_pipe|pc_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[8]~12_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(8));

-- Location: FF_X80_Y35_N52
\add_instance|ID_RR_pipe|pc_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(8),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(8));

-- Location: FF_X78_Y38_N23
\add_instance|RR_EXE_pipe|pc_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(8),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(8));

-- Location: FF_X80_Y37_N26
\add_instance|EXE_MEM_pipe|pc_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(8),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8));

-- Location: LABCELL_X80_Y37_N30
\add_instance|LUT_FLUSH|CA[6][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][8]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][8]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][8]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|CA[6][8]~combout\);

-- Location: LABCELL_X80_Y37_N48
\add_instance|LUT_FLUSH|Equal7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~9_combout\ = ( \add_instance|LUT_FLUSH|CA[6][8]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux7~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux7~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(8)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][8]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux7~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux7~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110111001100100011011111001101110010001100110111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(8),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][8]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~9_combout\);

-- Location: LABCELL_X80_Y38_N12
\add_instance|LUT_FLUSH|CA[6][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][7]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][7]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][7]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|CA[6][7]~combout\);

-- Location: LABCELL_X83_Y37_N21
\add_instance|LUT_FLUSH|Equal7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~8_combout\ = ( \add_instance|LUT_FLUSH|CA[6][7]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux8~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux8~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(7)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][7]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux8~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux8~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111111110001111000001111000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(7),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][7]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~8_combout\);

-- Location: LABCELL_X80_Y35_N36
\add_instance|pc_IF[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[9]~11_combout\ = ( \add_instance|PC|Dout\(9) & ( \add_instance|pc_predictor|Mux6~2_combout\ ) ) # ( !\add_instance|PC|Dout\(9) & ( \add_instance|pc_predictor|Mux6~2_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ ) ) ) # ( 
-- \add_instance|PC|Dout\(9) & ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( \add_instance|LUT_FLUSH|Equal0~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datae => \add_instance|PC|ALT_INV_Dout\(9),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|pc_IF[9]~11_combout\);

-- Location: FF_X80_Y35_N38
\add_instance|IF_ID_pipe|pc_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[9]~11_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(9));

-- Location: FF_X80_Y35_N41
\add_instance|ID_RR_pipe|pc_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(9),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(9));

-- Location: FF_X73_Y37_N29
\add_instance|RR_EXE_pipe|pc_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(9),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(9));

-- Location: FF_X80_Y37_N59
\add_instance|EXE_MEM_pipe|pc_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(9),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9));

-- Location: LABCELL_X80_Y37_N6
\add_instance|LUT_FLUSH|CA[6][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][9]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][9]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][9]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[6][9]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|CA[6][9]~combout\);

-- Location: LABCELL_X80_Y37_N45
\add_instance|LUT_FLUSH|Equal7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~10_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[6][9]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux6~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(9)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux6~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[6][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100011011011000110001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[6][9]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(9),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~10_combout\);

-- Location: LABCELL_X83_Y39_N6
\add_instance|LUT_FLUSH|CA[6][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][10]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][10]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][10]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[6][10]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|CA[6][10]~combout\);

-- Location: LABCELL_X83_Y37_N57
\add_instance|LUT_FLUSH|Equal7~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~11_combout\ = ( \add_instance|PC|Dout\(10) & ( !\add_instance|LUT_FLUSH|CA[6][10]~combout\ $ (((!\add_instance|pc_predictor|Mux5~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))))) ) ) # ( !\add_instance|PC|Dout\(10) & ( !\add_instance|LUT_FLUSH|CA[6][10]~combout\ $ (((!\add_instance|pc_predictor|Mux5~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111100001000011111110000100011110111100000001111011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][10]~combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|Equal7~11_combout\);

-- Location: MLABCELL_X84_Y37_N51
\add_instance|LUT_FLUSH|CA[6][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][6]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][6]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][6]~1_combout\ & \add_instance|LUT_FLUSH|CA[6][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|CA[6][6]~combout\);

-- Location: LABCELL_X83_Y37_N27
\add_instance|LUT_FLUSH|Equal7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~7_combout\ = ( \add_instance|LUT_FLUSH|CA[6][6]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux9~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux9~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(6))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][6]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux9~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux9~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111111111110000100001111111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(6),
	datad => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~7_combout\);

-- Location: LABCELL_X83_Y37_N6
\add_instance|LUT_FLUSH|Branch_addr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~20_combout\ = ( !\add_instance|LUT_FLUSH|Equal7~11_combout\ & ( !\add_instance|LUT_FLUSH|Equal7~7_combout\ & ( (!\add_instance|LUT_FLUSH|Equal7~12_combout\ & (!\add_instance|LUT_FLUSH|Equal7~9_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal7~8_combout\ & !\add_instance|LUT_FLUSH|Equal7~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal7~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal7~9_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal7~8_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal7~10_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal7~11_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal7~7_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~20_combout\);

-- Location: LABCELL_X83_Y36_N45
\add_instance|LUT_FLUSH|CA[6][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][12]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][12]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][12]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][12]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	combout => \add_instance|LUT_FLUSH|CA[6][12]~combout\);

-- Location: LABCELL_X83_Y36_N33
\add_instance|LUT_FLUSH|CA[6][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][15]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][15]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][15]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[6][15]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	combout => \add_instance|LUT_FLUSH|CA[6][15]~combout\);

-- Location: LABCELL_X83_Y36_N0
\add_instance|LUT_FLUSH|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~1_combout\ = ( \add_instance|LUT_FLUSH|CA[6][15]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux0~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux0~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(15)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][15]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux0~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux0~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010011010101010101001110101010101011001010101010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(15),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][15]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~1_combout\);

-- Location: LABCELL_X80_Y35_N24
\add_instance|pc_IF[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[14]~8_combout\ = ( \add_instance|pc_predictor|Mux1~0_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\) # (\add_instance|PC|Dout\(14)) ) ) # ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- (\add_instance|LUT_FLUSH|Equal0~17_combout\ & \add_instance|PC|Dout\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(14),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|pc_IF[14]~8_combout\);

-- Location: FF_X80_Y35_N26
\add_instance|IF_ID_pipe|pc_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[14]~8_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(14));

-- Location: FF_X80_Y35_N23
\add_instance|ID_RR_pipe|pc_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(14),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(14));

-- Location: FF_X79_Y37_N29
\add_instance|RR_EXE_pipe|pc_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(14),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(14));

-- Location: FF_X79_Y38_N44
\add_instance|EXE_MEM_pipe|pc_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(14),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14));

-- Location: MLABCELL_X84_Y38_N39
\add_instance|LUT_FLUSH|CA[6][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][14]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][14]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][14]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][14]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|CA[6][14]~combout\);

-- Location: LABCELL_X83_Y36_N42
\add_instance|LUT_FLUSH|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal7~0_combout\ = ( \add_instance|LUT_FLUSH|CA[6][14]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux1~0_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux1~0_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(14))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][14]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux1~0_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux1~0_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110101001100110011010111001100110010101100110011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(14),
	datab => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][14]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal7~0_combout\);

-- Location: LABCELL_X83_Y36_N48
\add_instance|LUT_FLUSH|Branch_addr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~17_combout\ = ( !\add_instance|LUT_FLUSH|Equal7~1_combout\ & ( !\add_instance|LUT_FLUSH|Equal7~0_combout\ & ( (!\add_instance|LUT_FLUSH|CA[6][13]~combout\ & (!\add_instance|pc_IF[13]~6_combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[6][12]~combout\ $ (\add_instance|pc_IF[12]~5_combout\)))) # (\add_instance|LUT_FLUSH|CA[6][13]~combout\ & (\add_instance|pc_IF[13]~6_combout\ & (!\add_instance|LUT_FLUSH|CA[6][12]~combout\ $ 
-- (\add_instance|pc_IF[12]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[6][13]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[6][12]~combout\,
	datac => \add_instance|ALT_INV_pc_IF[12]~5_combout\,
	datad => \add_instance|ALT_INV_pc_IF[13]~6_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal7~1_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal7~0_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~17_combout\);

-- Location: MLABCELL_X84_Y37_N39
\add_instance|LUT_FLUSH|CA[5][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][2]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( (\add_instance|LUT_FLUSH|v[5]~2_combout\) # (\add_instance|LUT_FLUSH|CA[5][2]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( 
-- (\add_instance|LUT_FLUSH|CA[5][2]~combout\ & !\add_instance|LUT_FLUSH|v[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	combout => \add_instance|LUT_FLUSH|CA[5][2]~combout\);

-- Location: MLABCELL_X84_Y37_N48
\add_instance|LUT_FLUSH|Equal6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~3_combout\ = ( \add_instance|LUT_FLUSH|CA[5][2]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(2)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[5][2]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux13~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000111010101010100011110101010101110001010101010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(2),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][2]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~3_combout\);

-- Location: MLABCELL_X84_Y40_N48
\add_instance|LUT_FLUSH|CA[5][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][3]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (\add_instance|LUT_FLUSH|CA[5][3]~combout\) # (\add_instance|LUT_FLUSH|v[5]~2_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- (!\add_instance|LUT_FLUSH|v[5]~2_combout\ & \add_instance|LUT_FLUSH|CA[5][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][3]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|CA[5][3]~combout\);

-- Location: MLABCELL_X84_Y37_N27
\add_instance|LUT_FLUSH|Equal6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~4_combout\ = ( \add_instance|pc_predictor|Mux12~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][3]~combout\ & ( (!\add_instance|PC|Dout\(3) & (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)) ) ) ) # ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][3]~combout\ & ( (!\add_instance|PC|Dout\(3)) # ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\)) ) ) ) # ( \add_instance|pc_predictor|Mux12~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][3]~combout\ & ( ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # (!\add_instance|LUT_FLUSH|Equal0~16_combout\)) # 
-- (\add_instance|PC|Dout\(3)) ) ) ) # ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][3]~combout\ & ( (\add_instance|PC|Dout\(3) & (\add_instance|LUT_FLUSH|Equal0~12_combout\ & \add_instance|LUT_FLUSH|Equal0~16_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111111011111110111111110111111100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(3),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][3]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~4_combout\);

-- Location: LABCELL_X83_Y40_N27
\add_instance|LUT_FLUSH|CA[5][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][4]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( (\add_instance|LUT_FLUSH|v[5]~2_combout\) # (\add_instance|LUT_FLUSH|CA[5][4]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( 
-- (\add_instance|LUT_FLUSH|CA[5][4]~combout\ & !\add_instance|LUT_FLUSH|v[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[5][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|CA[5][4]~combout\);

-- Location: MLABCELL_X84_Y37_N54
\add_instance|LUT_FLUSH|Equal6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~5_combout\ = ( \add_instance|PC|Dout\(4) & ( \add_instance|LUT_FLUSH|CA[5][4]~combout\ & ( (!\add_instance|pc_predictor|Mux11~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))) ) ) ) # ( !\add_instance|PC|Dout\(4) & ( \add_instance|LUT_FLUSH|CA[5][4]~combout\ & ( (!\add_instance|pc_predictor|Mux11~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)) ) ) ) # ( \add_instance|PC|Dout\(4) & ( !\add_instance|LUT_FLUSH|CA[5][4]~combout\ & ( ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & \add_instance|LUT_FLUSH|Equal0~16_combout\)) # 
-- (\add_instance|pc_predictor|Mux11~2_combout\) ) ) ) # ( !\add_instance|PC|Dout\(4) & ( !\add_instance|LUT_FLUSH|CA[5][4]~combout\ & ( (\add_instance|pc_predictor|Mux11~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000100011111111111111111000100011110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	datae => \add_instance|PC|ALT_INV_Dout\(4),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][4]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~5_combout\);

-- Location: LABCELL_X81_Y40_N27
\add_instance|LUT_FLUSH|CA[5][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][1]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (\add_instance|LUT_FLUSH|CA[5][1]~combout\) # (\add_instance|LUT_FLUSH|v[5]~2_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( 
-- (!\add_instance|LUT_FLUSH|v[5]~2_combout\ & \add_instance|LUT_FLUSH|CA[5][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][1]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|CA[5][1]~combout\);

-- Location: MLABCELL_X84_Y37_N9
\add_instance|LUT_FLUSH|Equal6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~2_combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][1]~combout\ & ( (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- !\add_instance|PC|Dout\(1))) ) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][1]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|PC|Dout\(1))) ) ) ) # ( \add_instance|pc_predictor|Mux14~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][1]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (\add_instance|PC|Dout\(1))) ) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][1]~combout\ & ( (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & \add_instance|PC|Dout\(1))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001111011101111111111111111111011100001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(1),
	datae => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][1]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~2_combout\);

-- Location: LABCELL_X81_Y40_N48
\add_instance|LUT_FLUSH|CA[5][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][5]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (\add_instance|LUT_FLUSH|v[5]~2_combout\) # (\add_instance|LUT_FLUSH|CA[5][5]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( 
-- (\add_instance|LUT_FLUSH|CA[5][5]~combout\ & !\add_instance|LUT_FLUSH|v[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|CA[5][5]~combout\);

-- Location: MLABCELL_X84_Y37_N3
\add_instance|LUT_FLUSH|Equal6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~6_combout\ = ( \add_instance|pc_predictor|Mux10~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][5]~combout\ & ( (!\add_instance|PC|Dout\(5) & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)) ) ) ) # ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][5]~combout\ & ( (!\add_instance|PC|Dout\(5)) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\)) ) ) ) # ( \add_instance|pc_predictor|Mux10~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][5]~combout\ & ( ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # (!\add_instance|LUT_FLUSH|Equal0~12_combout\)) # 
-- (\add_instance|PC|Dout\(5)) ) ) ) # ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][5]~combout\ & ( (\add_instance|PC|Dout\(5) & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & \add_instance|LUT_FLUSH|Equal0~12_combout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111111011111110111111110111111100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(5),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][5]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~6_combout\);

-- Location: LABCELL_X81_Y40_N21
\add_instance|LUT_FLUSH|CA[5][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][0]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (\add_instance|LUT_FLUSH|CA[5][0]~combout\) # (\add_instance|LUT_FLUSH|v[5]~2_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( 
-- (!\add_instance|LUT_FLUSH|v[5]~2_combout\ & \add_instance|LUT_FLUSH|CA[5][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][0]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|CA[5][0]~combout\);

-- Location: MLABCELL_X84_Y37_N18
\add_instance|LUT_FLUSH|Branch_addr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~14_combout\ = ( \add_instance|pc_predictor|Mux15~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(5) & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # (\add_instance|PC|Dout\(0))))) ) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( \add_instance|LUT_FLUSH|CA[5][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(5) & 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|PC|Dout\(0) & \add_instance|LUT_FLUSH|Equal0~16_combout\))) ) ) ) # ( \add_instance|pc_predictor|Mux15~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][0]~combout\ & ( 
-- (\add_instance|LUT_FLUSH|v\(5) & (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(0) & \add_instance|LUT_FLUSH|Equal0~16_combout\))) ) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- !\add_instance|LUT_FLUSH|CA[5][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(5) & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # ((!\add_instance|PC|Dout\(0)) # (!\add_instance|LUT_FLUSH|Equal0~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100000000000001000000000000000000010101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(0),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][0]~combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~14_combout\);

-- Location: MLABCELL_X84_Y37_N30
\add_instance|LUT_FLUSH|Branch_addr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~15_combout\ = ( !\add_instance|LUT_FLUSH|Equal6~6_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~14_combout\ & ( (!\add_instance|LUT_FLUSH|Equal6~3_combout\ & (!\add_instance|LUT_FLUSH|Equal6~4_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal6~5_combout\ & !\add_instance|LUT_FLUSH|Equal6~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal6~3_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal6~4_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal6~5_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal6~2_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal6~6_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~14_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~15_combout\);

-- Location: LABCELL_X83_Y36_N15
\add_instance|LUT_FLUSH|CA[5][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][14]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (\add_instance|LUT_FLUSH|v[5]~2_combout\) # (\add_instance|LUT_FLUSH|CA[5][14]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( 
-- (\add_instance|LUT_FLUSH|CA[5][14]~combout\ & !\add_instance|LUT_FLUSH|v[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][14]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|CA[5][14]~combout\);

-- Location: LABCELL_X83_Y36_N54
\add_instance|LUT_FLUSH|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~0_combout\ = ( \add_instance|LUT_FLUSH|CA[5][14]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux1~0_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux1~0_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(14))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[5][14]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux1~0_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux1~0_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110101001100110011010111001100110010101100110011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(14),
	datab => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][14]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~0_combout\);

-- Location: LABCELL_X83_Y36_N39
\add_instance|LUT_FLUSH|CA[5][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][13]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (\add_instance|LUT_FLUSH|v[5]~2_combout\) # (\add_instance|LUT_FLUSH|CA[5][13]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( 
-- (\add_instance|LUT_FLUSH|CA[5][13]~combout\ & !\add_instance|LUT_FLUSH|v[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	combout => \add_instance|LUT_FLUSH|CA[5][13]~combout\);

-- Location: LABCELL_X83_Y39_N24
\add_instance|LUT_FLUSH|CA[5][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][15]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( (\add_instance|LUT_FLUSH|CA[5][15]~combout\) # (\add_instance|LUT_FLUSH|v[5]~2_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( 
-- (!\add_instance|LUT_FLUSH|v[5]~2_combout\ & \add_instance|LUT_FLUSH|CA[5][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][15]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	combout => \add_instance|LUT_FLUSH|CA[5][15]~combout\);

-- Location: LABCELL_X83_Y36_N36
\add_instance|LUT_FLUSH|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~1_combout\ = ( \add_instance|LUT_FLUSH|CA[5][15]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux0~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux0~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(15)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[5][15]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux0~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux0~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010011010101010101001110101010101011001010101010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(15),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][15]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~1_combout\);

-- Location: LABCELL_X83_Y36_N18
\add_instance|LUT_FLUSH|Branch_addr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~13_combout\ = ( !\add_instance|LUT_FLUSH|Equal6~1_combout\ & ( \add_instance|pc_IF[12]~5_combout\ & ( (\add_instance|LUT_FLUSH|CA[5][12]~combout\ & (!\add_instance|LUT_FLUSH|Equal6~0_combout\ & 
-- (!\add_instance|pc_IF[13]~6_combout\ $ (\add_instance|LUT_FLUSH|CA[5][13]~combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal6~1_combout\ & ( !\add_instance|pc_IF[12]~5_combout\ & ( (!\add_instance|LUT_FLUSH|CA[5][12]~combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal6~0_combout\ & (!\add_instance|pc_IF[13]~6_combout\ $ (\add_instance|LUT_FLUSH|CA[5][13]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000000000000000001000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[5][12]~combout\,
	datab => \add_instance|ALT_INV_pc_IF[13]~6_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal6~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][13]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal6~1_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[12]~5_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~13_combout\);

-- Location: MLABCELL_X82_Y37_N3
\add_instance|LUT_FLUSH|Branch_addr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~30_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~13_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~15_combout\ & \add_instance|LUT_FLUSH|Branch_addr~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~15_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~13_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~30_combout\);

-- Location: LABCELL_X83_Y40_N57
\add_instance|LUT_FLUSH|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~1_combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][4]~combout\ $ (((!\add_instance|PC|Dout\(4) & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][4]~combout\ $ (((!\add_instance|PC|Dout\(4)) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110001100110011011011001100110001101100110011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(4),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][4]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~1_combout\);

-- Location: LABCELL_X83_Y40_N36
\add_instance|LUT_FLUSH|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~0_combout\ = ( \add_instance|PC|Dout\(3) & ( !\add_instance|LUT_FLUSH|CA[4][3]~combout\ $ (((!\add_instance|pc_predictor|Mux12~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\))))) ) ) # ( !\add_instance|PC|Dout\(3) & ( !\add_instance|LUT_FLUSH|CA[4][3]~combout\ $ (((!\add_instance|pc_predictor|Mux12~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011001010110100101100101011010011010100101101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[4][3]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|Equal5~0_combout\);

-- Location: LABCELL_X79_Y40_N0
\add_instance|LUT_FLUSH|Equal5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~5_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[4][0]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux15~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(0)))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[4][0]~combout\ & ( !\add_instance|pc_predictor|Mux15~2_combout\ ) ) ) # ( 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][0]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux15~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((\add_instance|PC|Dout\(0)))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][0]~combout\ & ( \add_instance|pc_predictor|Mux15~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110000111111001100110011001100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(0),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[4][0]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~5_combout\);

-- Location: LABCELL_X79_Y40_N48
\add_instance|LUT_FLUSH|Branch_addr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~26_combout\ = ( !\add_instance|LUT_FLUSH|Equal5~5_combout\ & ( \add_instance|pc_IF[2]~2_combout\ & ( (\add_instance|LUT_FLUSH|v\(4) & (\add_instance|LUT_FLUSH|CA[4][2]~combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[4][1]~combout\ $ (\add_instance|pc_IF[1]~1_combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal5~5_combout\ & ( !\add_instance|pc_IF[2]~2_combout\ & ( (\add_instance|LUT_FLUSH|v\(4) & 
-- (!\add_instance|LUT_FLUSH|CA[4][2]~combout\ & (!\add_instance|LUT_FLUSH|CA[4][1]~combout\ $ (\add_instance|pc_IF[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000000000000000000000000000010000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(4),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][1]~combout\,
	datac => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][2]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal5~5_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~26_combout\);

-- Location: LABCELL_X81_Y39_N45
\add_instance|LUT_FLUSH|CA[4][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][9]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][9]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( 
-- (\add_instance|LUT_FLUSH|v[4]~4_combout\ & \add_instance|LUT_FLUSH|CA[4][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][9]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|CA[4][9]~combout\);

-- Location: LABCELL_X81_Y39_N24
\add_instance|LUT_FLUSH|Equal5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~9_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][9]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux6~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(9))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][9]~combout\ $ (!\add_instance|pc_predictor|Mux6~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][9]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(9),
	datad => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~9_combout\);

-- Location: LABCELL_X81_Y39_N21
\add_instance|LUT_FLUSH|Equal5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~6_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][6]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux9~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(6))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][6]~combout\ $ (!\add_instance|pc_predictor|Mux9~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110110001100011011011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(6),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][6]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~6_combout\);

-- Location: LABCELL_X81_Y39_N12
\add_instance|LUT_FLUSH|CA[4][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][8]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][8]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( 
-- (\add_instance|LUT_FLUSH|CA[4][8]~combout\ & \add_instance|LUT_FLUSH|v[4]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|CA[4][8]~combout\);

-- Location: LABCELL_X81_Y39_N15
\add_instance|LUT_FLUSH|Equal5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~8_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][8]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux7~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(8))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][8]~combout\ $ (!\add_instance|pc_predictor|Mux7~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110100111000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][8]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(8),
	datad => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~8_combout\);

-- Location: LABCELL_X79_Y39_N12
\add_instance|LUT_FLUSH|CA[4][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][10]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][10]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( 
-- (\add_instance|LUT_FLUSH|v[4]~4_combout\ & \add_instance|LUT_FLUSH|CA[4][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][10]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|CA[4][10]~combout\);

-- Location: LABCELL_X79_Y39_N39
\add_instance|LUT_FLUSH|Equal5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~10_combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][10]~combout\ $ (((!\add_instance|PC|Dout\(10) & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][10]~combout\ $ (((!\add_instance|PC|Dout\(10)) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110001100110011011011001100110001101100110011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(10),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][10]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~10_combout\);

-- Location: LABCELL_X80_Y38_N33
\add_instance|LUT_FLUSH|Equal5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~7_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][7]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux8~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(7))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][7]~combout\ $ (!\add_instance|pc_predictor|Mux8~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110110001100011011011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(7),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][7]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~7_combout\);

-- Location: LABCELL_X81_Y35_N18
\add_instance|LUT_FLUSH|CA[4][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][11]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][11]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( 
-- (\add_instance|LUT_FLUSH|CA[4][11]~combout\ & \add_instance|LUT_FLUSH|v[4]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|CA[4][11]~combout\);

-- Location: LABCELL_X81_Y35_N3
\add_instance|LUT_FLUSH|Equal5~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~11_combout\ = ( \add_instance|pc_predictor|Mux4~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][11]~combout\ $ (((!\add_instance|PC|Dout\(11) & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) ) # ( !\add_instance|pc_predictor|Mux4~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][11]~combout\ $ (((!\add_instance|PC|Dout\(11)) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010110010101010101011010101010101001101010101010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[4][11]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(11),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~11_combout\);

-- Location: MLABCELL_X82_Y37_N30
\add_instance|LUT_FLUSH|Branch_addr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~27_combout\ = ( !\add_instance|LUT_FLUSH|Equal5~7_combout\ & ( !\add_instance|LUT_FLUSH|Equal5~11_combout\ & ( (!\add_instance|LUT_FLUSH|Equal5~9_combout\ & (!\add_instance|LUT_FLUSH|Equal5~6_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal5~8_combout\ & !\add_instance|LUT_FLUSH|Equal5~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal5~9_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal5~6_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal5~8_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal5~10_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal5~7_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal5~11_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~27_combout\);

-- Location: MLABCELL_X82_Y37_N36
\add_instance|LUT_FLUSH|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~2_combout\ = ( \add_instance|PC|Dout\(5) & ( \add_instance|LUT_FLUSH|CA[4][5]~combout\ & ( (!\add_instance|pc_predictor|Mux10~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\))) ) ) ) # ( !\add_instance|PC|Dout\(5) & ( \add_instance|LUT_FLUSH|CA[4][5]~combout\ & ( (!\add_instance|pc_predictor|Mux10~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)) ) ) ) # ( \add_instance|PC|Dout\(5) & ( !\add_instance|LUT_FLUSH|CA[4][5]~combout\ & ( ((\add_instance|LUT_FLUSH|Equal0~16_combout\ & \add_instance|LUT_FLUSH|Equal0~12_combout\)) # 
-- (\add_instance|pc_predictor|Mux10~2_combout\) ) ) ) # ( !\add_instance|PC|Dout\(5) & ( !\add_instance|LUT_FLUSH|CA[4][5]~combout\ & ( (\add_instance|pc_predictor|Mux10~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110101111111110000111101011111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datae => \add_instance|PC|ALT_INV_Dout\(5),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[4][5]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~2_combout\);

-- Location: LABCELL_X80_Y36_N3
\add_instance|LUT_FLUSH|CA[4][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][12]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][12]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( 
-- (\add_instance|LUT_FLUSH|v[4]~4_combout\ & \add_instance|LUT_FLUSH|CA[4][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][12]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	combout => \add_instance|LUT_FLUSH|CA[4][12]~combout\);

-- Location: MLABCELL_X78_Y36_N0
\add_instance|LUT_FLUSH|CA[4][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][14]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][14]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( 
-- (\add_instance|LUT_FLUSH|CA[4][14]~combout\ & \add_instance|LUT_FLUSH|v[4]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][14]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|CA[4][14]~combout\);

-- Location: MLABCELL_X78_Y36_N33
\add_instance|LUT_FLUSH|Equal5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~3_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][14]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux1~0_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(14))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux1~0_combout\ $ (!\add_instance|LUT_FLUSH|CA[4][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000011101111000100001110111100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(14),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][14]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~3_combout\);

-- Location: LABCELL_X79_Y38_N18
\add_instance|LUT_FLUSH|CA[4][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][15]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][15]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( 
-- (\add_instance|LUT_FLUSH|CA[4][15]~combout\ & \add_instance|LUT_FLUSH|v[4]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][15]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	combout => \add_instance|LUT_FLUSH|CA[4][15]~combout\);

-- Location: MLABCELL_X78_Y36_N54
\add_instance|LUT_FLUSH|Equal5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal5~4_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[4][15]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux0~0_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(15))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[4][15]~combout\ & ( !\add_instance|pc_predictor|Mux0~0_combout\ ) ) ) # ( 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][15]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((\add_instance|pc_predictor|Mux0~0_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- (\add_instance|PC|Dout\(15))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][15]~combout\ & ( \add_instance|pc_predictor|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000111100111111111111000000001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(15),
	datad => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[4][15]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal5~4_combout\);

-- Location: LABCELL_X79_Y36_N0
\add_instance|LUT_FLUSH|Branch_addr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~25_combout\ = ( \add_instance|LUT_FLUSH|CA[4][13]~combout\ & ( !\add_instance|LUT_FLUSH|Equal5~4_combout\ & ( (!\add_instance|LUT_FLUSH|Equal5~3_combout\ & (\add_instance|pc_IF[13]~6_combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[4][12]~combout\ $ (\add_instance|pc_IF[12]~5_combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[4][13]~combout\ & ( !\add_instance|LUT_FLUSH|Equal5~4_combout\ & ( (!\add_instance|LUT_FLUSH|Equal5~3_combout\ & 
-- (!\add_instance|pc_IF[13]~6_combout\ & (!\add_instance|LUT_FLUSH|CA[4][12]~combout\ $ (\add_instance|pc_IF[12]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000010000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[4][12]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal5~3_combout\,
	datac => \add_instance|ALT_INV_pc_IF[13]~6_combout\,
	datad => \add_instance|ALT_INV_pc_IF[12]~5_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[4][13]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal5~4_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~25_combout\);

-- Location: MLABCELL_X82_Y37_N42
\add_instance|LUT_FLUSH|Branch_addr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~28_combout\ = ( !\add_instance|LUT_FLUSH|Equal5~2_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~25_combout\ & ( (!\add_instance|LUT_FLUSH|Equal5~1_combout\ & (!\add_instance|LUT_FLUSH|Equal5~0_combout\ & 
-- (\add_instance|LUT_FLUSH|Branch_addr~26_combout\ & \add_instance|LUT_FLUSH|Branch_addr~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal5~1_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal5~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~26_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~27_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal5~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~25_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~28_combout\);

-- Location: MLABCELL_X82_Y37_N6
\add_instance|PC|Dout[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout[3]~4_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~30_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~28_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~19_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~20_combout\ & 
-- \add_instance|LUT_FLUSH|Branch_addr~17_combout\)) ) ) ) # ( !\add_instance|LUT_FLUSH|Branch_addr~30_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~28_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~19_combout\ & 
-- (\add_instance|LUT_FLUSH|Branch_addr~20_combout\ & \add_instance|LUT_FLUSH|Branch_addr~17_combout\)) ) ) ) # ( \add_instance|LUT_FLUSH|Branch_addr~30_combout\ & ( !\add_instance|LUT_FLUSH|Branch_addr~28_combout\ & ( 
-- (\add_instance|LUT_FLUSH|Branch_addr~19_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~20_combout\ & \add_instance|LUT_FLUSH|Branch_addr~17_combout\)) ) ) ) # ( !\add_instance|LUT_FLUSH|Branch_addr~30_combout\ & ( 
-- !\add_instance|LUT_FLUSH|Branch_addr~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~19_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~20_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~17_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~30_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~28_combout\,
	combout => \add_instance|PC|Dout[3]~4_combout\);

-- Location: LABCELL_X79_Y36_N33
\add_instance|LUT_FLUSH|CA[2][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][13]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][13]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][13]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	combout => \add_instance|LUT_FLUSH|CA[2][13]~combout\);

-- Location: LABCELL_X81_Y35_N51
\add_instance|LUT_FLUSH|CA[2][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][11]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][11]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][11]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|CA[2][11]~combout\);

-- Location: LABCELL_X80_Y36_N48
\add_instance|LUT_FLUSH|CA[2][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][12]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( (\add_instance|LUT_FLUSH|CA[2][12]~combout\) # (\add_instance|LUT_FLUSH|v[2]~0_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( 
-- (!\add_instance|LUT_FLUSH|v[2]~0_combout\ & \add_instance|LUT_FLUSH|CA[2][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][12]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	combout => \add_instance|LUT_FLUSH|CA[2][12]~combout\);

-- Location: MLABCELL_X78_Y35_N48
\add_instance|LUT_FLUSH|BA[2][0]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~43_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( (\add_instance|LUT_FLUSH|CA[2][12]~combout\ & (!\add_instance|LUT_FLUSH|CA[2][11]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( (!\add_instance|LUT_FLUSH|CA[2][12]~combout\ & (!\add_instance|LUT_FLUSH|CA[2][11]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][11]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[2][12]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	combout => \add_instance|LUT_FLUSH|BA[2][0]~43_combout\);

-- Location: LABCELL_X80_Y37_N54
\add_instance|LUT_FLUSH|CA[2][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][8]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][8]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][8]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|CA[2][8]~combout\);

-- Location: LABCELL_X80_Y37_N3
\add_instance|LUT_FLUSH|CA[2][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][9]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][9]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][9]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|CA[2][9]~combout\);

-- Location: LABCELL_X73_Y37_N30
\add_instance|LUT_FLUSH|BA[2][0]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~44_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( (\add_instance|LUT_FLUSH|CA[2][8]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) $ (\add_instance|LUT_FLUSH|CA[2][9]~combout\))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( (!\add_instance|LUT_FLUSH|CA[2][8]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) $ (\add_instance|LUT_FLUSH|CA[2][9]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[2][8]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[2][9]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|BA[2][0]~44_combout\);

-- Location: LABCELL_X79_Y39_N30
\add_instance|LUT_FLUSH|CA[2][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][10]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][10]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][10]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[2][10]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|CA[2][10]~combout\);

-- Location: LABCELL_X80_Y38_N57
\add_instance|LUT_FLUSH|CA[2][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][7]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][7]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][7]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|CA[2][7]~combout\);

-- Location: MLABCELL_X82_Y40_N3
\add_instance|LUT_FLUSH|CA[2][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][1]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][1]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][1]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|CA[2][1]~combout\);

-- Location: LABCELL_X81_Y40_N57
\add_instance|LUT_FLUSH|CA[2][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][0]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][0]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][0]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|CA[2][0]~combout\);

-- Location: LABCELL_X81_Y40_N54
\add_instance|LUT_FLUSH|BA[2][0]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~46_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (\add_instance|LUT_FLUSH|v\(2) & (\add_instance|LUT_FLUSH|CA[2][1]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) $ 
-- (\add_instance|LUT_FLUSH|CA[2][0]~combout\)))) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (\add_instance|LUT_FLUSH|v\(2) & (!\add_instance|LUT_FLUSH|CA[2][1]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) $ 
-- (\add_instance|LUT_FLUSH|CA[2][0]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010000010000000001000000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(2),
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[2][0]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|BA[2][0]~46_combout\);

-- Location: MLABCELL_X82_Y40_N18
\add_instance|LUT_FLUSH|CA[2][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][4]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][4]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][4]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|CA[2][4]~combout\);

-- Location: MLABCELL_X82_Y40_N36
\add_instance|LUT_FLUSH|CA[2][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][2]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][2]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][2]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	combout => \add_instance|LUT_FLUSH|CA[2][2]~combout\);

-- Location: MLABCELL_X82_Y40_N57
\add_instance|LUT_FLUSH|CA[2][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][3]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][3]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][3]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][3]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|CA[2][3]~combout\);

-- Location: LABCELL_X83_Y40_N45
\add_instance|LUT_FLUSH|BA[2][0]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~47_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (\add_instance|LUT_FLUSH|CA[2][3]~combout\ & (!\add_instance|LUT_FLUSH|CA[2][2]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (!\add_instance|LUT_FLUSH|CA[2][3]~combout\ & (!\add_instance|LUT_FLUSH|CA[2][2]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][2]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][3]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|BA[2][0]~47_combout\);

-- Location: MLABCELL_X82_Y40_N24
\add_instance|LUT_FLUSH|BA[2][0]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~48_combout\ = ( \add_instance|LUT_FLUSH|BA[2][0]~47_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~46_combout\ & (!\add_instance|LUT_FLUSH|CA[2][4]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~46_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][4]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~47_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][0]~48_combout\);

-- Location: LABCELL_X80_Y40_N48
\add_instance|LUT_FLUSH|CA[2][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][5]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][5]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][5]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|CA[2][5]~combout\);

-- Location: LABCELL_X81_Y39_N0
\add_instance|LUT_FLUSH|CA[2][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][6]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][6]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][6]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][6]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|CA[2][6]~combout\);

-- Location: LABCELL_X80_Y40_N33
\add_instance|LUT_FLUSH|BA[2][0]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~45_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (\add_instance|LUT_FLUSH|CA[2][6]~combout\ & (!\add_instance|LUT_FLUSH|CA[2][5]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (!\add_instance|LUT_FLUSH|CA[2][6]~combout\ & (!\add_instance|LUT_FLUSH|CA[2][5]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][5]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[2][6]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|BA[2][0]~45_combout\);

-- Location: LABCELL_X80_Y40_N30
\add_instance|LUT_FLUSH|BA[2][0]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~49_combout\ = ( \add_instance|LUT_FLUSH|BA[2][0]~45_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~48_combout\ & (!\add_instance|LUT_FLUSH|CA[2][7]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[2][7]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~48_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~45_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][0]~49_combout\);

-- Location: LABCELL_X80_Y40_N24
\add_instance|LUT_FLUSH|BA[2][0]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~50_combout\ = ( \add_instance|LUT_FLUSH|BA[2][0]~49_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~44_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) $ (\add_instance|LUT_FLUSH|CA[2][10]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~44_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[2][10]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~49_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][0]~50_combout\);

-- Location: LABCELL_X79_Y38_N3
\add_instance|LUT_FLUSH|CA[2][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][14]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (\add_instance|LUT_FLUSH|CA[2][14]~combout\) # (\add_instance|LUT_FLUSH|v[2]~0_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( 
-- (!\add_instance|LUT_FLUSH|v[2]~0_combout\ & \add_instance|LUT_FLUSH|CA[2][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[2][14]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|CA[2][14]~combout\);

-- Location: LABCELL_X79_Y38_N24
\add_instance|LUT_FLUSH|CA[2][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[2][15]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( (\add_instance|LUT_FLUSH|v[2]~0_combout\) # (\add_instance|LUT_FLUSH|CA[2][15]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( 
-- (\add_instance|LUT_FLUSH|CA[2][15]~combout\ & !\add_instance|LUT_FLUSH|v[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[2][15]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[2]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	combout => \add_instance|LUT_FLUSH|CA[2][15]~combout\);

-- Location: LABCELL_X79_Y38_N48
\add_instance|LUT_FLUSH|BA[2][0]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~42_combout\ = ( \add_instance|LUT_FLUSH|CA[2][15]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) $ (\add_instance|LUT_FLUSH|CA[2][14]~combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[2][15]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) $ (\add_instance|LUT_FLUSH|CA[2][14]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[2][14]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[2][15]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][0]~42_combout\);

-- Location: LABCELL_X79_Y36_N45
\add_instance|LUT_FLUSH|BA[2][0]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~51_combout\ = ( \add_instance|LUT_FLUSH|BA[2][0]~42_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~43_combout\ & (\add_instance|LUT_FLUSH|BA[2][0]~50_combout\ & (!\add_instance|LUT_FLUSH|CA[2][13]~combout\ $ 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010010000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][13]~combout\,
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~43_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~50_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~42_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][0]~51_combout\);

-- Location: LABCELL_X80_Y39_N42
\add_instance|LUT_FLUSH|BA[2][0]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~52_combout\ = ( \add_instance|LUT_FLUSH|v\(0) & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (((!\add_instance|LUT_FLUSH|v\(2) & \add_instance|LUT_FLUSH|v\(1))) # (\add_instance|LUT_FLUSH|BA[2][0]~51_combout\))) ) ) # 
-- ( !\add_instance|LUT_FLUSH|v\(0) & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & \add_instance|LUT_FLUSH|BA[2][0]~51_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001000110011000000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(2),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~51_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	combout => \add_instance|LUT_FLUSH|BA[2][0]~52_combout\);

-- Location: LABCELL_X79_Y35_N0
\add_instance|LUT_FLUSH|BA[2][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][6]~combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][6]~combout\) # (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & \add_instance|LUT_FLUSH|BA[2][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][6]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][6]~combout\);

-- Location: LABCELL_X80_Y36_N21
\add_instance|LUT_FLUSH|CA[0][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][12]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( (\add_instance|LUT_FLUSH|v[0]~5_combout\) # (\add_instance|LUT_FLUSH|CA[0][12]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( 
-- (\add_instance|LUT_FLUSH|CA[0][12]~combout\ & !\add_instance|LUT_FLUSH|v[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[0][12]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	combout => \add_instance|LUT_FLUSH|CA[0][12]~combout\);

-- Location: LABCELL_X79_Y36_N42
\add_instance|LUT_FLUSH|CA[0][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][13]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (\add_instance|LUT_FLUSH|v[0]~5_combout\) # (\add_instance|LUT_FLUSH|CA[0][13]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( 
-- (\add_instance|LUT_FLUSH|CA[0][13]~combout\ & !\add_instance|LUT_FLUSH|v[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	combout => \add_instance|LUT_FLUSH|CA[0][13]~combout\);

-- Location: LABCELL_X79_Y36_N39
\add_instance|LUT_FLUSH|BA[0][0]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~53_combout\ = ( \add_instance|LUT_FLUSH|CA[0][13]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & (!\add_instance|LUT_FLUSH|CA[0][12]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[0][13]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & (!\add_instance|LUT_FLUSH|CA[0][12]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[0][12]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[0][13]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][0]~53_combout\);

-- Location: LABCELL_X79_Y38_N42
\add_instance|LUT_FLUSH|CA[0][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][14]~combout\ = ( \add_instance|LUT_FLUSH|CA[0][14]~combout\ & ( (!\add_instance|LUT_FLUSH|v[0]~5_combout\) # (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14)) ) ) # ( !\add_instance|LUT_FLUSH|CA[0][14]~combout\ & ( 
-- (\add_instance|LUT_FLUSH|v[0]~5_combout\ & \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[0][14]~combout\,
	combout => \add_instance|LUT_FLUSH|CA[0][14]~combout\);

-- Location: LABCELL_X81_Y35_N21
\add_instance|LUT_FLUSH|CA[0][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][11]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (\add_instance|LUT_FLUSH|CA[0][11]~combout\) # (\add_instance|LUT_FLUSH|v[0]~5_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( 
-- (!\add_instance|LUT_FLUSH|v[0]~5_combout\ & \add_instance|LUT_FLUSH|CA[0][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][11]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|CA[0][11]~combout\);

-- Location: LABCELL_X79_Y39_N45
\add_instance|LUT_FLUSH|CA[0][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][10]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( (\add_instance|LUT_FLUSH|v[0]~5_combout\) # (\add_instance|LUT_FLUSH|CA[0][10]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( 
-- (\add_instance|LUT_FLUSH|CA[0][10]~combout\ & !\add_instance|LUT_FLUSH|v[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][10]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|CA[0][10]~combout\);

-- Location: LABCELL_X80_Y37_N27
\add_instance|LUT_FLUSH|CA[0][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][9]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (\add_instance|LUT_FLUSH|CA[0][9]~combout\) # (\add_instance|LUT_FLUSH|v[0]~5_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( 
-- (!\add_instance|LUT_FLUSH|v[0]~5_combout\ & \add_instance|LUT_FLUSH|CA[0][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][9]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|CA[0][9]~combout\);

-- Location: LABCELL_X80_Y39_N6
\add_instance|LUT_FLUSH|BA[0][0]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~54_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (\add_instance|LUT_FLUSH|CA[0][9]~combout\ & (!\add_instance|LUT_FLUSH|CA[0][10]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (!\add_instance|LUT_FLUSH|CA[0][9]~combout\ & (!\add_instance|LUT_FLUSH|CA[0][10]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[0][10]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][9]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|BA[0][0]~54_combout\);

-- Location: LABCELL_X81_Y40_N15
\add_instance|LUT_FLUSH|CA[0][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][2]~combout\ = ( \add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) ) ) # ( !\add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|LUT_FLUSH|CA[0][2]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][2]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	combout => \add_instance|LUT_FLUSH|CA[0][2]~combout\);

-- Location: LABCELL_X80_Y40_N21
\add_instance|LUT_FLUSH|CA[0][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][5]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (\add_instance|LUT_FLUSH|CA[0][5]~combout\) # (\add_instance|LUT_FLUSH|v[0]~5_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( 
-- (!\add_instance|LUT_FLUSH|v[0]~5_combout\ & \add_instance|LUT_FLUSH|CA[0][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][5]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|CA[0][5]~combout\);

-- Location: LABCELL_X83_Y40_N24
\add_instance|LUT_FLUSH|CA[0][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][3]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (\add_instance|LUT_FLUSH|CA[0][3]~combout\) # (\add_instance|LUT_FLUSH|v[0]~5_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- (!\add_instance|LUT_FLUSH|v[0]~5_combout\ & \add_instance|LUT_FLUSH|CA[0][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][3]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|CA[0][3]~combout\);

-- Location: MLABCELL_X82_Y40_N27
\add_instance|LUT_FLUSH|CA[0][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][4]~combout\ = (!\add_instance|LUT_FLUSH|v[0]~5_combout\ & (\add_instance|LUT_FLUSH|CA[0][4]~combout\)) # (\add_instance|LUT_FLUSH|v[0]~5_combout\ & ((\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][4]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|CA[0][4]~combout\);

-- Location: LABCELL_X80_Y40_N54
\add_instance|LUT_FLUSH|BA[0][0]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~57_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( \add_instance|LUT_FLUSH|CA[0][4]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & \add_instance|LUT_FLUSH|CA[0][3]~combout\) ) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( \add_instance|LUT_FLUSH|CA[0][4]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & !\add_instance|LUT_FLUSH|CA[0][3]~combout\) ) ) ) # ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- !\add_instance|LUT_FLUSH|CA[0][4]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & \add_instance|LUT_FLUSH|CA[0][3]~combout\) ) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( !\add_instance|LUT_FLUSH|CA[0][4]~combout\ & ( 
-- (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & !\add_instance|LUT_FLUSH|CA[0][3]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000000000001010101001010101000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][3]~combout\,
	datae => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[0][4]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][0]~57_combout\);

-- Location: LABCELL_X81_Y40_N30
\add_instance|LUT_FLUSH|CA[0][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][0]~combout\ = ( \add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) ) ) # ( !\add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|LUT_FLUSH|CA[0][0]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][0]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	combout => \add_instance|LUT_FLUSH|CA[0][0]~combout\);

-- Location: LABCELL_X81_Y40_N42
\add_instance|LUT_FLUSH|CA[0][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][1]~combout\ = ( \add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) ) ) # ( !\add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|LUT_FLUSH|CA[0][1]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[0][1]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	combout => \add_instance|LUT_FLUSH|CA[0][1]~combout\);

-- Location: LABCELL_X80_Y40_N6
\add_instance|LUT_FLUSH|BA[0][0]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~56_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (\add_instance|LUT_FLUSH|CA[0][1]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) $ (\add_instance|LUT_FLUSH|CA[0][0]~combout\))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (!\add_instance|LUT_FLUSH|CA[0][1]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) $ (\add_instance|LUT_FLUSH|CA[0][0]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][1]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|BA[0][0]~56_combout\);

-- Location: LABCELL_X80_Y40_N45
\add_instance|LUT_FLUSH|BA[0][0]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~58_combout\ = ( \add_instance|LUT_FLUSH|BA[0][0]~57_combout\ & ( \add_instance|LUT_FLUSH|BA[0][0]~56_combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & (!\add_instance|LUT_FLUSH|CA[0][2]~combout\ & 
-- (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[0][5]~combout\)))) # (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & (\add_instance|LUT_FLUSH|CA[0][2]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ 
-- (\add_instance|LUT_FLUSH|CA[0][5]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][5]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~57_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~56_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][0]~58_combout\);

-- Location: LABCELL_X80_Y37_N9
\add_instance|LUT_FLUSH|CA[0][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][8]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( (\add_instance|LUT_FLUSH|v[0]~5_combout\) # (\add_instance|LUT_FLUSH|CA[0][8]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( 
-- (\add_instance|LUT_FLUSH|CA[0][8]~combout\ & !\add_instance|LUT_FLUSH|v[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|CA[0][8]~combout\);

-- Location: LABCELL_X81_Y39_N36
\add_instance|LUT_FLUSH|CA[0][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][6]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (\add_instance|LUT_FLUSH|CA[0][6]~combout\) # (\add_instance|LUT_FLUSH|v[0]~5_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( 
-- (!\add_instance|LUT_FLUSH|v[0]~5_combout\ & \add_instance|LUT_FLUSH|CA[0][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][6]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|CA[0][6]~combout\);

-- Location: LABCELL_X80_Y38_N24
\add_instance|LUT_FLUSH|CA[0][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][7]~combout\ = ( \add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) ) ) # ( !\add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|LUT_FLUSH|CA[0][7]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][7]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	combout => \add_instance|LUT_FLUSH|CA[0][7]~combout\);

-- Location: LABCELL_X81_Y39_N33
\add_instance|LUT_FLUSH|BA[0][0]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~55_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( (\add_instance|LUT_FLUSH|CA[0][7]~combout\ & (!\add_instance|LUT_FLUSH|CA[0][6]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( (!\add_instance|LUT_FLUSH|CA[0][7]~combout\ & (!\add_instance|LUT_FLUSH|CA[0][6]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[0][6]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][7]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|BA[0][0]~55_combout\);

-- Location: LABCELL_X81_Y39_N30
\add_instance|LUT_FLUSH|BA[0][0]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~59_combout\ = ( \add_instance|LUT_FLUSH|BA[0][0]~55_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~58_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) $ (\add_instance|LUT_FLUSH|CA[0][8]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~58_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][8]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~55_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][0]~59_combout\);

-- Location: LABCELL_X80_Y39_N9
\add_instance|LUT_FLUSH|BA[0][0]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~60_combout\ = ( \add_instance|LUT_FLUSH|BA[0][0]~59_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~54_combout\ & (!\add_instance|LUT_FLUSH|CA[0][11]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[0][11]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~54_combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~59_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][0]~60_combout\);

-- Location: LABCELL_X80_Y35_N57
\add_instance|LUT_FLUSH|BA[0][0]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~61_combout\ = ( \add_instance|LUT_FLUSH|BA[0][0]~60_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~53_combout\ & (!\add_instance|LUT_FLUSH|CA[0][14]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~53_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][14]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~60_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][0]~61_combout\);

-- Location: LABCELL_X79_Y38_N51
\add_instance|LUT_FLUSH|CA[0][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[0][15]~combout\ = ( \add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) ) ) # ( !\add_instance|LUT_FLUSH|v[0]~5_combout\ & ( \add_instance|LUT_FLUSH|CA[0][15]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][15]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v[0]~5_combout\,
	combout => \add_instance|LUT_FLUSH|CA[0][15]~combout\);

-- Location: LABCELL_X79_Y39_N15
\add_instance|LUT_FLUSH|BA[0][0]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~62_combout\ = ( \add_instance|LUT_FLUSH|CA[0][15]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((!\add_instance|LUT_FLUSH|v\(0)) # ((\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & 
-- \add_instance|LUT_FLUSH|BA[0][0]~61_combout\)))) ) ) # ( !\add_instance|LUT_FLUSH|CA[0][15]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((!\add_instance|LUT_FLUSH|v\(0)) # ((!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & 
-- \add_instance|LUT_FLUSH|BA[0][0]~61_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001000100010001100100010001000100011001000100010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~61_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[0][15]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][0]~62_combout\);

-- Location: LABCELL_X79_Y35_N6
\add_instance|LUT_FLUSH|BA[0][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][6]~combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][6]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][6]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[0][6]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][6]~combout\);

-- Location: LABCELL_X79_Y39_N18
\add_instance|LUT_FLUSH|CA[1][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][10]~combout\ = ( \add_instance|LUT_FLUSH|v[1]~3_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) ) ) # ( !\add_instance|LUT_FLUSH|v[1]~3_combout\ & ( \add_instance|LUT_FLUSH|CA[1][10]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][10]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	combout => \add_instance|LUT_FLUSH|CA[1][10]~combout\);

-- Location: LABCELL_X80_Y37_N57
\add_instance|LUT_FLUSH|CA[1][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][8]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][8]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][8]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[1][8]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|CA[1][8]~combout\);

-- Location: LABCELL_X80_Y37_N36
\add_instance|LUT_FLUSH|CA[1][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][9]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][9]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][9]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|CA[1][9]~combout\);

-- Location: LABCELL_X80_Y39_N33
\add_instance|LUT_FLUSH|BA[1][0]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~65_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (\add_instance|LUT_FLUSH|CA[1][9]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) $ (\add_instance|LUT_FLUSH|CA[1][8]~combout\))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (!\add_instance|LUT_FLUSH|CA[1][9]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) $ (\add_instance|LUT_FLUSH|CA[1][8]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[1][9]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|BA[1][0]~65_combout\);

-- Location: LABCELL_X81_Y40_N39
\add_instance|LUT_FLUSH|CA[1][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][1]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][1]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][1]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|CA[1][1]~combout\);

-- Location: LABCELL_X81_Y40_N45
\add_instance|LUT_FLUSH|CA[1][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][0]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][0]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][0]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|CA[1][0]~combout\);

-- Location: LABCELL_X81_Y40_N24
\add_instance|LUT_FLUSH|BA[1][0]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~67_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (\add_instance|LUT_FLUSH|v\(1) & (\add_instance|LUT_FLUSH|CA[1][0]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) $ 
-- (\add_instance|LUT_FLUSH|CA[1][1]~combout\)))) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (\add_instance|LUT_FLUSH|v\(1) & (!\add_instance|LUT_FLUSH|CA[1][0]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) $ 
-- (\add_instance|LUT_FLUSH|CA[1][1]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000010000010000000000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[1][0]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|BA[1][0]~67_combout\);

-- Location: LABCELL_X81_Y40_N12
\add_instance|LUT_FLUSH|CA[1][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][2]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][2]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][2]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[1][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	combout => \add_instance|LUT_FLUSH|CA[1][2]~combout\);

-- Location: LABCELL_X83_Y40_N33
\add_instance|LUT_FLUSH|BA[1][0]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~68_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (\add_instance|LUT_FLUSH|CA[1][3]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) $ (\add_instance|LUT_FLUSH|CA[1][2]~combout\))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (!\add_instance|LUT_FLUSH|CA[1][3]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) $ (\add_instance|LUT_FLUSH|CA[1][2]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][3]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[1][2]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|BA[1][0]~68_combout\);

-- Location: LABCELL_X83_Y40_N30
\add_instance|LUT_FLUSH|BA[1][0]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~69_combout\ = ( \add_instance|LUT_FLUSH|BA[1][0]~68_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~67_combout\ & (!\add_instance|LUT_FLUSH|CA[1][4]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[1][4]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~67_combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~68_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][0]~69_combout\);

-- Location: LABCELL_X80_Y38_N51
\add_instance|LUT_FLUSH|CA[1][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][7]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][7]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][7]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|CA[1][7]~combout\);

-- Location: LABCELL_X81_Y39_N27
\add_instance|LUT_FLUSH|CA[1][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][6]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (\add_instance|LUT_FLUSH|CA[1][6]~combout\) # (\add_instance|LUT_FLUSH|v[1]~3_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( 
-- (!\add_instance|LUT_FLUSH|v[1]~3_combout\ & \add_instance|LUT_FLUSH|CA[1][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[1][6]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|CA[1][6]~combout\);

-- Location: LABCELL_X81_Y39_N9
\add_instance|LUT_FLUSH|BA[1][0]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~66_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (\add_instance|LUT_FLUSH|CA[1][6]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[1][5]~combout\))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (!\add_instance|LUT_FLUSH|CA[1][6]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[1][5]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[1][6]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[1][5]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|BA[1][0]~66_combout\);

-- Location: LABCELL_X81_Y39_N39
\add_instance|LUT_FLUSH|BA[1][0]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~70_combout\ = ( \add_instance|LUT_FLUSH|BA[1][0]~66_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~69_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) $ (\add_instance|LUT_FLUSH|CA[1][7]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~69_combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[1][7]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~66_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][0]~70_combout\);

-- Location: LABCELL_X80_Y39_N30
\add_instance|LUT_FLUSH|BA[1][0]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~71_combout\ = ( \add_instance|LUT_FLUSH|BA[1][0]~70_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~65_combout\ & (!\add_instance|LUT_FLUSH|CA[1][10]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[1][10]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~65_combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~70_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][0]~71_combout\);

-- Location: LABCELL_X79_Y36_N36
\add_instance|LUT_FLUSH|CA[1][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][13]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][13]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][13]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	combout => \add_instance|LUT_FLUSH|CA[1][13]~combout\);

-- Location: LABCELL_X80_Y36_N6
\add_instance|LUT_FLUSH|CA[1][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][12]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][12]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][12]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[1][12]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	combout => \add_instance|LUT_FLUSH|CA[1][12]~combout\);

-- Location: LABCELL_X81_Y35_N33
\add_instance|LUT_FLUSH|CA[1][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][11]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][11]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][11]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|CA[1][11]~combout\);

-- Location: LABCELL_X81_Y36_N6
\add_instance|LUT_FLUSH|BA[1][0]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~64_combout\ = ( \add_instance|LUT_FLUSH|CA[1][11]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) $ (\add_instance|LUT_FLUSH|CA[1][12]~combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[1][11]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) $ (\add_instance|LUT_FLUSH|CA[1][12]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[1][12]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[1][11]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][0]~64_combout\);

-- Location: LABCELL_X79_Y36_N24
\add_instance|LUT_FLUSH|BA[1][0]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~72_combout\ = ( \add_instance|LUT_FLUSH|BA[1][0]~64_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~71_combout\ & (!\add_instance|LUT_FLUSH|CA[1][13]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~71_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][13]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~64_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][0]~72_combout\);

-- Location: LABCELL_X79_Y38_N54
\add_instance|LUT_FLUSH|CA[1][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][14]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][14]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][14]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][14]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|CA[1][14]~combout\);

-- Location: LABCELL_X80_Y39_N39
\add_instance|LUT_FLUSH|BA[1][0]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~63_combout\ = ( \add_instance|LUT_FLUSH|CA[1][15]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & (!\add_instance|LUT_FLUSH|CA[1][14]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14)))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[1][15]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & (!\add_instance|LUT_FLUSH|CA[1][14]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[1][14]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[1][15]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][0]~63_combout\);

-- Location: LABCELL_X80_Y39_N27
\add_instance|LUT_FLUSH|BA[1][0]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~73_combout\ = ( \add_instance|LUT_FLUSH|BA[1][0]~63_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (((\add_instance|LUT_FLUSH|v\(0) & !\add_instance|LUT_FLUSH|v\(1))) # 
-- (\add_instance|LUT_FLUSH|BA[1][0]~72_combout\))) ) ) # ( !\add_instance|LUT_FLUSH|BA[1][0]~63_combout\ & ( (\add_instance|LUT_FLUSH|v\(0) & (!\add_instance|LUT_FLUSH|v\(1) & !\add_instance|LUT_FLUSH|Equal0~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001001111000000000100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~72_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~63_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][0]~73_combout\);

-- Location: LABCELL_X79_Y35_N21
\add_instance|LUT_FLUSH|BA[1][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][6]~combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][6]~combout\) # (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[1][0]~73_combout\ & \add_instance|LUT_FLUSH|BA[1][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][6]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][6]~combout\);

-- Location: LABCELL_X80_Y38_N0
\add_instance|LUT_FLUSH|CA[3][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][7]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][7]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][7]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|CA[3][7]~combout\);

-- Location: LABCELL_X80_Y38_N3
\add_instance|LUT_FLUSH|Equal4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~8_combout\ = ( \add_instance|PC|Dout\(7) & ( !\add_instance|LUT_FLUSH|CA[3][7]~combout\ $ (((!\add_instance|pc_predictor|Mux8~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\))))) ) ) # ( !\add_instance|PC|Dout\(7) & ( !\add_instance|LUT_FLUSH|CA[3][7]~combout\ $ (((!\add_instance|pc_predictor|Mux8~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101001010101011010100101010110101010100101011010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][7]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|Equal4~8_combout\);

-- Location: LABCELL_X80_Y38_N39
\add_instance|LUT_FLUSH|CA[3][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][11]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][11]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][11]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|CA[3][11]~combout\);

-- Location: LABCELL_X80_Y38_N6
\add_instance|LUT_FLUSH|Equal4~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~12_combout\ = ( \add_instance|LUT_FLUSH|CA[3][11]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux4~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux4~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(11))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][11]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux4~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux4~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111111111110000100001111111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(11),
	datad => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][11]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~12_combout\);

-- Location: LABCELL_X80_Y38_N42
\add_instance|LUT_FLUSH|CA[3][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][6]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][6]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( 
-- (\add_instance|LUT_FLUSH|v[3]~1_combout\ & \add_instance|LUT_FLUSH|CA[3][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][6]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|CA[3][6]~combout\);

-- Location: LABCELL_X80_Y38_N36
\add_instance|LUT_FLUSH|Equal4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~7_combout\ = ( \add_instance|LUT_FLUSH|CA[3][6]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux9~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux9~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(6))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][6]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux9~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux9~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111111111110000100001111111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(6),
	datad => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][6]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~7_combout\);

-- Location: LABCELL_X81_Y36_N24
\add_instance|LUT_FLUSH|CA[3][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][9]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][9]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][9]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|CA[3][9]~combout\);

-- Location: LABCELL_X80_Y38_N45
\add_instance|LUT_FLUSH|Equal4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~10_combout\ = ( \add_instance|LUT_FLUSH|CA[3][9]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux6~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux6~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(9))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][9]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux6~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux6~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011101000011110001110111110000111000101111000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(9),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][9]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~10_combout\);

-- Location: LABCELL_X81_Y36_N57
\add_instance|LUT_FLUSH|CA[3][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][8]~combout\ = ( \add_instance|LUT_FLUSH|v[3]~1_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( \add_instance|LUT_FLUSH|CA[3][8]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|v[3]~1_combout\ & ( 
-- \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) ) ) # ( \add_instance|LUT_FLUSH|v[3]~1_combout\ & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( \add_instance|LUT_FLUSH|CA[3][8]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][8]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|CA[3][8]~combout\);

-- Location: LABCELL_X80_Y38_N54
\add_instance|LUT_FLUSH|Equal4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~9_combout\ = ( \add_instance|LUT_FLUSH|CA[3][8]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux7~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux7~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(8))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][8]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux7~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux7~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111101000000011111110111111110000000101111111000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(8),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][8]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~9_combout\);

-- Location: LABCELL_X81_Y36_N30
\add_instance|LUT_FLUSH|CA[3][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][10]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][10]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][10]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[3][10]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|CA[3][10]~combout\);

-- Location: LABCELL_X80_Y38_N15
\add_instance|LUT_FLUSH|Equal4~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~11_combout\ = ( \add_instance|LUT_FLUSH|CA[3][10]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux5~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux5~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(10))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][10]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux5~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux5~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111101000000011111110111111110000000101111111000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(10),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][10]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~11_combout\);

-- Location: LABCELL_X80_Y38_N18
\add_instance|LUT_FLUSH|Branch_addr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~12_combout\ = ( !\add_instance|LUT_FLUSH|Equal4~9_combout\ & ( !\add_instance|LUT_FLUSH|Equal4~11_combout\ & ( (!\add_instance|LUT_FLUSH|Equal4~8_combout\ & (!\add_instance|LUT_FLUSH|Equal4~12_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal4~7_combout\ & !\add_instance|LUT_FLUSH|Equal4~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal4~8_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal4~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal4~7_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal4~10_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal4~9_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal4~11_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~12_combout\);

-- Location: MLABCELL_X84_Y38_N27
\add_instance|LUT_FLUSH|CA[3][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][4]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][4]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( 
-- (\add_instance|LUT_FLUSH|v[3]~1_combout\ & \add_instance|LUT_FLUSH|CA[3][4]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][4]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|CA[3][4]~combout\);

-- Location: MLABCELL_X84_Y38_N24
\add_instance|LUT_FLUSH|Equal4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~5_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[3][4]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux11~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(4))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[3][4]~combout\ $ (!\add_instance|pc_predictor|Mux11~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010011001100101101001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][4]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(4),
	datac => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~5_combout\);

-- Location: MLABCELL_X84_Y38_N6
\add_instance|LUT_FLUSH|CA[3][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][0]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][0]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][0]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[3][0]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|CA[3][0]~combout\);

-- Location: MLABCELL_X84_Y38_N30
\add_instance|LUT_FLUSH|Branch_addr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~10_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|CA[3][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(3) & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- ((\add_instance|pc_predictor|Mux15~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(0))))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|CA[3][0]~combout\ & ( 
-- (\add_instance|pc_predictor|Mux15~2_combout\ & \add_instance|LUT_FLUSH|v\(3)) ) ) ) # ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[3][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(3) & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux15~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(0))))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( 
-- !\add_instance|LUT_FLUSH|CA[3][0]~combout\ & ( (!\add_instance|pc_predictor|Mux15~2_combout\ & \add_instance|LUT_FLUSH|v\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100101000000000001100110000000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(0),
	datab => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v\(3),
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][0]~combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~10_combout\);

-- Location: MLABCELL_X84_Y38_N42
\add_instance|LUT_FLUSH|CA[3][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][5]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][5]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( 
-- (\add_instance|LUT_FLUSH|v[3]~1_combout\ & \add_instance|LUT_FLUSH|CA[3][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][5]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|CA[3][5]~combout\);

-- Location: MLABCELL_X84_Y38_N54
\add_instance|LUT_FLUSH|Equal4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~6_combout\ = ( \add_instance|LUT_FLUSH|CA[3][5]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux10~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux10~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(5)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][5]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux10~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux10~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((\add_instance|PC|Dout\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010011010101010101001110101010101011001010101010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][5]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~6_combout\);

-- Location: MLABCELL_X84_Y38_N18
\add_instance|LUT_FLUSH|CA[3][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][2]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][2]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( 
-- (\add_instance|LUT_FLUSH|v[3]~1_combout\ & \add_instance|LUT_FLUSH|CA[3][2]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][2]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	combout => \add_instance|LUT_FLUSH|CA[3][2]~combout\);

-- Location: MLABCELL_X84_Y38_N45
\add_instance|LUT_FLUSH|Equal4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~3_combout\ = ( \add_instance|LUT_FLUSH|CA[3][2]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(2)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][2]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux13~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010011010101010101001110101010101011001010101010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(2),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][2]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~3_combout\);

-- Location: MLABCELL_X84_Y38_N3
\add_instance|LUT_FLUSH|CA[3][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][1]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][1]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( 
-- (\add_instance|LUT_FLUSH|v[3]~1_combout\ & \add_instance|LUT_FLUSH|CA[3][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][1]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|CA[3][1]~combout\);

-- Location: MLABCELL_X84_Y38_N0
\add_instance|LUT_FLUSH|Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~2_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[3][1]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux14~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(1))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[3][1]~combout\ $ (!\add_instance|pc_predictor|Mux14~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010011001100101101001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][1]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(1),
	datac => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~2_combout\);

-- Location: MLABCELL_X84_Y38_N57
\add_instance|LUT_FLUSH|CA[3][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][3]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][3]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- (\add_instance|LUT_FLUSH|v[3]~1_combout\ & \add_instance|LUT_FLUSH|CA[3][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][3]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|CA[3][3]~combout\);

-- Location: MLABCELL_X84_Y38_N51
\add_instance|LUT_FLUSH|Equal4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~4_combout\ = ( \add_instance|LUT_FLUSH|CA[3][3]~combout\ & ( \add_instance|PC|Dout\(3) & ( (!\add_instance|pc_predictor|Mux12~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][3]~combout\ & ( \add_instance|PC|Dout\(3) & ( ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & \add_instance|LUT_FLUSH|Equal0~16_combout\)) # 
-- (\add_instance|pc_predictor|Mux12~2_combout\) ) ) ) # ( \add_instance|LUT_FLUSH|CA[3][3]~combout\ & ( !\add_instance|PC|Dout\(3) & ( (!\add_instance|pc_predictor|Mux12~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[3][3]~combout\ & ( !\add_instance|PC|Dout\(3) & ( (\add_instance|pc_predictor|Mux12~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000101010101010111101010101010111111010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[3][3]~combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|Equal4~4_combout\);

-- Location: MLABCELL_X84_Y38_N12
\add_instance|LUT_FLUSH|Branch_addr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~11_combout\ = ( !\add_instance|LUT_FLUSH|Equal4~2_combout\ & ( !\add_instance|LUT_FLUSH|Equal4~4_combout\ & ( (!\add_instance|LUT_FLUSH|Equal4~5_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~10_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal4~6_combout\ & !\add_instance|LUT_FLUSH|Equal4~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal4~5_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~10_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal4~6_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal4~3_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal4~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal4~4_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~11_combout\);

-- Location: MLABCELL_X82_Y40_N21
\add_instance|LUT_FLUSH|Equal3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~4_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][3]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux12~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(3))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][3]~combout\ $ (!\add_instance|pc_predictor|Mux12~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110110001100011011011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(3),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[2][3]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~4_combout\);

-- Location: LABCELL_X81_Y40_N0
\add_instance|LUT_FLUSH|Branch_addr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~6_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (\add_instance|LUT_FLUSH|v\(2) & (!\add_instance|LUT_FLUSH|CA[2][0]~combout\ $ (\add_instance|PC|Dout\(0)))) ) 
-- ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (\add_instance|LUT_FLUSH|v\(2) & (!\add_instance|pc_predictor|Mux15~2_combout\ $ (\add_instance|LUT_FLUSH|CA[2][0]~combout\))) ) ) ) # ( 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (\add_instance|LUT_FLUSH|v\(2) & (!\add_instance|pc_predictor|Mux15~2_combout\ $ (\add_instance|LUT_FLUSH|CA[2][0]~combout\))) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (\add_instance|LUT_FLUSH|v\(2) & (!\add_instance|pc_predictor|Mux15~2_combout\ $ (\add_instance|LUT_FLUSH|CA[2][0]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100100001001000010010000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[2][0]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(2),
	datad => \add_instance|PC|ALT_INV_Dout\(0),
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~6_combout\);

-- Location: MLABCELL_X82_Y40_N54
\add_instance|LUT_FLUSH|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~2_combout\ = ( \add_instance|LUT_FLUSH|CA[2][1]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux14~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux14~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(1))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[2][1]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux14~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux14~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011101000011110001110111110000111000101111000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(1),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[2][1]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~2_combout\);

-- Location: MLABCELL_X82_Y40_N30
\add_instance|LUT_FLUSH|Equal3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~5_combout\ = ( \add_instance|PC|Dout\(4) & ( !\add_instance|LUT_FLUSH|CA[2][4]~combout\ $ (((!\add_instance|pc_predictor|Mux11~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))))) ) ) # ( !\add_instance|PC|Dout\(4) & ( !\add_instance|LUT_FLUSH|CA[2][4]~combout\ $ (((!\add_instance|pc_predictor|Mux11~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011001010110100101100101011010011010100101101001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][4]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|Equal3~5_combout\);

-- Location: MLABCELL_X82_Y40_N0
\add_instance|LUT_FLUSH|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~3_combout\ = ( \add_instance|LUT_FLUSH|CA[2][2]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux13~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux13~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(2))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[2][2]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux13~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux13~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011101000011110001110111110000111000101111000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(2),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[2][2]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~3_combout\);

-- Location: MLABCELL_X82_Y40_N51
\add_instance|LUT_FLUSH|Equal3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~6_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][5]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux10~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(5))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux10~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[2][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110101110010100011010111001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(5),
	datab => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[2][5]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~6_combout\);

-- Location: MLABCELL_X82_Y40_N6
\add_instance|LUT_FLUSH|Branch_addr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~7_combout\ = ( !\add_instance|LUT_FLUSH|Equal3~3_combout\ & ( !\add_instance|LUT_FLUSH|Equal3~6_combout\ & ( (!\add_instance|LUT_FLUSH|Equal3~4_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~6_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal3~2_combout\ & !\add_instance|LUT_FLUSH|Equal3~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal3~4_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~6_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal3~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal3~5_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal3~3_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal3~6_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~7_combout\);

-- Location: LABCELL_X80_Y36_N39
\add_instance|LUT_FLUSH|CA[3][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][12]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][12]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][12]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][12]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	combout => \add_instance|LUT_FLUSH|CA[3][12]~combout\);

-- Location: MLABCELL_X78_Y36_N30
\add_instance|LUT_FLUSH|CA[3][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][13]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][13]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][13]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	combout => \add_instance|LUT_FLUSH|CA[3][13]~combout\);

-- Location: LABCELL_X79_Y36_N21
\add_instance|LUT_FLUSH|CA[3][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][15]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][15]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][15]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][15]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	combout => \add_instance|LUT_FLUSH|CA[3][15]~combout\);

-- Location: MLABCELL_X78_Y36_N27
\add_instance|LUT_FLUSH|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~1_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|PC|Dout\(15) $ (!\add_instance|LUT_FLUSH|CA[3][15]~combout\) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux0~0_combout\ $ (!\add_instance|LUT_FLUSH|CA[3][15]~combout\) ) ) ) # ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( 
-- !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux0~0_combout\ $ (!\add_instance|LUT_FLUSH|CA[3][15]~combout\) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( 
-- !\add_instance|pc_predictor|Mux0~0_combout\ $ (!\add_instance|LUT_FLUSH|CA[3][15]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(15),
	datab => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][15]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~1_combout\);

-- Location: MLABCELL_X78_Y36_N3
\add_instance|LUT_FLUSH|CA[3][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[3][14]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (!\add_instance|LUT_FLUSH|v[3]~1_combout\) # (\add_instance|LUT_FLUSH|CA[3][14]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( 
-- (\add_instance|LUT_FLUSH|CA[3][14]~combout\ & \add_instance|LUT_FLUSH|v[3]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][14]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[3]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|CA[3][14]~combout\);

-- Location: MLABCELL_X78_Y36_N51
\add_instance|LUT_FLUSH|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal4~0_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|PC|Dout\(14) $ (!\add_instance|LUT_FLUSH|CA[3][14]~combout\) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux1~0_combout\ $ (!\add_instance|LUT_FLUSH|CA[3][14]~combout\) ) ) ) # ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( 
-- !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux1~0_combout\ $ (!\add_instance|LUT_FLUSH|CA[3][14]~combout\) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( 
-- !\add_instance|pc_predictor|Mux1~0_combout\ $ (!\add_instance|LUT_FLUSH|CA[3][14]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(14),
	datac => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][14]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal4~0_combout\);

-- Location: MLABCELL_X78_Y36_N36
\add_instance|LUT_FLUSH|Branch_addr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~9_combout\ = ( !\add_instance|LUT_FLUSH|Equal4~1_combout\ & ( !\add_instance|LUT_FLUSH|Equal4~0_combout\ & ( (!\add_instance|LUT_FLUSH|CA[3][12]~combout\ & (!\add_instance|pc_IF[12]~5_combout\ & 
-- (!\add_instance|pc_IF[13]~6_combout\ $ (\add_instance|LUT_FLUSH|CA[3][13]~combout\)))) # (\add_instance|LUT_FLUSH|CA[3][12]~combout\ & (\add_instance|pc_IF[12]~5_combout\ & (!\add_instance|pc_IF[13]~6_combout\ $ 
-- (\add_instance|LUT_FLUSH|CA[3][13]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][12]~combout\,
	datab => \add_instance|ALT_INV_pc_IF[13]~6_combout\,
	datac => \add_instance|ALT_INV_pc_IF[12]~5_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][13]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal4~1_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal4~0_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~9_combout\);

-- Location: LABCELL_X79_Y38_N57
\add_instance|LUT_FLUSH|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~1_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][15]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux0~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(15)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][15]~combout\ $ (!\add_instance|pc_predictor|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100101011010100110010101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][15]~combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(15),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~1_combout\);

-- Location: LABCELL_X79_Y38_N21
\add_instance|LUT_FLUSH|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~0_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][14]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux1~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(14)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][14]~combout\ $ (!\add_instance|pc_predictor|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][14]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(14),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~0_combout\);

-- Location: LABCELL_X79_Y38_N36
\add_instance|LUT_FLUSH|Branch_addr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~5_combout\ = ( \add_instance|LUT_FLUSH|CA[2][13]~combout\ & ( !\add_instance|LUT_FLUSH|Equal3~0_combout\ & ( (!\add_instance|LUT_FLUSH|Equal3~1_combout\ & (\add_instance|pc_IF[13]~6_combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[2][12]~combout\ $ (\add_instance|pc_IF[12]~5_combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[2][13]~combout\ & ( !\add_instance|LUT_FLUSH|Equal3~0_combout\ & ( (!\add_instance|LUT_FLUSH|Equal3~1_combout\ & 
-- (!\add_instance|pc_IF[13]~6_combout\ & (!\add_instance|LUT_FLUSH|CA[2][12]~combout\ $ (\add_instance|pc_IF[12]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000000000001000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][12]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal3~1_combout\,
	datac => \add_instance|ALT_INV_pc_IF[12]~5_combout\,
	datad => \add_instance|ALT_INV_pc_IF[13]~6_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[2][13]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal3~0_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~5_combout\);

-- Location: LABCELL_X81_Y39_N3
\add_instance|LUT_FLUSH|Equal3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~7_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][6]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux9~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(6))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][6]~combout\ $ (!\add_instance|pc_predictor|Mux9~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010110101001100101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][6]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(6),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~7_combout\);

-- Location: LABCELL_X79_Y39_N57
\add_instance|LUT_FLUSH|Equal3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~11_combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][10]~combout\ $ (((!\add_instance|PC|Dout\(10) & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][10]~combout\ $ (((!\add_instance|PC|Dout\(10)) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110001100110011011011001100110001101100110011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(10),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[2][10]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~11_combout\);

-- Location: LABCELL_X80_Y37_N18
\add_instance|LUT_FLUSH|Equal3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~9_combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][8]~combout\ $ (((!\add_instance|PC|Dout\(8) & (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)))) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][8]~combout\ $ (((!\add_instance|PC|Dout\(8)) # ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010110010101010101011010101010101001101010101010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][8]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(8),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~9_combout\);

-- Location: LABCELL_X80_Y37_N0
\add_instance|LUT_FLUSH|Equal3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~10_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][9]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux6~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(9))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][9]~combout\ $ (!\add_instance|pc_predictor|Mux6~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[2][9]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(9),
	datad => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~10_combout\);

-- Location: LABCELL_X81_Y35_N30
\add_instance|LUT_FLUSH|Equal3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~12_combout\ = ( \add_instance|LUT_FLUSH|CA[2][11]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(11)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[2][11]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010011010101010101001110101010101011001010101010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(11),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[2][11]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~12_combout\);

-- Location: LABCELL_X80_Y38_N48
\add_instance|LUT_FLUSH|Equal3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal3~8_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][7]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux8~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(7))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[2][7]~combout\ $ (!\add_instance|pc_predictor|Mux8~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100011001100011110001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(7),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[2][7]~combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	combout => \add_instance|LUT_FLUSH|Equal3~8_combout\);

-- Location: LABCELL_X81_Y38_N24
\add_instance|LUT_FLUSH|Branch_addr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~8_combout\ = ( !\add_instance|LUT_FLUSH|Equal3~12_combout\ & ( !\add_instance|LUT_FLUSH|Equal3~8_combout\ & ( (!\add_instance|LUT_FLUSH|Equal3~7_combout\ & (!\add_instance|LUT_FLUSH|Equal3~11_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal3~9_combout\ & !\add_instance|LUT_FLUSH|Equal3~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal3~7_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal3~11_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal3~9_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal3~10_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal3~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal3~8_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~8_combout\);

-- Location: LABCELL_X81_Y38_N42
\add_instance|PC|Dout[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout[3]~0_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~5_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~8_combout\ & ( ((\add_instance|LUT_FLUSH|Branch_addr~12_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~11_combout\ & 
-- \add_instance|LUT_FLUSH|Branch_addr~9_combout\))) # (\add_instance|LUT_FLUSH|Branch_addr~7_combout\) ) ) ) # ( !\add_instance|LUT_FLUSH|Branch_addr~5_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~8_combout\ & ( 
-- (\add_instance|LUT_FLUSH|Branch_addr~12_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~11_combout\ & \add_instance|LUT_FLUSH|Branch_addr~9_combout\)) ) ) ) # ( \add_instance|LUT_FLUSH|Branch_addr~5_combout\ & ( 
-- !\add_instance|LUT_FLUSH|Branch_addr~8_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~12_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~11_combout\ & \add_instance|LUT_FLUSH|Branch_addr~9_combout\)) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|Branch_addr~5_combout\ & ( !\add_instance|LUT_FLUSH|Branch_addr~8_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~12_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~11_combout\ & \add_instance|LUT_FLUSH|Branch_addr~9_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~11_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~7_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~9_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~5_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~8_combout\,
	combout => \add_instance|PC|Dout[3]~0_combout\);

-- Location: LABCELL_X81_Y36_N15
\add_instance|LUT_FLUSH|BA[3][0]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~32_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (\add_instance|LUT_FLUSH|CA[3][11]~combout\ & (!\add_instance|LUT_FLUSH|CA[3][12]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (!\add_instance|LUT_FLUSH|CA[3][11]~combout\ & (!\add_instance|LUT_FLUSH|CA[3][12]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][12]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][11]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|BA[3][0]~32_combout\);

-- Location: MLABCELL_X84_Y38_N9
\add_instance|LUT_FLUSH|BA[3][0]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~36_combout\ = ( \add_instance|LUT_FLUSH|CA[3][2]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) $ (\add_instance|LUT_FLUSH|CA[3][3]~combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[3][2]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) $ (\add_instance|LUT_FLUSH|CA[3][3]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][3]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][2]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][0]~36_combout\);

-- Location: LABCELL_X81_Y36_N42
\add_instance|LUT_FLUSH|BA[3][0]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~35_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (\add_instance|LUT_FLUSH|v\(3) & (\add_instance|LUT_FLUSH|CA[3][0]~combout\ & (!\add_instance|LUT_FLUSH|CA[3][1]~combout\ $ 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1))))) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (\add_instance|LUT_FLUSH|v\(3) & (!\add_instance|LUT_FLUSH|CA[3][0]~combout\ & (!\add_instance|LUT_FLUSH|CA[3][1]~combout\ $ 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000001000000001000000000010000000010000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][1]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(3),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][0]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|BA[3][0]~35_combout\);

-- Location: LABCELL_X81_Y36_N36
\add_instance|LUT_FLUSH|BA[3][0]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~37_combout\ = ( \add_instance|LUT_FLUSH|BA[3][0]~35_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~36_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) $ (\add_instance|LUT_FLUSH|CA[3][4]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~36_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~35_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][0]~37_combout\);

-- Location: LABCELL_X81_Y36_N51
\add_instance|LUT_FLUSH|BA[3][0]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~34_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (\add_instance|LUT_FLUSH|CA[3][6]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[3][5]~combout\))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (!\add_instance|LUT_FLUSH|CA[3][6]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[3][5]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][6]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|BA[3][0]~34_combout\);

-- Location: LABCELL_X81_Y36_N33
\add_instance|LUT_FLUSH|BA[3][0]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~38_combout\ = ( \add_instance|LUT_FLUSH|BA[3][0]~34_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~37_combout\ & (!\add_instance|LUT_FLUSH|CA[3][7]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][7]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~37_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~34_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][0]~38_combout\);

-- Location: LABCELL_X81_Y36_N18
\add_instance|LUT_FLUSH|BA[3][0]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~33_combout\ = ( \add_instance|LUT_FLUSH|CA[3][9]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & (!\add_instance|LUT_FLUSH|CA[3][8]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8)))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[3][9]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & (!\add_instance|LUT_FLUSH|CA[3][8]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[3][8]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[3][9]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][0]~33_combout\);

-- Location: LABCELL_X81_Y36_N39
\add_instance|LUT_FLUSH|BA[3][0]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~39_combout\ = ( \add_instance|LUT_FLUSH|BA[3][0]~33_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~38_combout\ & (!\add_instance|LUT_FLUSH|CA[3][10]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~38_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[3][10]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~33_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][0]~39_combout\);

-- Location: LABCELL_X81_Y36_N48
\add_instance|LUT_FLUSH|BA[3][0]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~40_combout\ = ( \add_instance|LUT_FLUSH|BA[3][0]~39_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~32_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) $ (\add_instance|LUT_FLUSH|CA[3][13]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~32_combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][13]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~39_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][0]~40_combout\);

-- Location: LABCELL_X81_Y36_N9
\add_instance|LUT_FLUSH|BA[3][0]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~31_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (\add_instance|LUT_FLUSH|CA[3][14]~combout\ & (!\add_instance|LUT_FLUSH|CA[3][15]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (!\add_instance|LUT_FLUSH|CA[3][14]~combout\ & (!\add_instance|LUT_FLUSH|CA[3][15]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[3][15]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[3][14]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|BA[3][0]~31_combout\);

-- Location: LABCELL_X81_Y36_N12
\add_instance|LUT_FLUSH|BA[3][0]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~41_combout\ = ( \add_instance|LUT_FLUSH|BA[3][0]~31_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|LUT_FLUSH|BA[3][0]~1_combout\) # (\add_instance|LUT_FLUSH|BA[3][0]~40_combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|BA[3][0]~31_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & \add_instance|LUT_FLUSH|BA[3][0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~40_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~1_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~31_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][0]~41_combout\);

-- Location: LABCELL_X79_Y35_N39
\add_instance|LUT_FLUSH|BA[3][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][6]~combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][6]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][6]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][6]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][6]~combout\);

-- Location: LABCELL_X81_Y38_N15
\add_instance|LUT_FLUSH|Branch_addr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~29_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~8_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~7_combout\ & \add_instance|LUT_FLUSH|Branch_addr~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~7_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~5_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~8_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~29_combout\);

-- Location: LABCELL_X81_Y38_N48
\add_instance|PC|Dout[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout[3]~2_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~24_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~29_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~11_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~12_combout\ & 
-- \add_instance|LUT_FLUSH|Branch_addr~9_combout\)) ) ) ) # ( !\add_instance|LUT_FLUSH|Branch_addr~24_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~29_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~11_combout\ & 
-- (\add_instance|LUT_FLUSH|Branch_addr~12_combout\ & \add_instance|LUT_FLUSH|Branch_addr~9_combout\)) ) ) ) # ( \add_instance|LUT_FLUSH|Branch_addr~24_combout\ & ( !\add_instance|LUT_FLUSH|Branch_addr~29_combout\ & ( 
-- (\add_instance|LUT_FLUSH|Branch_addr~11_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~12_combout\ & \add_instance|LUT_FLUSH|Branch_addr~9_combout\)) ) ) ) # ( !\add_instance|LUT_FLUSH|Branch_addr~24_combout\ & ( 
-- !\add_instance|LUT_FLUSH|Branch_addr~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~11_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~9_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~24_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~29_combout\,
	combout => \add_instance|PC|Dout[3]~2_combout\);

-- Location: MLABCELL_X82_Y38_N12
\add_instance|PC|Dout~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~34_combout\ = ( \add_instance|LUT_FLUSH|BA[3][6]~combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( (\add_instance|PC|Dout[3]~0_combout\) # (\add_instance|LUT_FLUSH|BA[0][6]~combout\) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|BA[3][6]~combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][6]~combout\ & !\add_instance|PC|Dout[3]~0_combout\) ) ) ) # ( \add_instance|LUT_FLUSH|BA[3][6]~combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[1][6]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & (\add_instance|LUT_FLUSH|BA[2][6]~combout\)) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|BA[3][6]~combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[1][6]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[2][6]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][6]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[0][6]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][6]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[3][6]~combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~34_combout\);

-- Location: MLABCELL_X82_Y38_N24
\add_instance|PC|Dout~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~35_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~34_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][6]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~34_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][6]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][6]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~34_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][6]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~34_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][6]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][6]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][6]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[4][6]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][6]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~34_combout\,
	combout => \add_instance|PC|Dout~35_combout\);

-- Location: MLABCELL_X82_Y38_N30
\add_instance|PC|Dout~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~36_combout\ = ( \add_instance|PC|Dout~35_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~25_sumout\)))) # (\add_instance|LUT_FLUSH|match~5_combout\ & 
-- (((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\)) # (\add_instance|LUT_FLUSH|BA[7][6]~combout\))) ) ) # ( !\add_instance|PC|Dout~35_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~25_sumout\)))) # 
-- (\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|LUT_FLUSH|BA[7][6]~combout\ & (\add_instance|LUT_FLUSH|Branch_addr~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100110001111111010011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][6]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datad => \add_instance|main_alu_1|ALT_INV_Add0~25_sumout\,
	dataf => \add_instance|PC|ALT_INV_Dout~35_combout\,
	combout => \add_instance|PC|Dout~36_combout\);

-- Location: FF_X82_Y38_N32
\add_instance|PC|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~36_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(6));

-- Location: LABCELL_X77_Y36_N9
\add_instance|main_alu_1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~13_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux12~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(3)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~10\ ))
-- \add_instance|main_alu_1|Add0~14\ = CARRY(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux12~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(3)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(3),
	cin => \add_instance|main_alu_1|Add0~10\,
	sumout => \add_instance|main_alu_1|Add0~13_sumout\,
	cout => \add_instance|main_alu_1|Add0~14\);

-- Location: LABCELL_X77_Y36_N12
\add_instance|main_alu_1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~17_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux11~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(4)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~14\ ))
-- \add_instance|main_alu_1|Add0~18\ = CARRY(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux11~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(4)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(4),
	cin => \add_instance|main_alu_1|Add0~14\,
	sumout => \add_instance|main_alu_1|Add0~17_sumout\,
	cout => \add_instance|main_alu_1|Add0~18\);

-- Location: LABCELL_X77_Y36_N15
\add_instance|main_alu_1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~21_sumout\ = SUM(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux10~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(5)))) ) + ( 
-- \add_instance|main_alu_1|Add0~18\ ))
-- \add_instance|main_alu_1|Add0~22\ = CARRY(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux10~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(5)))) ) + ( 
-- \add_instance|main_alu_1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(5),
	cin => \add_instance|main_alu_1|Add0~18\,
	sumout => \add_instance|main_alu_1|Add0~21_sumout\,
	cout => \add_instance|main_alu_1|Add0~22\);

-- Location: LABCELL_X77_Y36_N18
\add_instance|main_alu_1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~25_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux9~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(6)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~22\ ))
-- \add_instance|main_alu_1|Add0~26\ = CARRY(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux9~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(6)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(6),
	cin => \add_instance|main_alu_1|Add0~22\,
	sumout => \add_instance|main_alu_1|Add0~25_sumout\,
	cout => \add_instance|main_alu_1|Add0~26\);

-- Location: FF_X77_Y36_N19
\add_instance|IF_ID_pipe|pc_2_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~25_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(6));

-- Location: FF_X84_Y36_N28
\add_instance|ID_RR_pipe|pc_2_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(6),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(6));

-- Location: FF_X78_Y38_N11
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(6),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(6));

-- Location: LABCELL_X70_Y38_N30
\add_instance|EXE_MEM_pipe|D3_reg|Dout[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[6]~feeder_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(6),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[6]~feeder_combout\);

-- Location: LABCELL_X75_Y37_N42
\add_instance|Alu_Oprd_sel1|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux25~3_combout\ = ( \add_instance|Prio_mux_2|output[6]~9_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[6]~9_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux25~3_combout\);

-- Location: LABCELL_X73_Y40_N27
\add_instance|cls|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux9~0_combout\ = (\add_instance|p_mem_wb|D3_reg|Dout\(6) & !\add_instance|cls|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(6),
	datac => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux9~0_combout\);

-- Location: LABCELL_X74_Y40_N51
\add_instance|RF|registers[3][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][6]~combout\ = ( \add_instance|cls|Mux9~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|Decoder0~3_combout\) # (\add_instance|RF|registers[3][6]~combout\))) ) ) # ( !\add_instance|cls|Mux9~0_combout\ & ( 
-- (\add_instance|RF|registers[3][6]~combout\ & (!\input_vector[1]~input_o\ & !\add_instance|RF|Decoder0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[3][6]~combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	dataf => \add_instance|cls|ALT_INV_Mux9~0_combout\,
	combout => \add_instance|RF|registers[3][6]~combout\);

-- Location: LABCELL_X73_Y40_N48
\add_instance|RF|registers[0][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][6]~combout\ = ( \add_instance|RF|Decoder0~0_combout\ & ( \add_instance|cls|Mux9~0_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|RF|Decoder0~0_combout\ & ( \add_instance|cls|Mux9~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & \add_instance|RF|registers[0][6]~combout\) ) ) ) # ( !\add_instance|RF|Decoder0~0_combout\ & ( !\add_instance|cls|Mux9~0_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|RF|registers[0][6]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000001010000010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[0][6]~combout\,
	datae => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	dataf => \add_instance|cls|ALT_INV_Mux9~0_combout\,
	combout => \add_instance|RF|registers[0][6]~combout\);

-- Location: LABCELL_X75_Y40_N3
\add_instance|RR_EXE_pipe|D1_reg|Dout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~9_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(6) & ( ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[0][6]~combout\))) # (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & 
-- (\add_instance|RF|registers[3][6]~combout\))) # (\add_instance|x\(2)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(6) & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[0][6]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[3][6]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datab => \add_instance|ALT_INV_x\(2),
	datac => \add_instance|RF|ALT_INV_registers[3][6]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][6]~combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(6),
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~9_combout\);

-- Location: FF_X75_Y40_N5
\add_instance|RR_EXE_pipe|D1_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~9_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(6));

-- Location: LABCELL_X75_Y37_N39
\add_instance|Prio_mux_1|output[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[6]~9_combout\ = ( \add_instance|RR_EXE_pipe|D1_reg|Dout\(6) & ( ((!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) # 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(6)) ) ) # ( !\add_instance|RR_EXE_pipe|D1_reg|Dout\(6) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(6) & (((\add_instance|Prio_mux_1|Equal0~1_combout\ & !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001111000001000000111110111111000011111011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(6),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(6),
	combout => \add_instance|Prio_mux_1|output[6]~9_combout\);

-- Location: LABCELL_X74_Y37_N0
\add_instance|Alu_Oprd_sel1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux9~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( \add_instance|Prio_mux_2|output[6]~9_combout\ & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(6)) ) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( \add_instance|Prio_mux_2|output[6]~9_combout\ & ( \add_instance|Prio_mux_1|output[6]~9_combout\ ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( !\add_instance|Prio_mux_2|output[6]~9_combout\ & ( 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & \add_instance|RR_EXE_pipe|pc_reg|Dout\(6)) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( !\add_instance|Prio_mux_2|output[6]~9_combout\ & ( \add_instance|Prio_mux_1|output[6]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000111101010101010101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_output[6]~9_combout\,
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(6),
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[6]~9_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux9~0_combout\);

-- Location: LABCELL_X74_Y35_N0
\add_instance|main_alu|adl_temp[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(6) = ( \add_instance|Alu_Oprd_sel1|Mux27~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ $ (((\add_instance|Alu_Oprd_sel1|Mux10~0_combout\) # 
-- (\add_instance|main_alu|carryL~1_combout\)))) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux27~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ $ (((\add_instance|main_alu|carryL~1_combout\ & 
-- \add_instance|Alu_Oprd_sel1|Mux10~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100101101010100101010110101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux9~0_combout\,
	datab => \add_instance|main_alu|ALT_INV_carryL~1_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux26~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(6));

-- Location: LABCELL_X74_Y34_N18
\add_instance|main_alu|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~25_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux9~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[6]~9_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~22\ ))
-- \add_instance|main_alu|Add0~26\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux9~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[6]~9_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux9~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[6]~9_combout\,
	cin => \add_instance|main_alu|Add0~22\,
	sumout => \add_instance|main_alu|Add0~25_sumout\,
	cout => \add_instance|main_alu|Add0~26\);

-- Location: LABCELL_X79_Y35_N12
\add_instance|main_alu|dest[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[6]~6_combout\ = ( \add_instance|main_alu|Add0~25_sumout\ & ( \add_instance|alu_oper_sel1|alu_op\(1) & ( (!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|main_alu|adl_temp\(6)) ) ) ) # ( 
-- !\add_instance|main_alu|Add0~25_sumout\ & ( \add_instance|alu_oper_sel1|alu_op\(1) & ( (\add_instance|alu_oper_sel1|alu_op\(0) & \add_instance|main_alu|adl_temp\(6)) ) ) ) # ( \add_instance|main_alu|Add0~25_sumout\ & ( 
-- !\add_instance|alu_oper_sel1|alu_op\(1) & ( (!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux9~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\))) ) ) ) # ( !\add_instance|main_alu|Add0~25_sumout\ & ( !\add_instance|alu_oper_sel1|alu_op\(1) & ( (!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux9~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101011011010110110101101101000000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~3_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux9~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_adl_temp\(6),
	datae => \add_instance|main_alu|ALT_INV_Add0~25_sumout\,
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	combout => \add_instance|main_alu|dest[6]~6_combout\);

-- Location: LABCELL_X79_Y35_N9
\add_instance|main_alu|dest[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(6) = ( \add_instance|main_alu|dest\(6) & ( (!\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest[6]~6_combout\) ) ) # ( !\add_instance|main_alu|dest\(6) & ( (\add_instance|main_alu|dest[6]~6_combout\ & 
-- \add_instance|alu_oper_sel1|alu_en~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest[6]~6_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(6),
	combout => \add_instance|main_alu|dest\(6));

-- Location: FF_X70_Y38_N31
\add_instance|EXE_MEM_pipe|D3_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[6]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(6),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(6));

-- Location: FF_X71_Y38_N35
\add_instance|EXE_MEM_pipe|D1_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(6),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(6));

-- Location: LABCELL_X71_Y38_N45
\add_instance|mi|Mem_in[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(6) = ( \add_instance|mi|Mem_in\(6) & ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(6) ) ) # ( !\add_instance|mi|Mem_in\(6) & ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(6) & ( \add_instance|mi|Mux33~1_combout\ ) ) ) # ( 
-- \add_instance|mi|Mem_in\(6) & ( !\add_instance|EXE_MEM_pipe|D1_reg|Dout\(6) & ( !\add_instance|mi|Mux33~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_in\(6),
	dataf => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(6),
	combout => \add_instance|mi|Mem_in\(6));

-- Location: FF_X65_Y37_N25
\add_instance|data_mem1|ram_block[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][6]~q\);

-- Location: FF_X66_Y36_N52
\add_instance|data_mem1|ram_block[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][6]~q\);

-- Location: FF_X64_Y38_N46
\add_instance|data_mem1|ram_block[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][6]~q\);

-- Location: FF_X63_Y38_N28
\add_instance|data_mem1|ram_block[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][6]~q\);

-- Location: MLABCELL_X65_Y37_N27
\add_instance|mi|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~1_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[21][6]~q\ & ( (!\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[29][6]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[21][6]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[17][6]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[25][6]~q\))) ) ) ) # ( \add_instance|mi|Mem_addr\(2) & 
-- ( !\add_instance|data_mem1|ram_block[21][6]~q\ & ( (\add_instance|mi|Mem_addr\(3) & \add_instance|data_mem1|ram_block[29][6]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[21][6]~q\ & ( (!\add_instance|mi|Mem_addr\(3) 
-- & (\add_instance|data_mem1|ram_block[17][6]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[25][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[29][6]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[17][6]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[25][6]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[21][6]~q\,
	combout => \add_instance|mi|Mux23~1_combout\);

-- Location: LABCELL_X63_Y39_N30
\add_instance|data_mem1|ram_block[16][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[16][6]~feeder_combout\ = ( \add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[16][6]~feeder_combout\);

-- Location: FF_X63_Y39_N31
\add_instance|data_mem1|ram_block[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[16][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][6]~q\);

-- Location: FF_X64_Y39_N32
\add_instance|data_mem1|ram_block[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][6]~q\);

-- Location: FF_X64_Y39_N14
\add_instance|data_mem1|ram_block[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][6]~q\);

-- Location: LABCELL_X64_Y39_N54
\add_instance|data_mem1|ram_block[24][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[24][6]~feeder_combout\ = ( \add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[24][6]~feeder_combout\);

-- Location: FF_X64_Y39_N56
\add_instance|data_mem1|ram_block[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[24][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][6]~q\);

-- Location: LABCELL_X64_Y39_N33
\add_instance|mi|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][6]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][6]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][6]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[16][6]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[28][6]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[20][6]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[24][6]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux23~0_combout\);

-- Location: LABCELL_X62_Y37_N18
\add_instance|data_mem1|ram_block[30][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[30][6]~feeder_combout\ = \add_instance|mi|Mem_in\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[30][6]~feeder_combout\);

-- Location: FF_X62_Y37_N20
\add_instance|data_mem1|ram_block[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[30][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][6]~q\);

-- Location: LABCELL_X62_Y37_N36
\add_instance|data_mem1|ram_block[22][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][6]~feeder_combout\ = \add_instance|mi|Mem_in\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[22][6]~feeder_combout\);

-- Location: FF_X62_Y37_N38
\add_instance|data_mem1|ram_block[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][6]~q\);

-- Location: LABCELL_X63_Y37_N24
\add_instance|data_mem1|ram_block[26][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][6]~feeder_combout\ = \add_instance|mi|Mem_in\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[26][6]~feeder_combout\);

-- Location: FF_X63_Y37_N26
\add_instance|data_mem1|ram_block[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][6]~q\);

-- Location: FF_X65_Y39_N23
\add_instance|data_mem1|ram_block[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][6]~q\);

-- Location: LABCELL_X62_Y37_N12
\add_instance|mi|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~2_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[18][6]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[26][6]~q\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[30][6]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[18][6]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[22][6]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[18][6]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[26][6]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[30][6]~q\)) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[18][6]~q\ & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[22][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[30][6]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[22][6]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[26][6]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[18][6]~q\,
	combout => \add_instance|mi|Mux23~2_combout\);

-- Location: FF_X67_Y40_N26
\add_instance|data_mem1|ram_block[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][6]~q\);

-- Location: FF_X67_Y40_N49
\add_instance|data_mem1|ram_block[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][6]~q\);

-- Location: LABCELL_X67_Y40_N45
\add_instance|data_mem1|ram_block[19][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[19][6]~feeder_combout\ = \add_instance|mi|Mem_in\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[19][6]~feeder_combout\);

-- Location: FF_X67_Y40_N47
\add_instance|data_mem1|ram_block[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[19][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][6]~q\);

-- Location: LABCELL_X70_Y39_N48
\add_instance|data_mem1|ram_block[23][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[23][6]~feeder_combout\ = ( \add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[23][6]~feeder_combout\);

-- Location: FF_X70_Y39_N50
\add_instance|data_mem1|ram_block[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[23][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][6]~q\);

-- Location: LABCELL_X67_Y40_N9
\add_instance|mi|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~3_combout\ = ( \add_instance|data_mem1|ram_block[19][6]~q\ & ( \add_instance|data_mem1|ram_block[23][6]~q\ & ( (!\add_instance|mi|Mem_addr\(3)) # ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][6]~q\)) # 
-- (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[31][6]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[19][6]~q\ & ( \add_instance|data_mem1|ram_block[23][6]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[27][6]~q\ & ((\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[31][6]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[19][6]~q\ & ( !\add_instance|data_mem1|ram_block[23][6]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3))) # (\add_instance|data_mem1|ram_block[27][6]~q\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|data_mem1|ram_block[31][6]~q\ & \add_instance|mi|Mem_addr\(3))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[19][6]~q\ & ( !\add_instance|data_mem1|ram_block[23][6]~q\ & ( (\add_instance|mi|Mem_addr\(3) & 
-- ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][6]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[31][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[27][6]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[31][6]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[19][6]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[23][6]~q\,
	combout => \add_instance|mi|Mux23~3_combout\);

-- Location: LABCELL_X67_Y37_N36
\add_instance|mi|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~4_combout\ = ( \add_instance|mi|Mux23~2_combout\ & ( \add_instance|mi|Mux23~3_combout\ & ( ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux23~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux23~1_combout\))) # (\add_instance|mi|Mem_addr\(1)) ) ) ) # ( !\add_instance|mi|Mux23~2_combout\ & ( \add_instance|mi|Mux23~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux23~0_combout\ & 
-- !\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1))) # (\add_instance|mi|Mux23~1_combout\))) ) ) ) # ( \add_instance|mi|Mux23~2_combout\ & ( !\add_instance|mi|Mux23~3_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1)) # (\add_instance|mi|Mux23~0_combout\)))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux23~1_combout\ & ((!\add_instance|mi|Mem_addr\(1))))) ) ) ) # ( 
-- !\add_instance|mi|Mux23~2_combout\ & ( !\add_instance|mi|Mux23~3_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux23~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux23~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux23~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mux23~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mux23~2_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux23~3_combout\,
	combout => \add_instance|mi|Mux23~4_combout\);

-- Location: LABCELL_X63_Y36_N30
\add_instance|data_mem1|ram_block[14][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][6]~feeder_combout\ = ( \add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[14][6]~feeder_combout\);

-- Location: FF_X63_Y36_N31
\add_instance|data_mem1|ram_block[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][6]~q\);

-- Location: FF_X67_Y37_N13
\add_instance|data_mem1|ram_block[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][6]~q\);

-- Location: LABCELL_X66_Y34_N33
\add_instance|data_mem1|ram_block[12][6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][6]~16_combout\ = ( !\add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[12][6]~16_combout\);

-- Location: FF_X66_Y34_N35
\add_instance|data_mem1|ram_block[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][6]~16_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][6]~q\);

-- Location: LABCELL_X66_Y34_N12
\add_instance|data_mem1|ram_block[13][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][6]~feeder_combout\ = ( \add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[13][6]~feeder_combout\);

-- Location: FF_X66_Y34_N14
\add_instance|data_mem1|ram_block[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][6]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][6]~q\);

-- Location: LABCELL_X66_Y37_N18
\add_instance|mi|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~8_combout\ = ( \add_instance|data_mem1|ram_block[12][6]~q\ & ( \add_instance|data_mem1|ram_block[13][6]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[14][6]~q\))) # 
-- (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1)) # ((\add_instance|data_mem1|ram_block[15][6]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[12][6]~q\ & ( \add_instance|data_mem1|ram_block[13][6]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[14][6]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[15][6]~q\)))) ) ) ) # ( \add_instance|data_mem1|ram_block[12][6]~q\ 
-- & ( !\add_instance|data_mem1|ram_block[13][6]~q\ & ( (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[14][6]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[15][6]~q\))))) ) 
-- ) ) # ( !\add_instance|data_mem1|ram_block[12][6]~q\ & ( !\add_instance|data_mem1|ram_block[13][6]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1)) # ((\add_instance|data_mem1|ram_block[14][6]~q\)))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[15][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010011011000000100001001111001110110111110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[14][6]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[15][6]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[12][6]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[13][6]~q\,
	combout => \add_instance|mi|Mux23~8_combout\);

-- Location: LABCELL_X66_Y37_N54
\add_instance|data_mem1|ram_block[0][6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][6]~13_combout\ = ( !\add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[0][6]~13_combout\);

-- Location: FF_X66_Y37_N55
\add_instance|data_mem1|ram_block[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][6]~13_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][6]~q\);

-- Location: FF_X66_Y37_N5
\add_instance|data_mem1|ram_block[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][6]~q\);

-- Location: FF_X66_Y37_N38
\add_instance|data_mem1|ram_block[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][6]~q\);

-- Location: LABCELL_X68_Y36_N18
\add_instance|data_mem1|ram_block[1][6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[1][6]~14_combout\ = ( !\add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[1][6]~14_combout\);

-- Location: FF_X68_Y36_N19
\add_instance|data_mem1|ram_block[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[1][6]~14_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][6]~q\);

-- Location: LABCELL_X66_Y37_N39
\add_instance|mi|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~5_combout\ = ( \add_instance|data_mem1|ram_block[3][6]~q\ & ( \add_instance|data_mem1|ram_block[1][6]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (!\add_instance|data_mem1|ram_block[0][6]~q\)) # 
-- (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[2][6]~q\))))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[3][6]~q\ & ( \add_instance|data_mem1|ram_block[1][6]~q\ 
-- & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (!\add_instance|data_mem1|ram_block[0][6]~q\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[2][6]~q\))))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[3][6]~q\ & ( !\add_instance|data_mem1|ram_block[1][6]~q\ & ( ((!\add_instance|mi|Mem_addr\(1) & (!\add_instance|data_mem1|ram_block[0][6]~q\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|data_mem1|ram_block[2][6]~q\)))) # (\add_instance|mi|Mem_addr\(0)) ) ) ) # ( !\add_instance|data_mem1|ram_block[3][6]~q\ & ( !\add_instance|data_mem1|ram_block[1][6]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) 
-- & (!\add_instance|data_mem1|ram_block[0][6]~q\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[2][6]~q\))))) # (\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011011010110101011101111110000000100010101000010110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[0][6]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[2][6]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[3][6]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[1][6]~q\,
	combout => \add_instance|mi|Mux23~5_combout\);

-- Location: LABCELL_X66_Y35_N0
\add_instance|data_mem1|ram_block[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][6]~feeder_combout\ = ( \add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[6][6]~feeder_combout\);

-- Location: FF_X66_Y35_N2
\add_instance|data_mem1|ram_block[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][6]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][6]~q\);

-- Location: FF_X66_Y35_N14
\add_instance|data_mem1|ram_block[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][6]~q\);

-- Location: FF_X65_Y35_N25
\add_instance|data_mem1|ram_block[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][6]~q\);

-- Location: LABCELL_X66_Y35_N24
\add_instance|data_mem1|ram_block[4][6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[4][6]~15_combout\ = ( !\add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[4][6]~15_combout\);

-- Location: FF_X66_Y35_N26
\add_instance|data_mem1|ram_block[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[4][6]~15_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][6]~q\);

-- Location: LABCELL_X66_Y35_N15
\add_instance|mi|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][6]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[5][6]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][6]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[6][6]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[7][6]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[5][6]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[4][6]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux23~6_combout\);

-- Location: FF_X67_Y34_N2
\add_instance|data_mem1|ram_block[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][6]~q\);

-- Location: FF_X67_Y34_N32
\add_instance|data_mem1|ram_block[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][6]~q\);

-- Location: LABCELL_X70_Y34_N51
\add_instance|data_mem1|ram_block[10][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][6]~feeder_combout\ = ( \add_instance|mi|Mem_in\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(6),
	combout => \add_instance|data_mem1|ram_block[10][6]~feeder_combout\);

-- Location: FF_X70_Y34_N53
\add_instance|data_mem1|ram_block[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][6]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][6]~q\);

-- Location: FF_X71_Y36_N38
\add_instance|data_mem1|ram_block[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(6),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][6]~q\);

-- Location: LABCELL_X67_Y34_N33
\add_instance|mi|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~7_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[11][6]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|data_mem1|ram_block[10][6]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[9][6]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|data_mem1|ram_block[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[9][6]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[11][6]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[10][6]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[8][6]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux23~7_combout\);

-- Location: LABCELL_X67_Y37_N30
\add_instance|mi|Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~9_combout\ = ( \add_instance|mi|Mux23~6_combout\ & ( \add_instance|mi|Mux23~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3)) # (\add_instance|mi|Mux23~5_combout\)))) # (\add_instance|mi|Mem_addr\(2) 
-- & (((!\add_instance|mi|Mem_addr\(3))) # (\add_instance|mi|Mux23~8_combout\))) ) ) ) # ( !\add_instance|mi|Mux23~6_combout\ & ( \add_instance|mi|Mux23~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3)) # 
-- (\add_instance|mi|Mux23~5_combout\)))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux23~8_combout\ & ((\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( \add_instance|mi|Mux23~6_combout\ & ( !\add_instance|mi|Mux23~7_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mux23~5_combout\ & !\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3))) # (\add_instance|mi|Mux23~8_combout\))) ) ) ) # ( 
-- !\add_instance|mi|Mux23~6_combout\ & ( !\add_instance|mi|Mux23~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mux23~5_combout\ & !\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux23~8_combout\ 
-- & ((\add_instance|mi|Mem_addr\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux23~8_combout\,
	datac => \add_instance|mi|ALT_INV_Mux23~5_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mux23~6_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux23~7_combout\,
	combout => \add_instance|mi|Mux23~9_combout\);

-- Location: LABCELL_X67_Y37_N54
\add_instance|mi|Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux23~10_combout\ = ( \add_instance|mi|Mux23~4_combout\ & ( \add_instance|mi|Mux23~9_combout\ & ( ((\add_instance|mi|Mux33~0_combout\ & \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13))) # (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(6)) ) ) ) # 
-- ( !\add_instance|mi|Mux23~4_combout\ & ( \add_instance|mi|Mux23~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(6))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(6))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((!\add_instance|mi|Mem_addr\(4)))))) ) ) ) # ( \add_instance|mi|Mux23~4_combout\ & ( !\add_instance|mi|Mux23~9_combout\ & ( 
-- (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(6))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(6))) # 
-- (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|mi|Mem_addr\(4)))))) ) ) ) # ( !\add_instance|mi|Mux23~4_combout\ & ( !\add_instance|mi|Mux23~9_combout\ & ( (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(6) & 
-- ((!\add_instance|mi|Mux33~0_combout\) # (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010011100110011011100100011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datab => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(6),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|mi|ALT_INV_Mux23~4_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux23~9_combout\,
	combout => \add_instance|mi|Mux23~10_combout\);

-- Location: LABCELL_X67_Y37_N6
\add_instance|mi|WB_d3[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(6) = ( \add_instance|mi|Mux23~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(6)) ) ) # ( !\add_instance|mi|Mux23~10_combout\ & ( (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|WB_d3\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datab => \add_instance|mi|ALT_INV_WB_d3\(6),
	dataf => \add_instance|mi|ALT_INV_Mux23~10_combout\,
	combout => \add_instance|mi|WB_d3\(6));

-- Location: FF_X67_Y37_N8
\add_instance|p_mem_wb|D3_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(6),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(6));

-- Location: LABCELL_X75_Y40_N12
\add_instance|RF|registers[1][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][6]~combout\ = ( \add_instance|RF|registers[1][6]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux9~0_combout\))) ) ) # ( !\add_instance|RF|registers[1][6]~combout\ & 
-- ( (\add_instance|cls|Mux9~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux9~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][6]~combout\,
	combout => \add_instance|RF|registers[1][6]~combout\);

-- Location: LABCELL_X75_Y40_N15
\add_instance|RF|registers[2][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][6]~combout\ = ( \add_instance|RF|registers[2][6]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux9~0_combout\))) ) ) # ( !\add_instance|RF|registers[2][6]~combout\ & 
-- ( (\add_instance|cls|Mux9~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux9~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][6]~combout\,
	combout => \add_instance|RF|registers[2][6]~combout\);

-- Location: LABCELL_X75_Y40_N54
\add_instance|RR_EXE_pipe|D2_reg|Dout~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~28_combout\ = ( \add_instance|RF|registers[3][6]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[1][6]~combout\) ) ) ) # ( 
-- !\add_instance|RF|registers[3][6]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|RF|registers[1][6]~combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) ) # ( \add_instance|RF|registers[3][6]~combout\ & ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][6]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[2][6]~combout\))) ) ) ) # ( 
-- !\add_instance|RF|registers[3][6]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][6]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[2][6]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[1][6]~combout\,
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datac => \add_instance|RF|ALT_INV_registers[0][6]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[2][6]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[3][6]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~28_combout\);

-- Location: LABCELL_X73_Y41_N18
\add_instance|RF|registers[6][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][6]~combout\ = ( !\input_vector[1]~input_o\ & ( \add_instance|RF|registers[6][6]~combout\ & ( (!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux9~0_combout\) ) ) ) # ( !\input_vector[1]~input_o\ & ( 
-- !\add_instance|RF|registers[6][6]~combout\ & ( (\add_instance|RF|Decoder0~7_combout\ & \add_instance|cls|Mux9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000011110000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datad => \add_instance|cls|ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[6][6]~combout\,
	combout => \add_instance|RF|registers[6][6]~combout\);

-- Location: LABCELL_X73_Y40_N42
\add_instance|RF|registers[7][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][6]~combout\ = ( \add_instance|RF|Decoder0~4_combout\ & ( \add_instance|RF|registers[7][6]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux9~0_combout\) ) ) ) # ( !\add_instance|RF|Decoder0~4_combout\ & ( 
-- \add_instance|RF|registers[7][6]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( \add_instance|RF|Decoder0~4_combout\ & ( !\add_instance|RF|registers[7][6]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010101010101010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|cls|ALT_INV_Mux9~0_combout\,
	datae => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][6]~combout\,
	combout => \add_instance|RF|registers[7][6]~combout\);

-- Location: LABCELL_X73_Y40_N39
\add_instance|RF|registers[5][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][6]~combout\ = ( \add_instance|RF|registers[5][6]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux9~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][6]~combout\ & 
-- ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~6_combout\ & \add_instance|cls|Mux9~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000101010101000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|cls|ALT_INV_Mux9~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][6]~combout\,
	combout => \add_instance|RF|registers[5][6]~combout\);

-- Location: LABCELL_X73_Y41_N39
\add_instance|RF|registers[4][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][6]~combout\ = ( \add_instance|RF|registers[4][6]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux9~0_combout\))) ) ) # ( !\add_instance|RF|registers[4][6]~combout\ & 
-- ( (\add_instance|RF|Decoder0~5_combout\ & (!\input_vector[1]~input_o\ & \add_instance|cls|Mux9~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|cls|ALT_INV_Mux9~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[4][6]~combout\,
	combout => \add_instance|RF|registers[4][6]~combout\);

-- Location: LABCELL_X73_Y40_N30
\add_instance|RR_EXE_pipe|D2_reg|Dout~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~27_combout\ = ( \add_instance|RF|registers[4][6]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[5][6]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[7][6]~combout\)) ) ) ) # ( !\add_instance|RF|registers[4][6]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[5][6]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[7][6]~combout\)) ) ) ) # ( \add_instance|RF|registers[4][6]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[6][6]~combout\) ) ) ) # ( !\add_instance|RF|registers[4][6]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|RF|registers[6][6]~combout\ & 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[6][6]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[7][6]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RF|ALT_INV_registers[5][6]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[4][6]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~27_combout\);

-- Location: LABCELL_X73_Y40_N24
\add_instance|RR_EXE_pipe|D2_reg|Dout~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~29_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout~27_combout\ & ( (!\add_instance|y\(2) & (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # (\add_instance|RR_EXE_pipe|D2_reg|Dout~28_combout\)))) # 
-- (\add_instance|y\(2) & (\add_instance|p_mem_wb|D3_reg|Dout\(6))) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~27_combout\ & ( (!\add_instance|y\(2) & (((\add_instance|RR_EXE_pipe|D2_reg|Dout~28_combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(2))))) # 
-- (\add_instance|y\(2) & (\add_instance|p_mem_wb|D3_reg|Dout\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010101001100000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(6),
	datab => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~28_combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datad => \add_instance|ALT_INV_y\(2),
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~27_combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~29_combout\);

-- Location: FF_X75_Y37_N29
\add_instance|RR_EXE_pipe|D2_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~29_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(6));

-- Location: LABCELL_X75_Y37_N30
\add_instance|Prio_mux_2|output[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[6]~9_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(6) & ( \add_instance|p_mem_wb|D3_reg|Dout\(6) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(6) & ( \add_instance|p_mem_wb|D3_reg|Dout\(6) & ( 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((\add_instance|Prio_mux_2|Equal0~0_combout\ & !\add_instance|Addr_cmp_4|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (((\add_instance|Prio_mux_2|Equal0~0_combout\ & !\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(6) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(6) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100001101110100101111001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(6),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(6),
	combout => \add_instance|Prio_mux_2|output[6]~9_combout\);

-- Location: LABCELL_X79_Y35_N18
\add_instance|pc_predictor|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux9~2_combout\ = ( \add_instance|main_alu|dest\(6) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(6))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[6]~9_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(6) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(6))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|Prio_mux_2|output[6]~9_combout\ & \add_instance|pc_predictor|Mux2~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000111010001000100011101110111010001110111011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(6),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[6]~9_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(6),
	combout => \add_instance|pc_predictor|Mux9~2_combout\);

-- Location: LABCELL_X80_Y35_N54
\add_instance|pc_IF[6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[6]~14_combout\ = ( \add_instance|PC|Dout\(6) & ( (\add_instance|pc_predictor|Mux9~2_combout\) # (\add_instance|LUT_FLUSH|Equal0~17_combout\) ) ) # ( !\add_instance|PC|Dout\(6) & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & 
-- \add_instance|pc_predictor|Mux9~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(6),
	combout => \add_instance|pc_IF[6]~14_combout\);

-- Location: FF_X80_Y35_N56
\add_instance|IF_ID_pipe|pc_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[6]~14_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(6));

-- Location: FF_X80_Y35_N10
\add_instance|ID_RR_pipe|pc_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(6),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(6));

-- Location: FF_X78_Y38_N44
\add_instance|RR_EXE_pipe|pc_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(6),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(6));

-- Location: FF_X81_Y39_N35
\add_instance|EXE_MEM_pipe|pc_reg|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(6),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6));

-- Location: LABCELL_X81_Y39_N18
\add_instance|LUT_FLUSH|CA[4][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[4][6]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (!\add_instance|LUT_FLUSH|v[4]~4_combout\) # (\add_instance|LUT_FLUSH|CA[4][6]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( 
-- (\add_instance|LUT_FLUSH|CA[4][6]~combout\ & \add_instance|LUT_FLUSH|v[4]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][6]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[4]~4_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|CA[4][6]~combout\);

-- Location: LABCELL_X80_Y40_N12
\add_instance|LUT_FLUSH|BA[4][0]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~77_combout\ = ( \add_instance|LUT_FLUSH|CA[4][6]~combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[4][5]~combout\) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[4][6]~combout\ & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[4][5]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000000000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][5]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[4][6]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|BA[4][0]~77_combout\);

-- Location: LABCELL_X79_Y40_N6
\add_instance|LUT_FLUSH|BA[4][0]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~81_combout\ = ( \add_instance|LUT_FLUSH|BA[4][0]~80_combout\ & ( \add_instance|LUT_FLUSH|BA[4][0]~77_combout\ & ( !\add_instance|LUT_FLUSH|CA[4][7]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][7]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~80_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~77_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][0]~81_combout\);

-- Location: LABCELL_X80_Y39_N21
\add_instance|LUT_FLUSH|BA[4][0]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~76_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (\add_instance|LUT_FLUSH|CA[4][9]~combout\ & (!\add_instance|LUT_FLUSH|CA[4][8]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (!\add_instance|LUT_FLUSH|CA[4][9]~combout\ & (!\add_instance|LUT_FLUSH|CA[4][8]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[4][9]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][8]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|BA[4][0]~76_combout\);

-- Location: LABCELL_X80_Y39_N18
\add_instance|LUT_FLUSH|BA[4][0]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~82_combout\ = ( \add_instance|LUT_FLUSH|BA[4][0]~76_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~81_combout\ & (!\add_instance|LUT_FLUSH|CA[4][10]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~81_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][10]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~76_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][0]~82_combout\);

-- Location: LABCELL_X80_Y36_N51
\add_instance|LUT_FLUSH|BA[4][0]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~75_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (\add_instance|LUT_FLUSH|CA[4][11]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) $ (\add_instance|LUT_FLUSH|CA[4][12]~combout\))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (!\add_instance|LUT_FLUSH|CA[4][11]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) $ (\add_instance|LUT_FLUSH|CA[4][12]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[4][12]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|BA[4][0]~75_combout\);

-- Location: LABCELL_X79_Y36_N51
\add_instance|LUT_FLUSH|BA[4][0]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~83_combout\ = ( \add_instance|LUT_FLUSH|BA[4][0]~75_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~82_combout\ & (!\add_instance|LUT_FLUSH|CA[4][13]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[4][13]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~82_combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~75_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][0]~83_combout\);

-- Location: LABCELL_X79_Y36_N9
\add_instance|LUT_FLUSH|BA[4][0]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~74_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (\add_instance|LUT_FLUSH|CA[4][14]~combout\ & (!\add_instance|LUT_FLUSH|CA[4][15]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (!\add_instance|LUT_FLUSH|CA[4][14]~combout\ & (!\add_instance|LUT_FLUSH|CA[4][15]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[4][14]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[4][15]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|BA[4][0]~74_combout\);

-- Location: LABCELL_X79_Y36_N12
\add_instance|LUT_FLUSH|BA[4][0]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~84_combout\ = ( \add_instance|LUT_FLUSH|BA[4][0]~74_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (((!\add_instance|LUT_FLUSH|v\(4) & \add_instance|LUT_FLUSH|process_0~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|BA[4][0]~83_combout\))) ) ) # ( !\add_instance|LUT_FLUSH|BA[4][0]~74_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (!\add_instance|LUT_FLUSH|v\(4) & \add_instance|LUT_FLUSH|process_0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000001010100010100000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(4),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~83_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_process_0~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~74_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][0]~84_combout\);

-- Location: LABCELL_X75_Y38_N54
\add_instance|LUT_FLUSH|BA[4][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][8]~combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) # (\add_instance|LUT_FLUSH|BA[4][8]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[4][8]~combout\ & !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][8]~combout\);

-- Location: LABCELL_X80_Y37_N42
\add_instance|LUT_FLUSH|BA[6][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][8]~combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) # (\add_instance|LUT_FLUSH|BA[6][8]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[6][8]~combout\ & !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][8]~combout\);

-- Location: LABCELL_X75_Y38_N0
\add_instance|LUT_FLUSH|BA[3][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][8]~combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][8]~combout\) # (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & \add_instance|LUT_FLUSH|BA[3][8]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][8]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][8]~combout\);

-- Location: LABCELL_X75_Y38_N3
\add_instance|LUT_FLUSH|BA[2][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][8]~combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][8]~combout\) # (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & \add_instance|LUT_FLUSH|BA[2][8]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][8]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][8]~combout\);

-- Location: LABCELL_X75_Y38_N33
\add_instance|LUT_FLUSH|BA[1][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][8]~combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][8]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][8]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][8]~combout\);

-- Location: LABCELL_X75_Y38_N15
\add_instance|LUT_FLUSH|BA[0][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][8]~combout\ = ( \add_instance|pc_predictor|Mux7~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][8]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux7~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][8]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][8]~combout\);

-- Location: LABCELL_X75_Y38_N18
\add_instance|PC|Dout~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~40_combout\ = ( \add_instance|LUT_FLUSH|BA[1][8]~combout\ & ( \add_instance|LUT_FLUSH|BA[0][8]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\) # ((!\add_instance|PC|Dout[3]~2_combout\ & 
-- ((\add_instance|LUT_FLUSH|BA[2][8]~combout\))) # (\add_instance|PC|Dout[3]~2_combout\ & (\add_instance|LUT_FLUSH|BA[3][8]~combout\))) ) ) ) # ( !\add_instance|LUT_FLUSH|BA[1][8]~combout\ & ( \add_instance|LUT_FLUSH|BA[0][8]~combout\ & ( 
-- (!\add_instance|PC|Dout[3]~2_combout\ & (((\add_instance|LUT_FLUSH|BA[2][8]~combout\ & \add_instance|PC|Dout[3]~0_combout\)))) # (\add_instance|PC|Dout[3]~2_combout\ & (((!\add_instance|PC|Dout[3]~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|BA[3][8]~combout\))) ) ) ) # ( \add_instance|LUT_FLUSH|BA[1][8]~combout\ & ( !\add_instance|LUT_FLUSH|BA[0][8]~combout\ & ( (!\add_instance|PC|Dout[3]~2_combout\ & (((!\add_instance|PC|Dout[3]~0_combout\) # 
-- (\add_instance|LUT_FLUSH|BA[2][8]~combout\)))) # (\add_instance|PC|Dout[3]~2_combout\ & (\add_instance|LUT_FLUSH|BA[3][8]~combout\ & ((\add_instance|PC|Dout[3]~0_combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|BA[1][8]~combout\ & ( 
-- !\add_instance|LUT_FLUSH|BA[0][8]~combout\ & ( (\add_instance|PC|Dout[3]~0_combout\ & ((!\add_instance|PC|Dout[3]~2_combout\ & ((\add_instance|LUT_FLUSH|BA[2][8]~combout\))) # (\add_instance|PC|Dout[3]~2_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[3][8]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[3][8]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[2][8]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[1][8]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[0][8]~combout\,
	combout => \add_instance|PC|Dout~40_combout\);

-- Location: LABCELL_X75_Y38_N24
\add_instance|PC|Dout~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~41_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~40_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][8]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~40_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][8]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][8]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~40_combout\ & ( (\add_instance|PC|Dout[3]~1_combout\ & \add_instance|LUT_FLUSH|BA[6][8]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~40_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][8]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][8]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][8]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[4][8]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][8]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~40_combout\,
	combout => \add_instance|PC|Dout~41_combout\);

-- Location: LABCELL_X75_Y38_N12
\add_instance|PC|Dout~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~42_combout\ = ( \add_instance|PC|Dout~41_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~33_sumout\)))) # (\add_instance|LUT_FLUSH|match~5_combout\ & 
-- (((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\)) # (\add_instance|LUT_FLUSH|BA[7][8]~combout\))) ) ) # ( !\add_instance|PC|Dout~41_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~33_sumout\)))) # 
-- (\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|LUT_FLUSH|BA[7][8]~combout\ & (\add_instance|LUT_FLUSH|Branch_addr~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100110001111111010011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][8]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datad => \add_instance|main_alu_1|ALT_INV_Add0~33_sumout\,
	dataf => \add_instance|PC|ALT_INV_Dout~41_combout\,
	combout => \add_instance|PC|Dout~42_combout\);

-- Location: FF_X75_Y38_N14
\add_instance|PC|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~42_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(8));

-- Location: LABCELL_X77_Y36_N21
\add_instance|main_alu_1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~29_sumout\ = SUM(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux8~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(7)))) ) + ( 
-- \add_instance|main_alu_1|Add0~26\ ))
-- \add_instance|main_alu_1|Add0~30\ = CARRY(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux8~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(7)))) ) + ( 
-- \add_instance|main_alu_1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(7),
	cin => \add_instance|main_alu_1|Add0~26\,
	sumout => \add_instance|main_alu_1|Add0~29_sumout\,
	cout => \add_instance|main_alu_1|Add0~30\);

-- Location: LABCELL_X77_Y36_N24
\add_instance|main_alu_1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~33_sumout\ = SUM(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux7~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(8)))) ) + ( 
-- \add_instance|main_alu_1|Add0~30\ ))
-- \add_instance|main_alu_1|Add0~34\ = CARRY(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux7~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(8)))) ) + ( 
-- \add_instance|main_alu_1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(8),
	cin => \add_instance|main_alu_1|Add0~30\,
	sumout => \add_instance|main_alu_1|Add0~33_sumout\,
	cout => \add_instance|main_alu_1|Add0~34\);

-- Location: FF_X77_Y36_N25
\add_instance|IF_ID_pipe|pc_2_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~33_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(8));

-- Location: FF_X81_Y36_N55
\add_instance|ID_RR_pipe|pc_2_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(8),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(8));

-- Location: FF_X78_Y38_N41
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(8),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(8));

-- Location: LABCELL_X70_Y38_N21
\add_instance|EXE_MEM_pipe|D3_reg|Dout[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[8]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(8),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[8]~feeder_combout\);

-- Location: LABCELL_X73_Y39_N15
\add_instance|RF|registers[3][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][8]~combout\ = ( \add_instance|cls|Mux7~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|Decoder0~3_combout\) # (\add_instance|RF|registers[3][8]~combout\))) ) ) # ( !\add_instance|cls|Mux7~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (\add_instance|RF|registers[3][8]~combout\ & !\add_instance|RF|Decoder0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[3][8]~combout\,
	datad => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	dataf => \add_instance|cls|ALT_INV_Mux7~0_combout\,
	combout => \add_instance|RF|registers[3][8]~combout\);

-- Location: LABCELL_X73_Y39_N45
\add_instance|RF|registers[0][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][8]~combout\ = ( \add_instance|cls|Mux7~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[0][8]~combout\) # (\add_instance|RF|Decoder0~0_combout\))) ) ) # ( !\add_instance|cls|Mux7~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (!\add_instance|RF|Decoder0~0_combout\ & \add_instance|RF|registers[0][8]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][8]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux7~0_combout\,
	combout => \add_instance|RF|registers[0][8]~combout\);

-- Location: LABCELL_X75_Y39_N0
\add_instance|RR_EXE_pipe|D1_reg|Dout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~7_combout\ = ( \add_instance|RF|registers[0][8]~combout\ & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)) # ((\add_instance|RF|registers[3][8]~combout\)))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(8))))) ) ) # ( !\add_instance|RF|registers[0][8]~combout\ & ( (!\add_instance|x\(2) & (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[3][8]~combout\)))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datab => \add_instance|ALT_INV_x\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(8),
	datad => \add_instance|RF|ALT_INV_registers[3][8]~combout\,
	dataf => \add_instance|RF|ALT_INV_registers[0][8]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~7_combout\);

-- Location: FF_X75_Y39_N2
\add_instance|RR_EXE_pipe|D1_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~7_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(8));

-- Location: LABCELL_X75_Y37_N9
\add_instance|Prio_mux_1|output[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[8]~7_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(8) & ( (((\add_instance|Prio_mux_1|Equal0~1_combout\ & !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))) # (\add_instance|Prio_mux_1|Equal0~0_combout\)) # 
-- (\add_instance|RR_EXE_pipe|D1_reg|Dout\(8)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(8) & ( (\add_instance|RR_EXE_pipe|D1_reg|Dout\(8) & (!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # 
-- (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000000000010110000000001001111111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(8),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(8),
	combout => \add_instance|Prio_mux_1|output[8]~7_combout\);

-- Location: LABCELL_X73_Y37_N54
\add_instance|Alu_Oprd_sel1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux7~0_combout\ = ( \add_instance|Prio_mux_2|output[8]~7_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[8]~7_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15))) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(8)))) ) ) # ( !\add_instance|Prio_mux_2|output[8]~7_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[8]~7_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(8) & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000000011111000100001101111111010000110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(8),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datad => \add_instance|Prio_mux_1|ALT_INV_output[8]~7_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[8]~7_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux7~0_combout\);

-- Location: LABCELL_X74_Y35_N27
\add_instance|Alu_Oprd_sel1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux23~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ( \add_instance|Prio_mux_2|output[8]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Prio_mux_2|ALT_INV_output[8]~7_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux23~0_combout\);

-- Location: LABCELL_X74_Y41_N39
\add_instance|RF|registers[3][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][7]~combout\ = ( \add_instance|cls|Mux8~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[3][7]~combout\) # (\add_instance|RF|Decoder0~3_combout\))) ) ) # ( !\add_instance|cls|Mux8~0_combout\ & ( 
-- (!\add_instance|RF|Decoder0~3_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|registers[3][7]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[3][7]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux8~0_combout\,
	combout => \add_instance|RF|registers[3][7]~combout\);

-- Location: LABCELL_X74_Y41_N36
\add_instance|RF|registers[0][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][7]~combout\ = ( \add_instance|cls|Mux8~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[0][7]~combout\) # (\add_instance|RF|Decoder0~0_combout\))) ) ) # ( !\add_instance|cls|Mux8~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (!\add_instance|RF|Decoder0~0_combout\ & \add_instance|RF|registers[0][7]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][7]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux8~0_combout\,
	combout => \add_instance|RF|registers[0][7]~combout\);

-- Location: LABCELL_X74_Y41_N57
\add_instance|RR_EXE_pipe|D1_reg|Dout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~8_combout\ = ( \add_instance|RF|registers[0][7]~combout\ & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)) # ((\add_instance|RF|registers[3][7]~combout\)))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(7))))) ) ) # ( !\add_instance|RF|registers[0][7]~combout\ & ( (!\add_instance|x\(2) & (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[3][7]~combout\))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_x\(2),
	datab => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datac => \add_instance|RF|ALT_INV_registers[3][7]~combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(7),
	dataf => \add_instance|RF|ALT_INV_registers[0][7]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~8_combout\);

-- Location: FF_X74_Y41_N59
\add_instance|RR_EXE_pipe|D1_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~8_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(7));

-- Location: FF_X68_Y38_N8
\add_instance|EXE_MEM_pipe|D1_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(7),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(7));

-- Location: LABCELL_X68_Y38_N54
\add_instance|mi|Mem_in[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(7) = ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(7) & ( (\add_instance|mi|Mem_in\(7)) # (\add_instance|mi|Mux33~1_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|D1_reg|Dout\(7) & ( (!\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|mi|Mem_in\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_in\(7),
	dataf => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(7),
	combout => \add_instance|mi|Mem_in\(7));

-- Location: FF_X68_Y37_N20
\add_instance|data_mem1|ram_block[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][7]~q\);

-- Location: LABCELL_X67_Y39_N18
\add_instance|data_mem1|ram_block[23][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[23][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[23][7]~feeder_combout\);

-- Location: FF_X67_Y39_N19
\add_instance|data_mem1|ram_block[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[23][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][7]~q\);

-- Location: FF_X68_Y37_N1
\add_instance|data_mem1|ram_block[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][7]~q\);

-- Location: LABCELL_X67_Y40_N24
\add_instance|data_mem1|ram_block[27][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[27][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[27][7]~feeder_combout\);

-- Location: FF_X67_Y40_N25
\add_instance|data_mem1|ram_block[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[27][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][7]~q\);

-- Location: LABCELL_X68_Y37_N21
\add_instance|mi|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~3_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[27][7]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[23][7]~q\))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[31][7]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[27][7]~q\ & ( (\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[19][7]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[27][7]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[23][7]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][7]~q\)) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[27][7]~q\ & ( (\add_instance|data_mem1|ram_block[19][7]~q\ & !\add_instance|mi|Mem_addr\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[31][7]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[23][7]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[19][7]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[27][7]~q\,
	combout => \add_instance|mi|Mux24~3_combout\);

-- Location: FF_X68_Y40_N35
\add_instance|data_mem1|ram_block[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][7]~q\);

-- Location: FF_X68_Y40_N37
\add_instance|data_mem1|ram_block[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][7]~q\);

-- Location: FF_X68_Y40_N5
\add_instance|data_mem1|ram_block[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][7]~q\);

-- Location: LABCELL_X67_Y39_N54
\add_instance|data_mem1|ram_block[18][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[18][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[18][7]~feeder_combout\);

-- Location: FF_X67_Y39_N55
\add_instance|data_mem1|ram_block[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[18][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][7]~q\);

-- Location: LABCELL_X68_Y40_N39
\add_instance|mi|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~2_combout\ = ( \add_instance|data_mem1|ram_block[22][7]~q\ & ( \add_instance|data_mem1|ram_block[18][7]~q\ & ( (!\add_instance|mi|Mem_addr\(3)) # ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][7]~q\)) # 
-- (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[30][7]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[22][7]~q\ & ( \add_instance|data_mem1|ram_block[18][7]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (((!\add_instance|mi|Mem_addr\(3))) # (\add_instance|data_mem1|ram_block[26][7]~q\))) # (\add_instance|mi|Mem_addr\(2) & (((\add_instance|data_mem1|ram_block[30][7]~q\ & \add_instance|mi|Mem_addr\(3))))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[22][7]~q\ & ( !\add_instance|data_mem1|ram_block[18][7]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][7]~q\ & ((\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((!\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[30][7]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[22][7]~q\ & ( !\add_instance|data_mem1|ram_block[18][7]~q\ & ( (\add_instance|mi|Mem_addr\(3) & 
-- ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][7]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[30][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[26][7]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[30][7]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[22][7]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[18][7]~q\,
	combout => \add_instance|mi|Mux24~2_combout\);

-- Location: FF_X65_Y40_N7
\add_instance|data_mem1|ram_block[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][7]~q\);

-- Location: MLABCELL_X65_Y40_N30
\add_instance|data_mem1|ram_block[20][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[20][7]~feeder_combout\ = \add_instance|mi|Mem_in\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[20][7]~feeder_combout\);

-- Location: FF_X65_Y40_N32
\add_instance|data_mem1|ram_block[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[20][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][7]~q\);

-- Location: FF_X65_Y40_N43
\add_instance|data_mem1|ram_block[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][7]~q\);

-- Location: LABCELL_X64_Y40_N51
\add_instance|data_mem1|ram_block[16][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[16][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[16][7]~feeder_combout\);

-- Location: FF_X64_Y40_N52
\add_instance|data_mem1|ram_block[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[16][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][7]~q\);

-- Location: MLABCELL_X65_Y40_N9
\add_instance|mi|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][7]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][7]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][7]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[28][7]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[20][7]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[24][7]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[16][7]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux24~0_combout\);

-- Location: LABCELL_X67_Y39_N24
\add_instance|data_mem1|ram_block[17][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[17][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[17][7]~feeder_combout\);

-- Location: FF_X67_Y39_N26
\add_instance|data_mem1|ram_block[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[17][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][7]~q\);

-- Location: LABCELL_X63_Y39_N42
\add_instance|data_mem1|ram_block[29][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[29][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[29][7]~feeder_combout\);

-- Location: FF_X63_Y39_N44
\add_instance|data_mem1|ram_block[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[29][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][7]~q\);

-- Location: LABCELL_X68_Y39_N12
\add_instance|data_mem1|ram_block[21][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[21][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[21][7]~feeder_combout\);

-- Location: FF_X68_Y39_N13
\add_instance|data_mem1|ram_block[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[21][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][7]~q\);

-- Location: FF_X64_Y38_N44
\add_instance|data_mem1|ram_block[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][7]~q\);

-- Location: LABCELL_X63_Y39_N9
\add_instance|mi|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~1_combout\ = ( \add_instance|data_mem1|ram_block[21][7]~q\ & ( \add_instance|data_mem1|ram_block[25][7]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mem_addr\(2))) # (\add_instance|data_mem1|ram_block[17][7]~q\))) # 
-- (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[29][7]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[21][7]~q\ & ( \add_instance|data_mem1|ram_block[25][7]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[17][7]~q\ & ((!\add_instance|mi|Mem_addr\(2))))) # (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[29][7]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[21][7]~q\ & ( !\add_instance|data_mem1|ram_block[25][7]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mem_addr\(2))) # (\add_instance|data_mem1|ram_block[17][7]~q\))) # (\add_instance|mi|Mem_addr\(3) & 
-- (((\add_instance|data_mem1|ram_block[29][7]~q\ & \add_instance|mi|Mem_addr\(2))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[21][7]~q\ & ( !\add_instance|data_mem1|ram_block[25][7]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[17][7]~q\ & ((!\add_instance|mi|Mem_addr\(2))))) # (\add_instance|mi|Mem_addr\(3) & (((\add_instance|data_mem1|ram_block[29][7]~q\ & \add_instance|mi|Mem_addr\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[17][7]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[29][7]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[21][7]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[25][7]~q\,
	combout => \add_instance|mi|Mux24~1_combout\);

-- Location: LABCELL_X68_Y37_N3
\add_instance|mi|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~4_combout\ = ( \add_instance|mi|Mux24~0_combout\ & ( \add_instance|mi|Mux24~1_combout\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux24~2_combout\))) # (\add_instance|mi|Mem_addr\(0) 
-- & (\add_instance|mi|Mux24~3_combout\))) ) ) ) # ( !\add_instance|mi|Mux24~0_combout\ & ( \add_instance|mi|Mux24~1_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux24~2_combout\ & \add_instance|mi|Mem_addr\(1))))) # 
-- (\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|mi|Mux24~3_combout\))) ) ) ) # ( \add_instance|mi|Mux24~0_combout\ & ( !\add_instance|mi|Mux24~1_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (((!\add_instance|mi|Mem_addr\(1)) # (\add_instance|mi|Mux24~2_combout\)))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux24~3_combout\ & ((\add_instance|mi|Mem_addr\(1))))) ) ) ) # ( !\add_instance|mi|Mux24~0_combout\ & ( 
-- !\add_instance|mi|Mux24~1_combout\ & ( (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux24~2_combout\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux24~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux24~3_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|mi|ALT_INV_Mux24~2_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mux24~0_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux24~1_combout\,
	combout => \add_instance|mi|Mux24~4_combout\);

-- Location: LABCELL_X70_Y38_N12
\add_instance|EXE_MEM_pipe|D3_reg|Dout[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[7]~feeder_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(7),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[7]~feeder_combout\);

-- Location: LABCELL_X75_Y37_N12
\add_instance|Prio_mux_1|output[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[7]~8_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(7) & ( (((\add_instance|Prio_mux_1|Equal0~1_combout\ & !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))) # (\add_instance|Prio_mux_1|Equal0~0_combout\)) # 
-- (\add_instance|RR_EXE_pipe|D1_reg|Dout\(7)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(7) & ( (\add_instance|RR_EXE_pipe|D1_reg|Dout\(7) & (!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # 
-- (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000000000010110000000001001111111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(7),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(7),
	combout => \add_instance|Prio_mux_1|output[7]~8_combout\);

-- Location: LABCELL_X75_Y37_N54
\add_instance|Alu_Oprd_sel1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux8~0_combout\ = ( \add_instance|Prio_mux_2|output[7]~8_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[7]~8_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(7))))) ) ) # ( !\add_instance|Prio_mux_2|output[7]~8_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[7]~8_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datac => \add_instance|Prio_mux_1|ALT_INV_output[7]~8_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(7),
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[7]~8_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux8~0_combout\);

-- Location: LABCELL_X74_Y34_N21
\add_instance|main_alu|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~29_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux8~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[7]~8_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~26\ ))
-- \add_instance|main_alu|Add0~30\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux8~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[7]~8_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[7]~8_combout\,
	cin => \add_instance|main_alu|Add0~26\,
	sumout => \add_instance|main_alu|Add0~29_sumout\,
	cout => \add_instance|main_alu|Add0~30\);

-- Location: LABCELL_X74_Y35_N48
\add_instance|main_alu|carryL~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carryL~2_combout\ = ( \add_instance|main_alu|carryL~1_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux27~0_combout\) # 
-- (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux26~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux27~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\))) ) ) # 
-- ( !\add_instance|main_alu|carryL~1_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux27~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux26~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux10~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux27~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux26~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010111000000010101011100010101011111110001010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux9~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux26~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carryL~1_combout\,
	combout => \add_instance|main_alu|carryL~2_combout\);

-- Location: LABCELL_X73_Y38_N18
\add_instance|main_alu|adl_temp[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(7) = ( \add_instance|main_alu|carryL~2_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\) ) ) # ( !\add_instance|main_alu|carryL~2_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~3_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carryL~2_combout\,
	combout => \add_instance|main_alu|adl_temp\(7));

-- Location: LABCELL_X73_Y38_N6
\add_instance|main_alu|dest[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[7]~7_combout\ = ( \add_instance|main_alu|Add0~29_sumout\ & ( \add_instance|main_alu|adl_temp\(7) & ( ((!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|Add0~29_sumout\ & ( 
-- \add_instance|main_alu|adl_temp\(7) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( \add_instance|main_alu|Add0~29_sumout\ & ( 
-- !\add_instance|main_alu|adl_temp\(7) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( !\add_instance|main_alu|Add0~29_sumout\ & ( 
-- !\add_instance|main_alu|adl_temp\(7) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100001001000111110110100100011001000011110111111101101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux24~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|main_alu|ALT_INV_Add0~29_sumout\,
	dataf => \add_instance|main_alu|ALT_INV_adl_temp\(7),
	combout => \add_instance|main_alu|dest[7]~7_combout\);

-- Location: LABCELL_X73_Y37_N51
\add_instance|main_alu|dest[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(7) = ( \add_instance|main_alu|dest[7]~7_combout\ & ( (\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest\(7)) ) ) # ( !\add_instance|main_alu|dest[7]~7_combout\ & ( (\add_instance|main_alu|dest\(7) & 
-- !\add_instance|alu_oper_sel1|alu_en~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest\(7),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest[7]~7_combout\,
	combout => \add_instance|main_alu|dest\(7));

-- Location: FF_X70_Y38_N14
\add_instance|EXE_MEM_pipe|D3_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[7]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(7),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(7));

-- Location: FF_X68_Y36_N56
\add_instance|data_mem1|ram_block[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][7]~q\);

-- Location: LABCELL_X64_Y36_N6
\add_instance|data_mem1|ram_block[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[0][7]~feeder_combout\);

-- Location: FF_X64_Y36_N7
\add_instance|data_mem1|ram_block[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][7]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][7]~q\);

-- Location: MLABCELL_X65_Y36_N24
\add_instance|data_mem1|ram_block[2][7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[2][7]~17_combout\ = ( !\add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[2][7]~17_combout\);

-- Location: FF_X65_Y36_N25
\add_instance|data_mem1|ram_block[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[2][7]~17_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][7]~q\);

-- Location: LABCELL_X67_Y36_N42
\add_instance|data_mem1|ram_block[3][7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[3][7]~18_combout\ = ( !\add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[3][7]~18_combout\);

-- Location: FF_X67_Y36_N43
\add_instance|data_mem1|ram_block[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[3][7]~18_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][7]~q\);

-- Location: LABCELL_X68_Y36_N57
\add_instance|mi|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~5_combout\ = ( \add_instance|data_mem1|ram_block[3][7]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & !\add_instance|data_mem1|ram_block[2][7]~q\) ) ) ) # ( !\add_instance|data_mem1|ram_block[3][7]~q\ & ( 
-- \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|data_mem1|ram_block[2][7]~q\) # (\add_instance|mi|Mem_addr\(0)) ) ) ) # ( \add_instance|data_mem1|ram_block[3][7]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[0][7]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[1][7]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[3][7]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[0][7]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[1][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110111111111001100111100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[1][7]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[0][7]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[2][7]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[3][7]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux24~5_combout\);

-- Location: LABCELL_X70_Y37_N3
\add_instance|data_mem1|ram_block[10][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[10][7]~feeder_combout\);

-- Location: FF_X70_Y37_N5
\add_instance|data_mem1|ram_block[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][7]~q\);

-- Location: FF_X67_Y37_N50
\add_instance|data_mem1|ram_block[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][7]~q\);

-- Location: LABCELL_X67_Y34_N39
\add_instance|data_mem1|ram_block[8][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[8][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[8][7]~feeder_combout\);

-- Location: FF_X67_Y34_N41
\add_instance|data_mem1|ram_block[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[8][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][7]~q\);

-- Location: LABCELL_X67_Y34_N15
\add_instance|data_mem1|ram_block[9][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[9][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[9][7]~feeder_combout\);

-- Location: FF_X67_Y34_N17
\add_instance|data_mem1|ram_block[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[9][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][7]~q\);

-- Location: LABCELL_X67_Y37_N42
\add_instance|mi|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~7_combout\ = ( \add_instance|data_mem1|ram_block[8][7]~q\ & ( \add_instance|data_mem1|ram_block[9][7]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][7]~q\)) # 
-- (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][7]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][7]~q\ & ( \add_instance|data_mem1|ram_block[9][7]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[10][7]~q\ & ((\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[11][7]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[8][7]~q\ & ( !\add_instance|data_mem1|ram_block[9][7]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|data_mem1|ram_block[10][7]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (((\add_instance|data_mem1|ram_block[11][7]~q\ & \add_instance|mi|Mem_addr\(1))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][7]~q\ & ( !\add_instance|data_mem1|ram_block[9][7]~q\ & ( (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) 
-- & (\add_instance|data_mem1|ram_block[10][7]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[10][7]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[11][7]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[8][7]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[9][7]~q\,
	combout => \add_instance|mi|Mux24~7_combout\);

-- Location: LABCELL_X67_Y35_N54
\add_instance|data_mem1|ram_block[12][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][7]~feeder_combout\ = \add_instance|mi|Mem_in\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[12][7]~feeder_combout\);

-- Location: FF_X67_Y35_N55
\add_instance|data_mem1|ram_block[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][7]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][7]~q\);

-- Location: FF_X68_Y35_N32
\add_instance|data_mem1|ram_block[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][7]~q\);

-- Location: FF_X68_Y35_N49
\add_instance|data_mem1|ram_block[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][7]~q\);

-- Location: LABCELL_X68_Y35_N54
\add_instance|data_mem1|ram_block[14][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][7]~feeder_combout\ = \add_instance|mi|Mem_in\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[14][7]~feeder_combout\);

-- Location: FF_X68_Y35_N56
\add_instance|data_mem1|ram_block[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][7]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][7]~q\);

-- Location: LABCELL_X68_Y35_N51
\add_instance|mi|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~8_combout\ = ( \add_instance|data_mem1|ram_block[14][7]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[13][7]~q\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|data_mem1|ram_block[15][7]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[14][7]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[13][7]~q\)) # (\add_instance|mi|Mem_addr\(1) 
-- & ((\add_instance|data_mem1|ram_block[15][7]~q\))) ) ) ) # ( \add_instance|data_mem1|ram_block[14][7]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[12][7]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[14][7]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|data_mem1|ram_block[12][7]~q\ & !\add_instance|mi|Mem_addr\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[12][7]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[13][7]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[15][7]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[14][7]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux24~8_combout\);

-- Location: LABCELL_X64_Y35_N42
\add_instance|data_mem1|ram_block[4][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[4][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[4][7]~feeder_combout\);

-- Location: FF_X64_Y35_N44
\add_instance|data_mem1|ram_block[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[4][7]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][7]~q\);

-- Location: FF_X65_Y35_N14
\add_instance|data_mem1|ram_block[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(7),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][7]~q\);

-- Location: MLABCELL_X65_Y35_N42
\add_instance|data_mem1|ram_block[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[5][7]~feeder_combout\);

-- Location: FF_X65_Y35_N44
\add_instance|data_mem1|ram_block[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][7]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][7]~q\);

-- Location: LABCELL_X64_Y35_N18
\add_instance|data_mem1|ram_block[6][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][7]~feeder_combout\ = ( \add_instance|mi|Mem_in\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(7),
	combout => \add_instance|data_mem1|ram_block[6][7]~feeder_combout\);

-- Location: FF_X64_Y35_N19
\add_instance|data_mem1|ram_block[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][7]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][7]~q\);

-- Location: MLABCELL_X65_Y35_N15
\add_instance|mi|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][7]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[5][7]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][7]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[4][7]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[7][7]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[5][7]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[6][7]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux24~6_combout\);

-- Location: LABCELL_X68_Y37_N12
\add_instance|mi|Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~9_combout\ = ( \add_instance|mi|Mux24~8_combout\ & ( \add_instance|mi|Mux24~6_combout\ & ( ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux24~5_combout\)) # (\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux24~7_combout\)))) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mux24~8_combout\ & ( \add_instance|mi|Mux24~6_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mux24~5_combout\)) # 
-- (\add_instance|mi|Mem_addr\(2)))) # (\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux24~7_combout\)))) ) ) ) # ( \add_instance|mi|Mux24~8_combout\ & ( !\add_instance|mi|Mux24~6_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux24~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mux24~7_combout\)) # (\add_instance|mi|Mem_addr\(2)))) ) ) ) # ( 
-- !\add_instance|mi|Mux24~8_combout\ & ( !\add_instance|mi|Mux24~6_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux24~5_combout\)) # (\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux24~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux24~5_combout\,
	datad => \add_instance|mi|ALT_INV_Mux24~7_combout\,
	datae => \add_instance|mi|ALT_INV_Mux24~8_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux24~6_combout\,
	combout => \add_instance|mi|Mux24~9_combout\);

-- Location: LABCELL_X68_Y37_N48
\add_instance|mi|Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux24~10_combout\ = ( \add_instance|mi|Mux33~0_combout\ & ( \add_instance|mi|Mux24~9_combout\ & ( (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(7))))) # 
-- (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (((!\add_instance|mi|Mem_addr\(4))) # (\add_instance|mi|Mux24~4_combout\))) ) ) ) # ( !\add_instance|mi|Mux33~0_combout\ & ( \add_instance|mi|Mux24~9_combout\ & ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(7) 
-- ) ) ) # ( \add_instance|mi|Mux33~0_combout\ & ( !\add_instance|mi|Mux24~9_combout\ & ( (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(7))))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- (\add_instance|mi|Mux24~4_combout\ & (\add_instance|mi|Mem_addr\(4)))) ) ) ) # ( !\add_instance|mi|Mux33~0_combout\ & ( !\add_instance|mi|Mux24~9_combout\ & ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110001000100001111000011110000111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux24~4_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datac => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(7),
	datad => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux24~9_combout\,
	combout => \add_instance|mi|Mux24~10_combout\);

-- Location: LABCELL_X68_Y37_N33
\add_instance|mi|WB_d3[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(7) = ( \add_instance|mi|Mux24~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(7)) ) ) # ( !\add_instance|mi|Mux24~10_combout\ & ( (\add_instance|mi|WB_d3\(7) & \add_instance|mi|Mux33~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_WB_d3\(7),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux24~10_combout\,
	combout => \add_instance|mi|WB_d3\(7));

-- Location: FF_X68_Y37_N35
\add_instance|p_mem_wb|D3_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(7),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(7));

-- Location: LABCELL_X74_Y41_N6
\add_instance|cls|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux8~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(7),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux8~0_combout\);

-- Location: LABCELL_X74_Y41_N27
\add_instance|RF|registers[6][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][7]~combout\ = ( \add_instance|RF|registers[6][7]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux8~0_combout\))) ) ) # ( !\add_instance|RF|registers[6][7]~combout\ & 
-- ( (!\input_vector[1]~input_o\ & (\add_instance|cls|Mux8~0_combout\ & \add_instance|RF|Decoder0~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|cls|ALT_INV_Mux8~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[6][7]~combout\,
	combout => \add_instance|RF|registers[6][7]~combout\);

-- Location: LABCELL_X74_Y41_N24
\add_instance|RF|registers[5][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][7]~combout\ = ( \add_instance|RF|registers[5][7]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux8~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][7]~combout\ & 
-- ( (!\input_vector[1]~input_o\ & (\add_instance|cls|Mux8~0_combout\ & \add_instance|RF|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|cls|ALT_INV_Mux8~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][7]~combout\,
	combout => \add_instance|RF|registers[5][7]~combout\);

-- Location: LABCELL_X74_Y41_N45
\add_instance|RF|registers[4][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][7]~combout\ = ( \add_instance|RF|Decoder0~5_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux8~0_combout\) ) ) # ( !\add_instance|RF|Decoder0~5_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|RF|registers[4][7]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|cls|ALT_INV_Mux8~0_combout\,
	datad => \add_instance|RF|ALT_INV_registers[4][7]~combout\,
	dataf => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	combout => \add_instance|RF|registers[4][7]~combout\);

-- Location: LABCELL_X71_Y37_N33
\add_instance|RF|registers[7][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][7]~combout\ = ( \add_instance|cls|Mux8~0_combout\ & ( \add_instance|RF|registers[7][7]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux8~0_combout\ & ( \add_instance|RF|registers[7][7]~combout\ & ( 
-- (!\input_vector[1]~input_o\ & !\add_instance|RF|Decoder0~4_combout\) ) ) ) # ( \add_instance|cls|Mux8~0_combout\ & ( !\add_instance|RF|registers[7][7]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101010101010000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datae => \add_instance|cls|ALT_INV_Mux8~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][7]~combout\,
	combout => \add_instance|RF|registers[7][7]~combout\);

-- Location: LABCELL_X74_Y41_N30
\add_instance|RR_EXE_pipe|D2_reg|Dout~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~24_combout\ = ( \add_instance|RF|registers[4][7]~combout\ & ( \add_instance|RF|registers[7][7]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) # 
-- (\add_instance|RF|registers[5][7]~combout\)))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))) # (\add_instance|RF|registers[6][7]~combout\))) ) ) ) # ( !\add_instance|RF|registers[4][7]~combout\ & ( 
-- \add_instance|RF|registers[7][7]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((\add_instance|RF|registers[5][7]~combout\ & \add_instance|ID_RR_pipe|AD2_reg|Dout\(0))))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))) # (\add_instance|RF|registers[6][7]~combout\))) ) ) ) # ( \add_instance|RF|registers[4][7]~combout\ & ( !\add_instance|RF|registers[7][7]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) # (\add_instance|RF|registers[5][7]~combout\)))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[6][7]~combout\ & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))))) ) ) ) # ( 
-- !\add_instance|RF|registers[4][7]~combout\ & ( !\add_instance|RF|registers[7][7]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((\add_instance|RF|registers[5][7]~combout\ & \add_instance|ID_RR_pipe|AD2_reg|Dout\(0))))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[6][7]~combout\ & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|RF|ALT_INV_registers[6][7]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[5][7]~combout\,
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datae => \add_instance|RF|ALT_INV_registers[4][7]~combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][7]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~24_combout\);

-- Location: LABCELL_X74_Y41_N9
\add_instance|RF|registers[1][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][7]~combout\ = ( \add_instance|RF|registers[1][7]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux8~0_combout\))) ) ) # ( !\add_instance|RF|registers[1][7]~combout\ & 
-- ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~1_combout\ & \add_instance|cls|Mux8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datac => \add_instance|cls|ALT_INV_Mux8~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][7]~combout\,
	combout => \add_instance|RF|registers[1][7]~combout\);

-- Location: LABCELL_X73_Y41_N9
\add_instance|RF|registers[2][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][7]~combout\ = ( \add_instance|cls|Mux8~0_combout\ & ( \add_instance|RF|registers[2][7]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux8~0_combout\ & ( \add_instance|RF|registers[2][7]~combout\ & ( 
-- (!\input_vector[1]~input_o\ & !\add_instance|RF|Decoder0~2_combout\) ) ) ) # ( \add_instance|cls|Mux8~0_combout\ & ( !\add_instance|RF|registers[2][7]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000011110000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datae => \add_instance|cls|ALT_INV_Mux8~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][7]~combout\,
	combout => \add_instance|RF|registers[2][7]~combout\);

-- Location: LABCELL_X74_Y41_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~25_combout\ = ( \add_instance|RF|registers[3][7]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[1][7]~combout\) ) ) ) # ( 
-- !\add_instance|RF|registers[3][7]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|RF|registers[1][7]~combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) ) # ( \add_instance|RF|registers[3][7]~combout\ & ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][7]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[2][7]~combout\))) ) ) ) # ( 
-- !\add_instance|RF|registers[3][7]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][7]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[2][7]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][7]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[1][7]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RF|ALT_INV_registers[2][7]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[3][7]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~25_combout\);

-- Location: LABCELL_X75_Y41_N54
\add_instance|RR_EXE_pipe|D2_reg|Dout~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~26_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(7) & ( \add_instance|RR_EXE_pipe|D2_reg|Dout~25_combout\ & ( ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # (\add_instance|y\(2))) # 
-- (\add_instance|RR_EXE_pipe|D2_reg|Dout~24_combout\) ) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(7) & ( \add_instance|RR_EXE_pipe|D2_reg|Dout~25_combout\ & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # 
-- (\add_instance|RR_EXE_pipe|D2_reg|Dout~24_combout\))) ) ) ) # ( \add_instance|p_mem_wb|D3_reg|Dout\(7) & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~25_combout\ & ( ((\add_instance|RR_EXE_pipe|D2_reg|Dout~24_combout\ & 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(2))) # (\add_instance|y\(2)) ) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(7) & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~25_combout\ & ( (\add_instance|RR_EXE_pipe|D2_reg|Dout~24_combout\ & 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & !\add_instance|y\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111111010000110100001101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~24_combout\,
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datac => \add_instance|ALT_INV_y\(2),
	datae => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(7),
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~25_combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~26_combout\);

-- Location: FF_X75_Y37_N50
\add_instance|RR_EXE_pipe|D2_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~26_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(7));

-- Location: LABCELL_X75_Y37_N48
\add_instance|Prio_mux_2|output[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[7]~8_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(7) & ( \add_instance|p_mem_wb|D3_reg|Dout\(7) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(7) & ( \add_instance|p_mem_wb|D3_reg|Dout\(7) & ( 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((\add_instance|Prio_mux_2|Equal0~0_combout\ & !\add_instance|Addr_cmp_4|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (((\add_instance|Prio_mux_2|Equal0~0_combout\ & !\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(7) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(7) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100001101110100101111001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(7),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(7),
	combout => \add_instance|Prio_mux_2|output[7]~8_combout\);

-- Location: LABCELL_X74_Y35_N9
\add_instance|Alu_Oprd_sel1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux24~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ( \add_instance|Prio_mux_2|output[7]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Prio_mux_2|ALT_INV_output[7]~8_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux24~0_combout\);

-- Location: LABCELL_X73_Y38_N48
\add_instance|main_alu|adl_temp[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(8) = ( \add_instance|main_alu|carryL~2_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux24~0_combout\ $ (((\add_instance|Alu_Oprd_sel1|Mux8~0_combout\) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\))) ) ) ) # ( !\add_instance|main_alu|carryL~2_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux24~0_combout\ $ (((\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & 
-- \add_instance|Alu_Oprd_sel1|Mux8~0_combout\))) ) ) ) # ( \add_instance|main_alu|carryL~2_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux24~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & 
-- !\add_instance|Alu_Oprd_sel1|Mux8~0_combout\))) ) ) ) # ( !\add_instance|main_alu|carryL~2_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux24~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\) # 
-- (!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010010110101111000011110000101001011010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~3_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux24~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_carryL~2_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(8));

-- Location: LABCELL_X74_Y34_N24
\add_instance|main_alu|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~33_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux7~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[8]~7_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|main_alu|Add0~30\ ))
-- \add_instance|main_alu|Add0~34\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux7~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[8]~7_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|main_alu|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[8]~7_combout\,
	cin => \add_instance|main_alu|Add0~30\,
	sumout => \add_instance|main_alu|Add0~33_sumout\,
	cout => \add_instance|main_alu|Add0~34\);

-- Location: LABCELL_X74_Y38_N48
\add_instance|main_alu|dest[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[8]~8_combout\ = ( \add_instance|alu_oper_sel1|alu_op\(0) & ( \add_instance|main_alu|Add0~33_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ $ 
-- ((!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|adl_temp\(8))))) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_op\(0) & ( \add_instance|main_alu|Add0~33_sumout\ & ( 
-- ((!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\) # (!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( \add_instance|alu_oper_sel1|alu_op\(0) & ( !\add_instance|main_alu|Add0~33_sumout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ $ ((!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|adl_temp\(8))))) ) ) ) # ( 
-- !\add_instance|alu_oper_sel1|alu_op\(0) & ( !\add_instance|main_alu|Add0~33_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\) # (!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000001010000111110111111101111111010010100001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_adl_temp\(8),
	datae => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	dataf => \add_instance|main_alu|ALT_INV_Add0~33_sumout\,
	combout => \add_instance|main_alu|dest[8]~8_combout\);

-- Location: LABCELL_X75_Y38_N36
\add_instance|main_alu|dest[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(8) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest[8]~8_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest\(8),
	datad => \add_instance|main_alu|ALT_INV_dest[8]~8_combout\,
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest\(8));

-- Location: FF_X70_Y38_N23
\add_instance|EXE_MEM_pipe|D3_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[8]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(8),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(8));

-- Location: FF_X68_Y38_N59
\add_instance|EXE_MEM_pipe|D1_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(8),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(8));

-- Location: LABCELL_X68_Y38_N57
\add_instance|mi|Mem_in[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(8) = ( \add_instance|mi|Mem_in\(8) & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|EXE_MEM_pipe|D1_reg|Dout\(8)) ) ) # ( !\add_instance|mi|Mem_in\(8) & ( (\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|EXE_MEM_pipe|D1_reg|Dout\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(8),
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|mi|Mem_in\(8));

-- Location: LABCELL_X61_Y38_N24
\add_instance|data_mem1|ram_block[21][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[21][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[21][8]~feeder_combout\);

-- Location: FF_X61_Y38_N25
\add_instance|data_mem1|ram_block[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[21][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][8]~q\);

-- Location: FF_X68_Y38_N2
\add_instance|data_mem1|ram_block[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][8]~q\);

-- Location: FF_X68_Y38_N38
\add_instance|data_mem1|ram_block[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][8]~q\);

-- Location: LABCELL_X64_Y38_N24
\add_instance|data_mem1|ram_block[17][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[17][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[17][8]~feeder_combout\);

-- Location: FF_X64_Y38_N26
\add_instance|data_mem1|ram_block[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[17][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][8]~q\);

-- Location: LABCELL_X68_Y38_N39
\add_instance|mi|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~1_combout\ = ( \add_instance|data_mem1|ram_block[29][8]~q\ & ( \add_instance|data_mem1|ram_block[17][8]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3)) # ((\add_instance|data_mem1|ram_block[25][8]~q\)))) # 
-- (\add_instance|mi|Mem_addr\(2) & (((\add_instance|data_mem1|ram_block[21][8]~q\)) # (\add_instance|mi|Mem_addr\(3)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[29][8]~q\ & ( \add_instance|data_mem1|ram_block[17][8]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3)) # ((\add_instance|data_mem1|ram_block[25][8]~q\)))) # (\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[21][8]~q\))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[29][8]~q\ & ( !\add_instance|data_mem1|ram_block[17][8]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[25][8]~q\)))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|data_mem1|ram_block[21][8]~q\)) # (\add_instance|mi|Mem_addr\(3)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[29][8]~q\ & ( !\add_instance|data_mem1|ram_block[17][8]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[25][8]~q\)))) # (\add_instance|mi|Mem_addr\(2) & (!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[21][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[21][8]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[25][8]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[29][8]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[17][8]~q\,
	combout => \add_instance|mi|Mux25~1_combout\);

-- Location: FF_X68_Y40_N50
\add_instance|data_mem1|ram_block[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][8]~q\);

-- Location: FF_X68_Y40_N8
\add_instance|data_mem1|ram_block[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][8]~q\);

-- Location: FF_X68_Y40_N14
\add_instance|data_mem1|ram_block[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][8]~q\);

-- Location: MLABCELL_X65_Y39_N27
\add_instance|data_mem1|ram_block[18][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[18][8]~feeder_combout\ = \add_instance|mi|Mem_in\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[18][8]~feeder_combout\);

-- Location: FF_X65_Y39_N28
\add_instance|data_mem1|ram_block[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[18][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][8]~q\);

-- Location: LABCELL_X68_Y40_N51
\add_instance|mi|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~2_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[18][8]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[22][8]~q\))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[30][8]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[18][8]~q\ & ( (!\add_instance|mi|Mem_addr\(3)) # (\add_instance|data_mem1|ram_block[26][8]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[18][8]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[22][8]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[30][8]~q\)) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|data_mem1|ram_block[18][8]~q\ & ( (\add_instance|data_mem1|ram_block[26][8]~q\ & \add_instance|mi|Mem_addr\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[30][8]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[22][8]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[26][8]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[18][8]~q\,
	combout => \add_instance|mi|Mux25~2_combout\);

-- Location: FF_X65_Y40_N38
\add_instance|data_mem1|ram_block[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][8]~q\);

-- Location: LABCELL_X64_Y40_N18
\add_instance|data_mem1|ram_block[16][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[16][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[16][8]~feeder_combout\);

-- Location: FF_X64_Y40_N19
\add_instance|data_mem1|ram_block[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[16][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][8]~q\);

-- Location: FF_X65_Y40_N49
\add_instance|data_mem1|ram_block[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][8]~q\);

-- Location: FF_X65_Y40_N31
\add_instance|data_mem1|ram_block[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][8]~q\);

-- Location: MLABCELL_X65_Y40_N39
\add_instance|mi|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][8]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][8]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][8]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[28][8]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[16][8]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[24][8]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[20][8]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux25~0_combout\);

-- Location: FF_X66_Y39_N2
\add_instance|data_mem1|ram_block[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][8]~q\);

-- Location: LABCELL_X66_Y39_N12
\add_instance|data_mem1|ram_block[23][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[23][8]~feeder_combout\ = \add_instance|mi|Mem_in\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[23][8]~feeder_combout\);

-- Location: FF_X66_Y39_N14
\add_instance|data_mem1|ram_block[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[23][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][8]~q\);

-- Location: FF_X67_Y40_N31
\add_instance|data_mem1|ram_block[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][8]~q\);

-- Location: FF_X67_Y38_N40
\add_instance|data_mem1|ram_block[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][8]~q\);

-- Location: LABCELL_X66_Y39_N9
\add_instance|mi|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~3_combout\ = ( \add_instance|data_mem1|ram_block[19][8]~q\ & ( \add_instance|data_mem1|ram_block[27][8]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[23][8]~q\))) # 
-- (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][8]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[19][8]~q\ & ( \add_instance|data_mem1|ram_block[27][8]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[23][8]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][8]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[19][8]~q\ & ( !\add_instance|data_mem1|ram_block[27][8]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|data_mem1|ram_block[23][8]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][8]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[19][8]~q\ & ( !\add_instance|data_mem1|ram_block[27][8]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[23][8]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[31][8]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[23][8]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[19][8]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[27][8]~q\,
	combout => \add_instance|mi|Mux25~3_combout\);

-- Location: LABCELL_X68_Y38_N3
\add_instance|mi|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~4_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mux25~3_combout\ & ( (\add_instance|mi|Mux25~2_combout\) # (\add_instance|mi|Mem_addr\(0)) ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|mi|Mux25~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux25~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux25~1_combout\)) ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( 
-- !\add_instance|mi|Mux25~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & \add_instance|mi|Mux25~2_combout\) ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mux25~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|mi|Mux25~0_combout\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux25~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mux25~1_combout\,
	datac => \add_instance|mi|ALT_INV_Mux25~2_combout\,
	datad => \add_instance|mi|ALT_INV_Mux25~0_combout\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mux25~3_combout\,
	combout => \add_instance|mi|Mux25~4_combout\);

-- Location: LABCELL_X68_Y35_N3
\add_instance|data_mem1|ram_block[14][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[14][8]~feeder_combout\);

-- Location: FF_X68_Y35_N4
\add_instance|data_mem1|ram_block[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][8]~q\);

-- Location: LABCELL_X67_Y35_N9
\add_instance|data_mem1|ram_block[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[12][8]~feeder_combout\);

-- Location: FF_X67_Y35_N11
\add_instance|data_mem1|ram_block[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][8]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][8]~q\);

-- Location: LABCELL_X68_Y35_N21
\add_instance|data_mem1|ram_block[13][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[13][8]~feeder_combout\);

-- Location: FF_X68_Y35_N23
\add_instance|data_mem1|ram_block[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][8]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][8]~q\);

-- Location: FF_X67_Y35_N49
\add_instance|data_mem1|ram_block[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][8]~q\);

-- Location: LABCELL_X67_Y35_N39
\add_instance|mi|Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~8_combout\ = ( \add_instance|data_mem1|ram_block[15][8]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[14][8]~q\) ) ) ) # ( !\add_instance|data_mem1|ram_block[15][8]~q\ 
-- & ( \add_instance|mi|Mem_addr\(1) & ( (\add_instance|data_mem1|ram_block[14][8]~q\ & !\add_instance|mi|Mem_addr\(0)) ) ) ) # ( \add_instance|data_mem1|ram_block[15][8]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[12][8]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[13][8]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[15][8]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( 
-- (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[12][8]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[13][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[14][8]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[12][8]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[13][8]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[15][8]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux25~8_combout\);

-- Location: FF_X67_Y37_N19
\add_instance|data_mem1|ram_block[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][8]~q\);

-- Location: LABCELL_X70_Y37_N39
\add_instance|data_mem1|ram_block[10][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[10][8]~feeder_combout\);

-- Location: FF_X70_Y37_N40
\add_instance|data_mem1|ram_block[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][8]~q\);

-- Location: LABCELL_X67_Y34_N3
\add_instance|data_mem1|ram_block[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[9][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[9][8]~feeder_combout\);

-- Location: FF_X67_Y34_N4
\add_instance|data_mem1|ram_block[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[9][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][8]~q\);

-- Location: LABCELL_X67_Y34_N6
\add_instance|data_mem1|ram_block[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[8][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[8][8]~feeder_combout\);

-- Location: FF_X67_Y34_N7
\add_instance|data_mem1|ram_block[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[8][8]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][8]~q\);

-- Location: LABCELL_X68_Y38_N9
\add_instance|mi|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~7_combout\ = ( \add_instance|data_mem1|ram_block[9][8]~q\ & ( \add_instance|data_mem1|ram_block[8][8]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[10][8]~q\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[11][8]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[9][8]~q\ & ( \add_instance|data_mem1|ram_block[8][8]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1)) 
-- # (\add_instance|data_mem1|ram_block[10][8]~q\)))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[11][8]~q\ & (\add_instance|mi|Mem_addr\(1)))) ) ) ) # ( \add_instance|data_mem1|ram_block[9][8]~q\ & ( 
-- !\add_instance|data_mem1|ram_block[8][8]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1) & \add_instance|data_mem1|ram_block[10][8]~q\)))) # (\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))) # 
-- (\add_instance|data_mem1|ram_block[11][8]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[9][8]~q\ & ( !\add_instance|data_mem1|ram_block[8][8]~q\ & ( (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[10][8]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[11][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[11][8]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[10][8]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[9][8]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[8][8]~q\,
	combout => \add_instance|mi|Mux25~7_combout\);

-- Location: LABCELL_X64_Y35_N33
\add_instance|data_mem1|ram_block[6][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][8]~feeder_combout\ = ( \add_instance|mi|Mem_in\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[6][8]~feeder_combout\);

-- Location: FF_X64_Y35_N34
\add_instance|data_mem1|ram_block[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][8]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][8]~q\);

-- Location: FF_X67_Y35_N32
\add_instance|data_mem1|ram_block[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][8]~q\);

-- Location: FF_X65_Y35_N28
\add_instance|data_mem1|ram_block[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][8]~q\);

-- Location: FF_X64_Y35_N46
\add_instance|data_mem1|ram_block[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][8]~q\);

-- Location: LABCELL_X67_Y35_N33
\add_instance|mi|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~6_combout\ = ( \add_instance|data_mem1|ram_block[4][8]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[6][8]~q\)) # (\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[7][8]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[4][8]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[6][8]~q\)) # (\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[7][8]~q\))) ) ) ) # ( \add_instance|data_mem1|ram_block[4][8]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[5][8]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[4][8]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (\add_instance|mi|Mem_addr\(0) & \add_instance|data_mem1|ram_block[5][8]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[6][8]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[7][8]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[5][8]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[4][8]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux25~6_combout\);

-- Location: FF_X64_Y36_N52
\add_instance|data_mem1|ram_block[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][8]~q\);

-- Location: FF_X64_Y36_N16
\add_instance|data_mem1|ram_block[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][8]~q\);

-- Location: FF_X65_Y36_N8
\add_instance|data_mem1|ram_block[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(8),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][8]~q\);

-- Location: LABCELL_X67_Y36_N48
\add_instance|data_mem1|ram_block[3][8]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[3][8]~19_combout\ = !\add_instance|mi|Mem_in\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(8),
	combout => \add_instance|data_mem1|ram_block[3][8]~19_combout\);

-- Location: FF_X67_Y36_N49
\add_instance|data_mem1|ram_block[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[3][8]~19_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][8]~q\);

-- Location: MLABCELL_X65_Y36_N9
\add_instance|mi|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~5_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[3][8]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|data_mem1|ram_block[2][8]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[1][8]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|data_mem1|ram_block[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[0][8]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[1][8]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[2][8]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[3][8]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux25~5_combout\);

-- Location: LABCELL_X68_Y38_N12
\add_instance|mi|Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~9_combout\ = ( \add_instance|mi|Mux25~6_combout\ & ( \add_instance|mi|Mux25~5_combout\ & ( (!\add_instance|mi|Mem_addr\(3)) # ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux25~7_combout\))) # (\add_instance|mi|Mem_addr\(2) 
-- & (\add_instance|mi|Mux25~8_combout\))) ) ) ) # ( !\add_instance|mi|Mux25~6_combout\ & ( \add_instance|mi|Mux25~5_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3)) # ((\add_instance|mi|Mux25~7_combout\)))) # 
-- (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux25~8_combout\))) ) ) ) # ( \add_instance|mi|Mux25~6_combout\ & ( !\add_instance|mi|Mux25~5_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mem_addr\(3) 
-- & ((\add_instance|mi|Mux25~7_combout\)))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3)) # ((\add_instance|mi|Mux25~8_combout\)))) ) ) ) # ( !\add_instance|mi|Mux25~6_combout\ & ( !\add_instance|mi|Mux25~5_combout\ & ( 
-- (\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux25~7_combout\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux25~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mux25~8_combout\,
	datad => \add_instance|mi|ALT_INV_Mux25~7_combout\,
	datae => \add_instance|mi|ALT_INV_Mux25~6_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux25~5_combout\,
	combout => \add_instance|mi|Mux25~9_combout\);

-- Location: LABCELL_X68_Y38_N24
\add_instance|mi|Mux25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux25~10_combout\ = ( \add_instance|mi|Mem_addr\(4) & ( \add_instance|mi|Mux25~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(8))) # (\add_instance|mi|Mux33~0_combout\ & 
-- ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(8))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|mi|Mux25~4_combout\))))) ) ) ) # ( !\add_instance|mi|Mem_addr\(4) & ( 
-- \add_instance|mi|Mux25~9_combout\ & ( ((\add_instance|mi|Mux33~0_combout\ & \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13))) # (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(8)) ) ) ) # ( \add_instance|mi|Mem_addr\(4) & ( !\add_instance|mi|Mux25~9_combout\ & ( 
-- (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(8))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(8))) # 
-- (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|mi|Mux25~4_combout\))))) ) ) ) # ( !\add_instance|mi|Mem_addr\(4) & ( !\add_instance|mi|Mux25~9_combout\ & ( (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(8) & 
-- ((!\add_instance|mi|Mux33~0_combout\) # (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010100011101010101011101110101010101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(8),
	datab => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mux25~4_combout\,
	datad => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mux25~9_combout\,
	combout => \add_instance|mi|Mux25~10_combout\);

-- Location: LABCELL_X68_Y38_N48
\add_instance|mi|WB_d3[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(8) = ( \add_instance|mi|Mux25~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(8)) ) ) # ( !\add_instance|mi|Mux25~10_combout\ & ( (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|WB_d3\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datac => \add_instance|mi|ALT_INV_WB_d3\(8),
	dataf => \add_instance|mi|ALT_INV_Mux25~10_combout\,
	combout => \add_instance|mi|WB_d3\(8));

-- Location: FF_X68_Y38_N50
\add_instance|p_mem_wb|D3_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(8),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(8));

-- Location: LABCELL_X73_Y39_N18
\add_instance|cls|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux7~0_combout\ = (\add_instance|p_mem_wb|D3_reg|Dout\(8) & !\add_instance|cls|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(8),
	datad => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux7~0_combout\);

-- Location: LABCELL_X73_Y39_N42
\add_instance|RF|registers[1][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][8]~combout\ = ( \add_instance|RF|registers[1][8]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux7~0_combout\))) ) ) # ( !\add_instance|RF|registers[1][8]~combout\ & 
-- ( (\add_instance|cls|Mux7~0_combout\ & (\add_instance|RF|Decoder0~1_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux7~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[1][8]~combout\,
	combout => \add_instance|RF|registers[1][8]~combout\);

-- Location: LABCELL_X73_Y39_N21
\add_instance|RF|registers[2][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][8]~combout\ = ( \add_instance|cls|Mux7~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[2][8]~combout\) # (\add_instance|RF|Decoder0~2_combout\))) ) ) # ( !\add_instance|cls|Mux7~0_combout\ & ( 
-- (!\add_instance|RF|Decoder0~2_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|registers[2][8]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_registers[2][8]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux7~0_combout\,
	combout => \add_instance|RF|registers[2][8]~combout\);

-- Location: MLABCELL_X72_Y40_N33
\add_instance|RR_EXE_pipe|D2_reg|Dout~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~22_combout\ = ( \add_instance|RF|registers[0][8]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[1][8]~combout\)) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[3][8]~combout\))) ) ) ) # ( !\add_instance|RF|registers[0][8]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[1][8]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[3][8]~combout\))) ) ) ) # ( \add_instance|RF|registers[0][8]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[2][8]~combout\) ) ) ) # ( !\add_instance|RF|registers[0][8]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- \add_instance|RF|registers[2][8]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|RF|ALT_INV_registers[1][8]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[2][8]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[3][8]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[0][8]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~22_combout\);

-- Location: LABCELL_X73_Y39_N6
\add_instance|RF|registers[6][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][8]~combout\ = ( \add_instance|RF|registers[6][8]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux7~0_combout\))) ) ) # ( !\add_instance|RF|registers[6][8]~combout\ & 
-- ( (\add_instance|cls|Mux7~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[6][8]~combout\,
	combout => \add_instance|RF|registers[6][8]~combout\);

-- Location: LABCELL_X74_Y39_N48
\add_instance|RF|registers[5][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][8]~combout\ = ( \add_instance|RF|registers[5][8]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux7~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][8]~combout\ & 
-- ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~6_combout\ & \add_instance|cls|Mux7~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|cls|ALT_INV_Mux7~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][8]~combout\,
	combout => \add_instance|RF|registers[5][8]~combout\);

-- Location: LABCELL_X73_Y39_N9
\add_instance|RF|registers[4][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][8]~combout\ = ( \add_instance|RF|registers[4][8]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux7~0_combout\))) ) ) # ( !\add_instance|RF|registers[4][8]~combout\ & 
-- ( (\add_instance|cls|Mux7~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux7~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[4][8]~combout\,
	combout => \add_instance|RF|registers[4][8]~combout\);

-- Location: LABCELL_X73_Y39_N12
\add_instance|RF|registers[7][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][8]~combout\ = ( \add_instance|RF|registers[7][8]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux7~0_combout\))) ) ) # ( !\add_instance|RF|registers[7][8]~combout\ & 
-- ( (\add_instance|cls|Mux7~0_combout\ & (\add_instance|RF|Decoder0~4_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux7~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[7][8]~combout\,
	combout => \add_instance|RF|registers[7][8]~combout\);

-- Location: LABCELL_X73_Y39_N54
\add_instance|RR_EXE_pipe|D2_reg|Dout~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~21_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[7][8]~combout\ & ( (\add_instance|RF|registers[5][8]~combout\) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[7][8]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[4][8]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[6][8]~combout\)) ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[7][8]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & \add_instance|RF|registers[5][8]~combout\) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[7][8]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[4][8]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[6][8]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|RF|ALT_INV_registers[6][8]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[5][8]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[4][8]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RF|ALT_INV_registers[7][8]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~21_combout\);

-- Location: LABCELL_X73_Y40_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~23_combout\ = ( \add_instance|y\(2) & ( \add_instance|p_mem_wb|D3_reg|Dout\(8) ) ) # ( !\add_instance|y\(2) & ( \add_instance|p_mem_wb|D3_reg|Dout\(8) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- (\add_instance|RR_EXE_pipe|D2_reg|Dout~22_combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D2_reg|Dout~21_combout\))) ) ) ) # ( !\add_instance|y\(2) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(8) & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~22_combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D2_reg|Dout~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000000000000000000110000001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~22_combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~21_combout\,
	datae => \add_instance|ALT_INV_y\(2),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(8),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~23_combout\);

-- Location: FF_X75_Y37_N35
\add_instance|RR_EXE_pipe|D2_reg|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~23_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(8));

-- Location: LABCELL_X75_Y37_N33
\add_instance|Prio_mux_2|output[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[8]~7_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(8) & ( \add_instance|p_mem_wb|D3_reg|Dout\(8) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(8) & ( \add_instance|p_mem_wb|D3_reg|Dout\(8) & ( 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(8) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(8) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100100010111100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(8),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(8),
	combout => \add_instance|Prio_mux_2|output[8]~7_combout\);

-- Location: LABCELL_X75_Y38_N30
\add_instance|pc_predictor|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux7~2_combout\ = ( \add_instance|main_alu|dest\(8) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(8))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[8]~7_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(8) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(8))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|pc_predictor|Mux2~8_combout\ & \add_instance|Prio_mux_2|output[8]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000011010101010000001101010101110011110101010111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(8),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[8]~7_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(8),
	combout => \add_instance|pc_predictor|Mux7~2_combout\);

-- Location: LABCELL_X81_Y39_N6
\add_instance|LUT_FLUSH|CA[5][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][8]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( (\add_instance|LUT_FLUSH|v[5]~2_combout\) # (\add_instance|LUT_FLUSH|CA[5][8]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & ( 
-- (\add_instance|LUT_FLUSH|CA[5][8]~combout\ & !\add_instance|LUT_FLUSH|v[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[5][8]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|CA[5][8]~combout\);

-- Location: LABCELL_X81_Y37_N45
\add_instance|LUT_FLUSH|Equal6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~9_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][8]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux7~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(8)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux7~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[5][8]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000100111110110000010011111011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(8),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][8]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~9_combout\);

-- Location: LABCELL_X83_Y38_N39
\add_instance|LUT_FLUSH|CA[5][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][9]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (\add_instance|LUT_FLUSH|v[5]~2_combout\) # (\add_instance|LUT_FLUSH|CA[5][9]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( 
-- (\add_instance|LUT_FLUSH|CA[5][9]~combout\ & !\add_instance|LUT_FLUSH|v[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|CA[5][9]~combout\);

-- Location: LABCELL_X83_Y38_N54
\add_instance|LUT_FLUSH|Equal6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~10_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][9]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux6~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(9)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux6~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[5][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010100111010110001010101101010100101001110101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(9),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][9]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~10_combout\);

-- Location: LABCELL_X83_Y37_N3
\add_instance|LUT_FLUSH|Equal6~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~11_combout\ = ( \add_instance|LUT_FLUSH|CA[5][10]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux5~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux5~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(10))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[5][10]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux5~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux5~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111111111110000100001111111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(10),
	datad => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][10]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~11_combout\);

-- Location: LABCELL_X83_Y37_N15
\add_instance|LUT_FLUSH|Equal6~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~12_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][11]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(11)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux4~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[5][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001001011011110000100101101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][11]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(11),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~12_combout\);

-- Location: MLABCELL_X84_Y37_N42
\add_instance|LUT_FLUSH|CA[5][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][6]~combout\ = ( \add_instance|LUT_FLUSH|v[5]~2_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) ) ) # ( !\add_instance|LUT_FLUSH|v[5]~2_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( 
-- \add_instance|LUT_FLUSH|CA[5][6]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|v[5]~2_combout\ & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( \add_instance|LUT_FLUSH|CA[5][6]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][6]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|CA[5][6]~combout\);

-- Location: LABCELL_X83_Y37_N48
\add_instance|LUT_FLUSH|Equal6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~7_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[5][6]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux9~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(6)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux9~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[5][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010011101011000101001110101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(6),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][6]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~7_combout\);

-- Location: LABCELL_X83_Y40_N15
\add_instance|LUT_FLUSH|CA[5][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][7]~combout\ = ( \add_instance|LUT_FLUSH|v[5]~2_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) ) ) # ( !\add_instance|LUT_FLUSH|v[5]~2_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( 
-- \add_instance|LUT_FLUSH|CA[5][7]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|v[5]~2_combout\ & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( \add_instance|LUT_FLUSH|CA[5][7]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][7]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|CA[5][7]~combout\);

-- Location: LABCELL_X83_Y37_N45
\add_instance|LUT_FLUSH|Equal6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal6~8_combout\ = ( \add_instance|LUT_FLUSH|CA[5][7]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux8~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux8~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(7)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[5][7]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux8~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux8~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110111001100100011011111001101110010001100110111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(7),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][7]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal6~8_combout\);

-- Location: MLABCELL_X82_Y37_N54
\add_instance|LUT_FLUSH|Branch_addr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~16_combout\ = ( !\add_instance|LUT_FLUSH|Equal6~7_combout\ & ( !\add_instance|LUT_FLUSH|Equal6~8_combout\ & ( (!\add_instance|LUT_FLUSH|Equal6~9_combout\ & (!\add_instance|LUT_FLUSH|Equal6~10_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal6~11_combout\ & !\add_instance|LUT_FLUSH|Equal6~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal6~9_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal6~10_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal6~11_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal6~12_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal6~7_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal6~8_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~16_combout\);

-- Location: MLABCELL_X82_Y37_N12
\add_instance|PC|Dout[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout[3]~1_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~13_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~17_combout\ & ( (!\add_instance|LUT_FLUSH|Branch_addr~16_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~19_combout\ & 
-- (\add_instance|LUT_FLUSH|Branch_addr~20_combout\))) # (\add_instance|LUT_FLUSH|Branch_addr~16_combout\ & (((\add_instance|LUT_FLUSH|Branch_addr~19_combout\ & \add_instance|LUT_FLUSH|Branch_addr~20_combout\)) # 
-- (\add_instance|LUT_FLUSH|Branch_addr~15_combout\))) ) ) ) # ( !\add_instance|LUT_FLUSH|Branch_addr~13_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~17_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~19_combout\ & 
-- \add_instance|LUT_FLUSH|Branch_addr~20_combout\) ) ) ) # ( \add_instance|LUT_FLUSH|Branch_addr~13_combout\ & ( !\add_instance|LUT_FLUSH|Branch_addr~17_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~16_combout\ & 
-- \add_instance|LUT_FLUSH|Branch_addr~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000011000000110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~16_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~19_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~20_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~15_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~13_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~17_combout\,
	combout => \add_instance|PC|Dout[3]~1_combout\);

-- Location: LABCELL_X80_Y37_N24
\add_instance|LUT_FLUSH|BA[4][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][9]~combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) # (\add_instance|LUT_FLUSH|BA[4][9]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[4][9]~combout\ & !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[4][9]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][9]~combout\);

-- Location: LABCELL_X81_Y37_N15
\add_instance|LUT_FLUSH|BA[2][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][9]~combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) # (\add_instance|LUT_FLUSH|BA[2][9]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[2][9]~combout\ & !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][9]~combout\);

-- Location: LABCELL_X80_Y37_N51
\add_instance|LUT_FLUSH|BA[3][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][9]~combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][9]~combout\) # (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & \add_instance|LUT_FLUSH|BA[3][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][9]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][9]~combout\);

-- Location: LABCELL_X81_Y37_N57
\add_instance|LUT_FLUSH|BA[1][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][9]~combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][9]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][9]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][9]~combout\);

-- Location: LABCELL_X80_Y37_N15
\add_instance|LUT_FLUSH|BA[0][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][9]~combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][9]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][9]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][9]~combout\);

-- Location: LABCELL_X81_Y37_N24
\add_instance|PC|Dout~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~43_combout\ = ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[3][9]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[0][9]~combout\ ) ) ) # ( \add_instance|PC|Dout[3]~0_combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][9]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][9]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][9]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[3][9]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][9]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~43_combout\);

-- Location: LABCELL_X80_Y37_N21
\add_instance|LUT_FLUSH|BA[6][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][9]~combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][9]~combout\) # (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & \add_instance|LUT_FLUSH|BA[6][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][9]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][9]~combout\);

-- Location: LABCELL_X81_Y37_N42
\add_instance|LUT_FLUSH|BA[5][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][9]~combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) # (\add_instance|LUT_FLUSH|BA[5][9]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[5][9]~combout\ & !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][9]~combout\);

-- Location: LABCELL_X81_Y37_N36
\add_instance|PC|Dout~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~44_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|LUT_FLUSH|BA[5][9]~combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|PC|Dout~43_combout\)) # (\add_instance|PC|Dout[3]~1_combout\ & 
-- ((\add_instance|LUT_FLUSH|BA[6][9]~combout\))) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|LUT_FLUSH|BA[5][9]~combout\ & ( (\add_instance|LUT_FLUSH|BA[4][9]~combout\) # (\add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|LUT_FLUSH|BA[5][9]~combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|PC|Dout~43_combout\)) # (\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[6][9]~combout\))) ) ) 
-- ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|LUT_FLUSH|BA[5][9]~combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & \add_instance|LUT_FLUSH|BA[4][9]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[4][9]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout~43_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][9]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[5][9]~combout\,
	combout => \add_instance|PC|Dout~44_combout\);

-- Location: LABCELL_X81_Y37_N0
\add_instance|LUT_FLUSH|BA[7][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][9]~combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) # (\add_instance|LUT_FLUSH|BA[7][9]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[7][9]~combout\ & !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][9]~combout\);

-- Location: LABCELL_X81_Y37_N12
\add_instance|PC|Dout~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~45_combout\ = ( \add_instance|LUT_FLUSH|match~5_combout\ & ( (!\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & (\add_instance|PC|Dout~44_combout\)) # (\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & 
-- ((\add_instance|LUT_FLUSH|BA[7][9]~combout\))) ) ) # ( !\add_instance|LUT_FLUSH|match~5_combout\ & ( \add_instance|main_alu_1|Add0~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout~44_combout\,
	datab => \add_instance|main_alu_1|ALT_INV_Add0~37_sumout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	combout => \add_instance|PC|Dout~45_combout\);

-- Location: FF_X81_Y37_N14
\add_instance|PC|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~45_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(9));

-- Location: LABCELL_X77_Y36_N27
\add_instance|main_alu_1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~37_sumout\ = SUM(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux6~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(9)))) ) + ( 
-- \add_instance|main_alu_1|Add0~34\ ))
-- \add_instance|main_alu_1|Add0~38\ = CARRY(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux6~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(9)))) ) + ( 
-- \add_instance|main_alu_1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(9),
	cin => \add_instance|main_alu_1|Add0~34\,
	sumout => \add_instance|main_alu_1|Add0~37_sumout\,
	cout => \add_instance|main_alu_1|Add0~38\);

-- Location: FF_X77_Y36_N29
\add_instance|IF_ID_pipe|pc_2_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~37_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(9));

-- Location: FF_X77_Y39_N49
\add_instance|ID_RR_pipe|pc_2_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(9),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(9));

-- Location: FF_X78_Y38_N29
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(9),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(9));

-- Location: MLABCELL_X72_Y40_N6
\add_instance|RF|registers[3][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][9]~combout\ = ( \add_instance|RF|registers[3][9]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~3_combout\) # (\add_instance|cls|Mux6~0_combout\))) ) ) # ( !\add_instance|RF|registers[3][9]~combout\ & 
-- ( (\add_instance|cls|Mux6~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux6~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[3][9]~combout\,
	combout => \add_instance|RF|registers[3][9]~combout\);

-- Location: LABCELL_X74_Y41_N18
\add_instance|RF|registers[0][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][9]~combout\ = ( \add_instance|cls|Mux6~0_combout\ & ( \add_instance|RF|registers[0][9]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux6~0_combout\ & ( \add_instance|RF|registers[0][9]~combout\ & ( 
-- (!\input_vector[1]~input_o\ & !\add_instance|RF|Decoder0~0_combout\) ) ) ) # ( \add_instance|cls|Mux6~0_combout\ & ( !\add_instance|RF|registers[0][9]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010100000101000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datae => \add_instance|cls|ALT_INV_Mux6~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[0][9]~combout\,
	combout => \add_instance|RF|registers[0][9]~combout\);

-- Location: MLABCELL_X72_Y40_N54
\add_instance|RR_EXE_pipe|D1_reg|Dout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~6_combout\ = ( \add_instance|RF|registers[0][9]~combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(9) & ( ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)) # (\add_instance|x\(2))) # 
-- (\add_instance|RF|registers[3][9]~combout\) ) ) ) # ( !\add_instance|RF|registers[0][9]~combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(9) & ( ((\add_instance|RF|registers[3][9]~combout\ & \add_instance|ID_RR_pipe|AD1_reg|Dout\(0))) # 
-- (\add_instance|x\(2)) ) ) ) # ( \add_instance|RF|registers[0][9]~combout\ & ( !\add_instance|p_mem_wb|D3_reg|Dout\(9) & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)) # (\add_instance|RF|registers[3][9]~combout\))) ) ) ) # ( 
-- !\add_instance|RF|registers[0][9]~combout\ & ( !\add_instance|p_mem_wb|D3_reg|Dout\(9) & ( (\add_instance|RF|registers[3][9]~combout\ & (!\add_instance|x\(2) & \add_instance|ID_RR_pipe|AD1_reg|Dout\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000111100000011000000001111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_registers[3][9]~combout\,
	datac => \add_instance|ALT_INV_x\(2),
	datad => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datae => \add_instance|RF|ALT_INV_registers[0][9]~combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(9),
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~6_combout\);

-- Location: FF_X72_Y40_N56
\add_instance|RR_EXE_pipe|D1_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~6_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(9));

-- Location: FF_X68_Y38_N53
\add_instance|EXE_MEM_pipe|D1_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(9),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(9));

-- Location: LABCELL_X68_Y38_N51
\add_instance|mi|Mem_in[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(9) = ( \add_instance|mi|Mem_in\(9) & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|EXE_MEM_pipe|D1_reg|Dout\(9)) ) ) # ( !\add_instance|mi|Mem_in\(9) & ( (\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|EXE_MEM_pipe|D1_reg|Dout\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(9),
	dataf => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|mi|Mem_in\(9));

-- Location: FF_X67_Y39_N46
\add_instance|data_mem1|ram_block[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][9]~q\);

-- Location: FF_X68_Y39_N59
\add_instance|data_mem1|ram_block[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][9]~q\);

-- Location: FF_X68_Y39_N11
\add_instance|data_mem1|ram_block[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][9]~q\);

-- Location: FF_X68_Y39_N31
\add_instance|data_mem1|ram_block[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][9]~q\);

-- Location: LABCELL_X68_Y39_N33
\add_instance|mi|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~1_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[29][9]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[21][9]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[25][9]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[17][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[17][9]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[21][9]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[25][9]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[29][9]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(2),
	combout => \add_instance|mi|Mux26~1_combout\);

-- Location: FF_X67_Y39_N40
\add_instance|data_mem1|ram_block[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][9]~q\);

-- Location: FF_X68_Y37_N38
\add_instance|data_mem1|ram_block[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][9]~q\);

-- Location: FF_X68_Y37_N59
\add_instance|data_mem1|ram_block[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][9]~q\);

-- Location: LABCELL_X67_Y40_N54
\add_instance|data_mem1|ram_block[27][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[27][9]~feeder_combout\ = \add_instance|mi|Mem_in\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|data_mem1|ram_block[27][9]~feeder_combout\);

-- Location: FF_X67_Y40_N55
\add_instance|data_mem1|ram_block[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[27][9]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][9]~q\);

-- Location: LABCELL_X68_Y37_N39
\add_instance|mi|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~3_combout\ = ( \add_instance|data_mem1|ram_block[19][9]~q\ & ( \add_instance|data_mem1|ram_block[27][9]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[23][9]~q\)) # 
-- (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[31][9]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[19][9]~q\ & ( \add_instance|data_mem1|ram_block[27][9]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[23][9]~q\ & (\add_instance|mi|Mem_addr\(2)))) # (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[31][9]~q\)))) ) ) ) # ( \add_instance|data_mem1|ram_block[19][9]~q\ 
-- & ( !\add_instance|data_mem1|ram_block[27][9]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2))) # (\add_instance|data_mem1|ram_block[23][9]~q\))) # (\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mem_addr\(2) & 
-- \add_instance|data_mem1|ram_block[31][9]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[19][9]~q\ & ( !\add_instance|data_mem1|ram_block[27][9]~q\ & ( (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[23][9]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[31][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[23][9]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[31][9]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[19][9]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[27][9]~q\,
	combout => \add_instance|mi|Mux26~3_combout\);

-- Location: FF_X65_Y40_N23
\add_instance|data_mem1|ram_block[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][9]~q\);

-- Location: LABCELL_X64_Y40_N45
\add_instance|data_mem1|ram_block[16][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[16][9]~feeder_combout\ = \add_instance|mi|Mem_in\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|data_mem1|ram_block[16][9]~feeder_combout\);

-- Location: FF_X64_Y40_N47
\add_instance|data_mem1|ram_block[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[16][9]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][9]~q\);

-- Location: FF_X65_Y40_N4
\add_instance|data_mem1|ram_block[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][9]~q\);

-- Location: MLABCELL_X65_Y40_N45
\add_instance|data_mem1|ram_block[24][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[24][9]~feeder_combout\ = \add_instance|mi|Mem_in\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|data_mem1|ram_block[24][9]~feeder_combout\);

-- Location: FF_X65_Y40_N47
\add_instance|data_mem1|ram_block[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[24][9]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][9]~q\);

-- Location: MLABCELL_X65_Y40_N54
\add_instance|mi|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][9]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][9]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][9]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[28][9]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[16][9]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[20][9]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[24][9]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux26~0_combout\);

-- Location: FF_X68_Y40_N11
\add_instance|data_mem1|ram_block[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][9]~q\);

-- Location: FF_X68_Y40_N44
\add_instance|data_mem1|ram_block[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][9]~q\);

-- Location: FF_X68_Y40_N56
\add_instance|data_mem1|ram_block[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][9]~q\);

-- Location: FF_X67_Y39_N35
\add_instance|data_mem1|ram_block[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][9]~q\);

-- Location: LABCELL_X68_Y40_N57
\add_instance|mi|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~2_combout\ = ( \add_instance|data_mem1|ram_block[18][9]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][9]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[30][9]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[18][9]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][9]~q\)) # (\add_instance|mi|Mem_addr\(2) 
-- & ((\add_instance|data_mem1|ram_block[30][9]~q\))) ) ) ) # ( \add_instance|data_mem1|ram_block[18][9]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[22][9]~q\) ) ) ) # ( 
-- !\add_instance|data_mem1|ram_block[18][9]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[22][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[22][9]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[26][9]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[30][9]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[18][9]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux26~2_combout\);

-- Location: LABCELL_X68_Y37_N54
\add_instance|mi|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~4_combout\ = ( \add_instance|mi|Mux26~0_combout\ & ( \add_instance|mi|Mux26~2_combout\ & ( (!\add_instance|mi|Mem_addr\(0)) # ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux26~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|mi|Mux26~3_combout\)))) ) ) ) # ( !\add_instance|mi|Mux26~0_combout\ & ( \add_instance|mi|Mux26~2_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & 
-- ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux26~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux26~3_combout\))))) ) ) ) # ( \add_instance|mi|Mux26~0_combout\ & ( !\add_instance|mi|Mux26~2_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux26~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux26~3_combout\))))) 
-- ) ) ) # ( !\add_instance|mi|Mux26~0_combout\ & ( !\add_instance|mi|Mux26~2_combout\ & ( (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux26~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|mi|Mux26~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux26~1_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mux26~3_combout\,
	datae => \add_instance|mi|ALT_INV_Mux26~0_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux26~2_combout\,
	combout => \add_instance|mi|Mux26~4_combout\);

-- Location: LABCELL_X70_Y38_N39
\add_instance|EXE_MEM_pipe|D3_reg|Dout[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[9]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(9),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[9]~feeder_combout\);

-- Location: LABCELL_X75_Y37_N6
\add_instance|Prio_mux_1|output[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[9]~6_combout\ = ( \add_instance|RR_EXE_pipe|D1_reg|Dout\(9) & ( ((!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) # 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(9)) ) ) # ( !\add_instance|RR_EXE_pipe|D1_reg|Dout\(9) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(9) & (((\add_instance|Prio_mux_1|Equal0~1_combout\ & !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001111000001000000111110111111000011111011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(9),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(9),
	combout => \add_instance|Prio_mux_1|output[9]~6_combout\);

-- Location: LABCELL_X73_Y37_N27
\add_instance|Alu_Oprd_sel1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux6~0_combout\ = ( \add_instance|Prio_mux_2|output[9]~6_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[9]~6_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(9))))) ) ) # ( !\add_instance|Prio_mux_2|output[9]~6_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[9]~6_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|Prio_mux_1|ALT_INV_output[9]~6_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(9),
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[9]~6_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux6~0_combout\);

-- Location: LABCELL_X74_Y35_N30
\add_instance|main_alu|carryL~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carryL~3_combout\ = ( \add_instance|main_alu|carryL~2_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux25~3_combout\) # 
-- (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux7~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\))) ) ) # ( 
-- !\add_instance|main_alu|carryL~2_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & \add_instance|Alu_Oprd_sel1|Mux7~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux25~3_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux24~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~3_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carryL~2_combout\,
	combout => \add_instance|main_alu|carryL~3_combout\);

-- Location: LABCELL_X73_Y37_N33
\add_instance|main_alu|adl_temp[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(9) = ( \add_instance|main_alu|carryL~3_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux6~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\) ) ) # ( !\add_instance|main_alu|carryL~3_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux6~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carryL~3_combout\,
	combout => \add_instance|main_alu|adl_temp\(9));

-- Location: LABCELL_X74_Y34_N27
\add_instance|main_alu|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~37_sumout\ = SUM(( (\add_instance|Prio_mux_2|output[9]~6_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & 
-- ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|Alu_Oprd_sel1|Mux6~0_combout\ ) + ( \add_instance|main_alu|Add0~34\ ))
-- \add_instance|main_alu|Add0~38\ = CARRY(( (\add_instance|Prio_mux_2|output[9]~6_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & 
-- ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|Alu_Oprd_sel1|Mux6~0_combout\ ) + ( \add_instance|main_alu|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[9]~6_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\,
	cin => \add_instance|main_alu|Add0~34\,
	sumout => \add_instance|main_alu|Add0~37_sumout\,
	cout => \add_instance|main_alu|Add0~38\);

-- Location: LABCELL_X73_Y37_N57
\add_instance|Alu_Oprd_sel1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux22~0_combout\ = ( \add_instance|Prio_mux_2|output[9]~6_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[9]~6_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux22~0_combout\);

-- Location: LABCELL_X73_Y37_N12
\add_instance|main_alu|dest[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[9]~9_combout\ = ( \add_instance|main_alu|Add0~37_sumout\ & ( \add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux6~0_combout\)) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|main_alu|adl_temp\(9))))) ) ) ) # ( !\add_instance|main_alu|Add0~37_sumout\ & ( \add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux6~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|adl_temp\(9) & \add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( 
-- \add_instance|main_alu|Add0~37_sumout\ & ( !\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(0)) # ((!\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|Alu_Oprd_sel1|Mux6~0_combout\)) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & ((\add_instance|main_alu|adl_temp\(9))))) ) ) ) # ( !\add_instance|main_alu|Add0~37_sumout\ & ( !\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & 
-- (((!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux6~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|adl_temp\(9) & \add_instance|alu_oper_sel1|alu_op\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100111111111110010011110001000100011011101110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\,
	datac => \add_instance|main_alu|ALT_INV_adl_temp\(9),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|main_alu|ALT_INV_Add0~37_sumout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux22~0_combout\,
	combout => \add_instance|main_alu|dest[9]~9_combout\);

-- Location: LABCELL_X81_Y37_N48
\add_instance|main_alu|dest[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(9) = ( \add_instance|main_alu|dest[9]~9_combout\ & ( (\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest\(9)) ) ) # ( !\add_instance|main_alu|dest[9]~9_combout\ & ( (\add_instance|main_alu|dest\(9) & 
-- !\add_instance|alu_oper_sel1|alu_en~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest\(9),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest[9]~9_combout\,
	combout => \add_instance|main_alu|dest\(9));

-- Location: FF_X70_Y38_N40
\add_instance|EXE_MEM_pipe|D3_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[9]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(9),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(9));

-- Location: LABCELL_X70_Y37_N36
\add_instance|data_mem1|ram_block[10][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][9]~feeder_combout\ = ( \add_instance|mi|Mem_in\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|data_mem1|ram_block[10][9]~feeder_combout\);

-- Location: FF_X70_Y37_N38
\add_instance|data_mem1|ram_block[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][9]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][9]~q\);

-- Location: FF_X70_Y37_N55
\add_instance|data_mem1|ram_block[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][9]~q\);

-- Location: FF_X71_Y37_N20
\add_instance|data_mem1|ram_block[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][9]~q\);

-- Location: FF_X70_Y37_N20
\add_instance|data_mem1|ram_block[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][9]~q\);

-- Location: LABCELL_X70_Y37_N21
\add_instance|mi|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~7_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[11][9]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[9][9]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[10][9]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[10][9]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[9][9]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[8][9]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[11][9]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux26~7_combout\);

-- Location: FF_X68_Y35_N22
\add_instance|data_mem1|ram_block[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][9]~q\);

-- Location: FF_X67_Y35_N44
\add_instance|data_mem1|ram_block[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][9]~q\);

-- Location: FF_X68_Y35_N2
\add_instance|data_mem1|ram_block[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][9]~q\);

-- Location: LABCELL_X67_Y35_N57
\add_instance|data_mem1|ram_block[12][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][9]~feeder_combout\ = \add_instance|mi|Mem_in\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|data_mem1|ram_block[12][9]~feeder_combout\);

-- Location: FF_X67_Y35_N58
\add_instance|data_mem1|ram_block[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][9]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][9]~q\);

-- Location: LABCELL_X67_Y35_N45
\add_instance|mi|Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~8_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[12][9]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][9]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[15][9]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[12][9]~q\ & ( (!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[13][9]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[12][9]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][9]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][9]~q\)) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[12][9]~q\ & ( (\add_instance|data_mem1|ram_block[13][9]~q\ & \add_instance|mi|Mem_addr\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[13][9]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[15][9]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[14][9]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[12][9]~q\,
	combout => \add_instance|mi|Mux26~8_combout\);

-- Location: FF_X67_Y35_N20
\add_instance|data_mem1|ram_block[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][9]~q\);

-- Location: LABCELL_X66_Y35_N3
\add_instance|data_mem1|ram_block[6][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][9]~feeder_combout\ = \add_instance|mi|Mem_in\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|data_mem1|ram_block[6][9]~feeder_combout\);

-- Location: FF_X66_Y35_N4
\add_instance|data_mem1|ram_block[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][9]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][9]~q\);

-- Location: FF_X64_Y35_N25
\add_instance|data_mem1|ram_block[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][9]~q\);

-- Location: FF_X65_Y35_N58
\add_instance|data_mem1|ram_block[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][9]~q\);

-- Location: LABCELL_X67_Y35_N21
\add_instance|mi|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~6_combout\ = ( \add_instance|data_mem1|ram_block[5][9]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[7][9]~q\) ) ) ) # ( !\add_instance|data_mem1|ram_block[5][9]~q\ & 
-- ( \add_instance|mi|Mem_addr\(0) & ( (\add_instance|data_mem1|ram_block[7][9]~q\ & \add_instance|mi|Mem_addr\(1)) ) ) ) # ( \add_instance|data_mem1|ram_block[5][9]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|data_mem1|ram_block[4][9]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[6][9]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[5][9]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|data_mem1|ram_block[4][9]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[6][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[7][9]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[6][9]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[4][9]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[5][9]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux26~6_combout\);

-- Location: LABCELL_X64_Y36_N21
\add_instance|data_mem1|ram_block[0][9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][9]~20_combout\ = ( !\add_instance|mi|Mem_in\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|data_mem1|ram_block[0][9]~20_combout\);

-- Location: FF_X64_Y36_N22
\add_instance|data_mem1|ram_block[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][9]~20_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][9]~q\);

-- Location: FF_X65_Y36_N55
\add_instance|data_mem1|ram_block[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][9]~q\);

-- Location: FF_X65_Y36_N44
\add_instance|data_mem1|ram_block[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(9),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][9]~q\);

-- Location: LABCELL_X64_Y36_N27
\add_instance|data_mem1|ram_block[1][9]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[1][9]~21_combout\ = ( !\add_instance|mi|Mem_in\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(9),
	combout => \add_instance|data_mem1|ram_block[1][9]~21_combout\);

-- Location: FF_X64_Y36_N28
\add_instance|data_mem1|ram_block[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[1][9]~21_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][9]~q\);

-- Location: MLABCELL_X65_Y36_N45
\add_instance|mi|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~5_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[3][9]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[1][9]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[2][9]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010001100110011001111111111000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[0][9]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[2][9]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[3][9]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[1][9]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux26~5_combout\);

-- Location: LABCELL_X68_Y37_N24
\add_instance|mi|Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~9_combout\ = ( \add_instance|mi|Mux26~6_combout\ & ( \add_instance|mi|Mux26~5_combout\ & ( (!\add_instance|mi|Mem_addr\(3)) # ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux26~7_combout\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|mi|Mux26~8_combout\)))) ) ) ) # ( !\add_instance|mi|Mux26~6_combout\ & ( \add_instance|mi|Mux26~5_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2))) # (\add_instance|mi|Mem_addr\(3) & 
-- ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux26~7_combout\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux26~8_combout\))))) ) ) ) # ( \add_instance|mi|Mux26~6_combout\ & ( !\add_instance|mi|Mux26~5_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(2))) # (\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux26~7_combout\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux26~8_combout\))))) ) ) ) 
-- # ( !\add_instance|mi|Mux26~6_combout\ & ( !\add_instance|mi|Mux26~5_combout\ & ( (\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux26~7_combout\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|mi|Mux26~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux26~7_combout\,
	datad => \add_instance|mi|ALT_INV_Mux26~8_combout\,
	datae => \add_instance|mi|ALT_INV_Mux26~6_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux26~5_combout\,
	combout => \add_instance|mi|Mux26~9_combout\);

-- Location: LABCELL_X68_Y37_N6
\add_instance|mi|Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux26~10_combout\ = ( \add_instance|mi|Mux33~0_combout\ & ( \add_instance|mi|Mux26~9_combout\ & ( (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(9))))) # 
-- (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (((!\add_instance|mi|Mem_addr\(4))) # (\add_instance|mi|Mux26~4_combout\))) ) ) ) # ( !\add_instance|mi|Mux33~0_combout\ & ( \add_instance|mi|Mux26~9_combout\ & ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(9) 
-- ) ) ) # ( \add_instance|mi|Mux33~0_combout\ & ( !\add_instance|mi|Mux26~9_combout\ & ( (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(9))))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- (\add_instance|mi|Mux26~4_combout\ & ((\add_instance|mi|Mem_addr\(4))))) ) ) ) # ( !\add_instance|mi|Mux33~0_combout\ & ( !\add_instance|mi|Mux26~9_combout\ & ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110000010100110011001100110011001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux26~4_combout\,
	datab => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(9),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux26~9_combout\,
	combout => \add_instance|mi|Mux26~10_combout\);

-- Location: LABCELL_X68_Y37_N42
\add_instance|mi|WB_d3[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(9) = ( \add_instance|mi|Mux26~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(9)) ) ) # ( !\add_instance|mi|Mux26~10_combout\ & ( (\add_instance|mi|WB_d3\(9) & \add_instance|mi|Mux33~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_WB_d3\(9),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux26~10_combout\,
	combout => \add_instance|mi|WB_d3\(9));

-- Location: FF_X68_Y37_N44
\add_instance|p_mem_wb|D3_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(9),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(9));

-- Location: LABCELL_X73_Y39_N36
\add_instance|cls|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux6~0_combout\ = (\add_instance|p_mem_wb|D3_reg|Dout\(9) & !\add_instance|cls|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(9),
	datad => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux6~0_combout\);

-- Location: LABCELL_X73_Y40_N15
\add_instance|RF|registers[2][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][9]~combout\ = ( \add_instance|RF|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux6~0_combout\) ) ) # ( !\add_instance|RF|Decoder0~2_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|RF|registers[2][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100010001000001010000010100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|cls|ALT_INV_Mux6~0_combout\,
	datac => \add_instance|RF|ALT_INV_registers[2][9]~combout\,
	datae => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	combout => \add_instance|RF|registers[2][9]~combout\);

-- Location: MLABCELL_X72_Y40_N9
\add_instance|RF|registers[1][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][9]~combout\ = ( \add_instance|RF|registers[1][9]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux6~0_combout\))) ) ) # ( !\add_instance|RF|registers[1][9]~combout\ & 
-- ( (\add_instance|cls|Mux6~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux6~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][9]~combout\,
	combout => \add_instance|RF|registers[1][9]~combout\);

-- Location: MLABCELL_X72_Y40_N48
\add_instance|RR_EXE_pipe|D2_reg|Dout~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~19_combout\ = ( \add_instance|RF|registers[0][9]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[1][9]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[3][9]~combout\)) ) ) ) # ( !\add_instance|RF|registers[0][9]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[1][9]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[3][9]~combout\)) ) ) ) # ( \add_instance|RF|registers[0][9]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[2][9]~combout\) ) ) ) # ( !\add_instance|RF|registers[0][9]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|RF|registers[2][9]~combout\ & 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[2][9]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[3][9]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RF|ALT_INV_registers[1][9]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[0][9]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~19_combout\);

-- Location: LABCELL_X73_Y39_N39
\add_instance|RF|registers[6][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][9]~combout\ = ( \add_instance|RF|Decoder0~7_combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|cls|Mux6~0_combout\) ) ) # ( !\add_instance|RF|Decoder0~7_combout\ & ( (!\input_vector[1]~input_o\ & 
-- \add_instance|RF|registers[6][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[6][9]~combout\,
	datad => \add_instance|cls|ALT_INV_Mux6~0_combout\,
	dataf => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	combout => \add_instance|RF|registers[6][9]~combout\);

-- Location: LABCELL_X74_Y39_N6
\add_instance|RF|registers[4][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][9]~combout\ = ( \add_instance|RF|registers[4][9]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux6~0_combout\))) ) ) # ( !\add_instance|RF|registers[4][9]~combout\ & 
-- ( (\add_instance|RF|Decoder0~5_combout\ & (\add_instance|cls|Mux6~0_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datac => \add_instance|cls|ALT_INV_Mux6~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[4][9]~combout\,
	combout => \add_instance|RF|registers[4][9]~combout\);

-- Location: LABCELL_X74_Y39_N24
\add_instance|RF|registers[7][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][9]~combout\ = ( \add_instance|RF|registers[7][9]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux6~0_combout\))) ) ) # ( !\add_instance|RF|registers[7][9]~combout\ & 
-- ( (\add_instance|RF|Decoder0~4_combout\ & (\add_instance|cls|Mux6~0_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datac => \add_instance|cls|ALT_INV_Mux6~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[7][9]~combout\,
	combout => \add_instance|RF|registers[7][9]~combout\);

-- Location: LABCELL_X74_Y39_N42
\add_instance|RF|registers[5][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][9]~combout\ = ( \add_instance|RF|registers[5][9]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux6~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][9]~combout\ & 
-- ( (\add_instance|RF|Decoder0~6_combout\ & (\add_instance|cls|Mux6~0_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datac => \add_instance|cls|ALT_INV_Mux6~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[5][9]~combout\,
	combout => \add_instance|RF|registers[5][9]~combout\);

-- Location: LABCELL_X74_Y39_N54
\add_instance|RR_EXE_pipe|D2_reg|Dout~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~18_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[5][9]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[7][9]~combout\) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[5][9]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[4][9]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[6][9]~combout\)) ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[5][9]~combout\ & ( (\add_instance|RF|registers[7][9]~combout\ & \add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[5][9]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[4][9]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[6][9]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[6][9]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[4][9]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[7][9]~combout\,
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RF|ALT_INV_registers[5][9]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~18_combout\);

-- Location: LABCELL_X71_Y37_N24
\add_instance|RR_EXE_pipe|D2_reg|Dout~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~20_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(9) & ( \add_instance|y\(2) ) ) # ( \add_instance|p_mem_wb|D3_reg|Dout\(9) & ( !\add_instance|y\(2) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- (\add_instance|RR_EXE_pipe|D2_reg|Dout~19_combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D2_reg|Dout~18_combout\))) ) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(9) & ( !\add_instance|y\(2) & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~19_combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D2_reg|Dout~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datab => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~19_combout\,
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~18_combout\,
	datae => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(9),
	dataf => \add_instance|ALT_INV_y\(2),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~20_combout\);

-- Location: FF_X75_Y37_N2
\add_instance|RR_EXE_pipe|D2_reg|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~20_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(9));

-- Location: LABCELL_X75_Y37_N0
\add_instance|Prio_mux_2|output[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[9]~6_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(9) & ( \add_instance|p_mem_wb|D3_reg|Dout\(9) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(9) & ( \add_instance|p_mem_wb|D3_reg|Dout\(9) & ( 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((\add_instance|Prio_mux_2|Equal0~0_combout\ & !\add_instance|Addr_cmp_4|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (((\add_instance|Prio_mux_2|Equal0~0_combout\ & !\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(9) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(9) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100001101110100101111001000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(9),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(9),
	combout => \add_instance|Prio_mux_2|output[9]~6_combout\);

-- Location: LABCELL_X81_Y37_N30
\add_instance|pc_predictor|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux6~2_combout\ = ( \add_instance|main_alu|dest\(9) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(9))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[9]~6_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(9) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(9))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|Prio_mux_2|output[9]~6_combout\ & \add_instance|pc_predictor|Mux2~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000011010101010000001101010101111100110101010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(9),
	datab => \add_instance|Prio_mux_2|ALT_INV_output[9]~6_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(9),
	combout => \add_instance|pc_predictor|Mux6~2_combout\);

-- Location: LABCELL_X77_Y36_N30
\add_instance|main_alu_1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~41_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux5~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(10)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~38\ ))
-- \add_instance|main_alu_1|Add0~42\ = CARRY(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux5~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(10)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(10),
	cin => \add_instance|main_alu_1|Add0~38\,
	sumout => \add_instance|main_alu_1|Add0~41_sumout\,
	cout => \add_instance|main_alu_1|Add0~42\);

-- Location: FF_X77_Y36_N31
\add_instance|IF_ID_pipe|pc_2_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~41_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(10));

-- Location: FF_X78_Y36_N41
\add_instance|ID_RR_pipe|pc_2_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(10),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(10));

-- Location: FF_X78_Y38_N17
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(10),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(10));

-- Location: LABCELL_X70_Y38_N36
\add_instance|EXE_MEM_pipe|D3_reg|Dout[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[10]~feeder_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(10),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[10]~feeder_combout\);

-- Location: LABCELL_X74_Y36_N0
\add_instance|Alu_Oprd_sel1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux21~0_combout\ = (\add_instance|Prio_mux_2|output[10]~5_combout\ & \add_instance|Alu_Oprd_sel1|Mux25~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Prio_mux_2|ALT_INV_output[10]~5_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux21~0_combout\);

-- Location: LABCELL_X74_Y40_N39
\add_instance|RF|registers[3][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][10]~combout\ = ( \add_instance|cls|Mux5~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|Decoder0~3_combout\) # (\add_instance|RF|registers[3][10]~combout\))) ) ) # ( !\add_instance|cls|Mux5~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (\add_instance|RF|registers[3][10]~combout\ & !\add_instance|RF|Decoder0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[3][10]~combout\,
	datad => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	dataf => \add_instance|cls|ALT_INV_Mux5~0_combout\,
	combout => \add_instance|RF|registers[3][10]~combout\);

-- Location: LABCELL_X74_Y40_N36
\add_instance|RF|registers[0][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][10]~combout\ = (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~0_combout\ & ((\add_instance|RF|registers[0][10]~combout\))) # (\add_instance|RF|Decoder0~0_combout\ & (\add_instance|cls|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000000100110001000000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux5~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][10]~combout\,
	combout => \add_instance|RF|registers[0][10]~combout\);

-- Location: LABCELL_X74_Y40_N54
\add_instance|RR_EXE_pipe|D1_reg|Dout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~5_combout\ = ( \add_instance|RF|registers[0][10]~combout\ & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)) # ((\add_instance|RF|registers[3][10]~combout\)))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(10))))) ) ) # ( !\add_instance|RF|registers[0][10]~combout\ & ( (!\add_instance|x\(2) & (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & (\add_instance|RF|registers[3][10]~combout\))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datab => \add_instance|ALT_INV_x\(2),
	datac => \add_instance|RF|ALT_INV_registers[3][10]~combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|RF|ALT_INV_registers[0][10]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~5_combout\);

-- Location: FF_X74_Y40_N56
\add_instance|RR_EXE_pipe|D1_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~5_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(10));

-- Location: LABCELL_X75_Y37_N36
\add_instance|Prio_mux_1|output[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[10]~5_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(10) & ( (((\add_instance|Prio_mux_1|Equal0~1_combout\ & !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))) # (\add_instance|RR_EXE_pipe|D1_reg|Dout\(10))) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(10) & ( (!\add_instance|Prio_mux_1|Equal0~0_combout\ & (\add_instance|RR_EXE_pipe|D1_reg|Dout\(10) & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # 
-- (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000001011000001001111111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(10),
	combout => \add_instance|Prio_mux_1|output[10]~5_combout\);

-- Location: LABCELL_X75_Y35_N15
\add_instance|Alu_Oprd_sel1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux5~0_combout\ = ( \add_instance|Prio_mux_2|output[10]~5_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|Prio_mux_1|output[10]~5_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(10))))) ) ) # ( !\add_instance|Prio_mux_2|output[10]~5_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (\add_instance|Prio_mux_1|output[10]~5_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & \add_instance|RR_EXE_pipe|pc_reg|Dout\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010011010100000101001101011100010111110101110001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_output[10]~5_combout\,
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[10]~5_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux5~0_combout\);

-- Location: LABCELL_X75_Y35_N18
\add_instance|main_alu|adl_temp[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(10) = ( \add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ $ (((\add_instance|Alu_Oprd_sel1|Mux6~0_combout\) # 
-- (\add_instance|main_alu|carryL~3_combout\)))) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ $ (((\add_instance|main_alu|carryL~3_combout\ & 
-- \add_instance|Alu_Oprd_sel1|Mux6~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011010011001100101100110011010010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux22~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\,
	datac => \add_instance|main_alu|ALT_INV_carryL~3_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(10));

-- Location: LABCELL_X74_Y34_N30
\add_instance|main_alu|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~41_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux5~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[10]~5_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|main_alu|Add0~38\ ))
-- \add_instance|main_alu|Add0~42\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux5~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[10]~5_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|main_alu|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[10]~5_combout\,
	cin => \add_instance|main_alu|Add0~38\,
	sumout => \add_instance|main_alu|Add0~41_sumout\,
	cout => \add_instance|main_alu|Add0~42\);

-- Location: LABCELL_X79_Y39_N6
\add_instance|main_alu|dest[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[10]~10_combout\ = ( \add_instance|main_alu|adl_temp\(10) & ( \add_instance|main_alu|Add0~41_sumout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|adl_temp\(10) & ( 
-- \add_instance|main_alu|Add0~41_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( \add_instance|main_alu|adl_temp\(10) & ( 
-- !\add_instance|main_alu|Add0~41_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(10) & ( 
-- !\add_instance|main_alu|Add0~41_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011000000100111011101000110101110111000101011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(10),
	dataf => \add_instance|main_alu|ALT_INV_Add0~41_sumout\,
	combout => \add_instance|main_alu|dest[10]~10_combout\);

-- Location: LABCELL_X79_Y39_N24
\add_instance|main_alu|dest[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(10) = ( \add_instance|main_alu|dest\(10) & ( (!\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest[10]~10_combout\) ) ) # ( !\add_instance|main_alu|dest\(10) & ( 
-- (\add_instance|main_alu|dest[10]~10_combout\ & \add_instance|alu_oper_sel1|alu_en~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|main_alu|ALT_INV_dest[10]~10_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(10),
	combout => \add_instance|main_alu|dest\(10));

-- Location: FF_X70_Y38_N37
\add_instance|EXE_MEM_pipe|D3_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[10]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(10),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(10));

-- Location: FF_X64_Y37_N26
\add_instance|EXE_MEM_pipe|D1_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(10),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(10));

-- Location: LABCELL_X64_Y37_N24
\add_instance|mi|Mem_in[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(10) = ( \add_instance|mi|Mem_in\(10) & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|EXE_MEM_pipe|D1_reg|Dout\(10)) ) ) # ( !\add_instance|mi|Mem_in\(10) & ( (\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|EXE_MEM_pipe|D1_reg|Dout\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|mi|Mem_in\(10));

-- Location: FF_X64_Y37_N23
\add_instance|data_mem1|ram_block[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][10]~q\);

-- Location: FF_X64_Y39_N46
\add_instance|data_mem1|ram_block[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][10]~q\);

-- Location: FF_X63_Y39_N7
\add_instance|data_mem1|ram_block[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][10]~q\);

-- Location: LABCELL_X64_Y39_N57
\add_instance|data_mem1|ram_block[24][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[24][10]~feeder_combout\ = ( \add_instance|mi|Mem_in\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[24][10]~feeder_combout\);

-- Location: FF_X64_Y39_N58
\add_instance|data_mem1|ram_block[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[24][10]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][10]~q\);

-- Location: LABCELL_X64_Y37_N18
\add_instance|mi|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~0_combout\ = ( \add_instance|data_mem1|ram_block[16][10]~q\ & ( \add_instance|data_mem1|ram_block[24][10]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[20][10]~q\))) 
-- # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[28][10]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[16][10]~q\ & ( \add_instance|data_mem1|ram_block[24][10]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & 
-- (((\add_instance|data_mem1|ram_block[20][10]~q\ & \add_instance|mi|Mem_addr\(2))))) # (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2))) # (\add_instance|data_mem1|ram_block[28][10]~q\))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[16][10]~q\ & ( !\add_instance|data_mem1|ram_block[24][10]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[20][10]~q\)))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[28][10]~q\ & ((\add_instance|mi|Mem_addr\(2))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[16][10]~q\ & ( !\add_instance|data_mem1|ram_block[24][10]~q\ & ( (\add_instance|mi|Mem_addr\(2) & 
-- ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[20][10]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[28][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[28][10]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[20][10]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[16][10]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[24][10]~q\,
	combout => \add_instance|mi|Mux27~0_combout\);

-- Location: FF_X64_Y38_N20
\add_instance|data_mem1|ram_block[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][10]~q\);

-- Location: LABCELL_X64_Y38_N12
\add_instance|data_mem1|ram_block[17][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[17][10]~feeder_combout\ = ( \add_instance|mi|Mem_in\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[17][10]~feeder_combout\);

-- Location: FF_X64_Y38_N14
\add_instance|data_mem1|ram_block[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[17][10]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][10]~q\);

-- Location: FF_X63_Y38_N55
\add_instance|data_mem1|ram_block[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][10]~q\);

-- Location: FF_X64_Y38_N50
\add_instance|data_mem1|ram_block[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][10]~q\);

-- Location: LABCELL_X64_Y38_N51
\add_instance|mi|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~1_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[29][10]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[21][10]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[25][10]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[25][10]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[17][10]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[21][10]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[29][10]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(2),
	combout => \add_instance|mi|Mux27~1_combout\);

-- Location: FF_X68_Y37_N53
\add_instance|data_mem1|ram_block[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][10]~q\);

-- Location: LABCELL_X67_Y40_N27
\add_instance|data_mem1|ram_block[27][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[27][10]~feeder_combout\ = \add_instance|mi|Mem_in\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[27][10]~feeder_combout\);

-- Location: FF_X67_Y40_N29
\add_instance|data_mem1|ram_block[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[27][10]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][10]~q\);

-- Location: FF_X63_Y37_N44
\add_instance|data_mem1|ram_block[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][10]~q\);

-- Location: LABCELL_X70_Y35_N39
\add_instance|data_mem1|ram_block[23][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[23][10]~feeder_combout\ = ( \add_instance|mi|Mem_in\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[23][10]~feeder_combout\);

-- Location: FF_X70_Y35_N40
\add_instance|data_mem1|ram_block[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[23][10]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][10]~q\);

-- Location: LABCELL_X63_Y37_N42
\add_instance|mi|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~3_combout\ = ( \add_instance|data_mem1|ram_block[31][10]~q\ & ( \add_instance|data_mem1|ram_block[23][10]~q\ & ( ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[19][10]~q\)) # (\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|data_mem1|ram_block[27][10]~q\)))) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|data_mem1|ram_block[31][10]~q\ & ( \add_instance|data_mem1|ram_block[23][10]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & 
-- (((\add_instance|mi|Mem_addr\(2))) # (\add_instance|data_mem1|ram_block[19][10]~q\))) # (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[27][10]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[31][10]~q\ & ( !\add_instance|data_mem1|ram_block[23][10]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[19][10]~q\ & (!\add_instance|mi|Mem_addr\(2)))) # (\add_instance|mi|Mem_addr\(3) & 
-- (((\add_instance|data_mem1|ram_block[27][10]~q\) # (\add_instance|mi|Mem_addr\(2))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[31][10]~q\ & ( !\add_instance|data_mem1|ram_block[23][10]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[19][10]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[27][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[19][10]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[27][10]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[31][10]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[23][10]~q\,
	combout => \add_instance|mi|Mux27~3_combout\);

-- Location: FF_X65_Y39_N29
\add_instance|data_mem1|ram_block[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][10]~q\);

-- Location: FF_X65_Y39_N44
\add_instance|data_mem1|ram_block[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][10]~q\);

-- Location: MLABCELL_X65_Y39_N51
\add_instance|data_mem1|ram_block[22][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][10]~feeder_combout\ = ( \add_instance|mi|Mem_in\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[22][10]~feeder_combout\);

-- Location: FF_X65_Y39_N53
\add_instance|data_mem1|ram_block[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][10]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][10]~q\);

-- Location: LABCELL_X68_Y40_N42
\add_instance|data_mem1|ram_block[26][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][10]~feeder_combout\ = ( \add_instance|mi|Mem_in\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[26][10]~feeder_combout\);

-- Location: FF_X68_Y40_N43
\add_instance|data_mem1|ram_block[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][10]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][10]~q\);

-- Location: MLABCELL_X65_Y39_N45
\add_instance|mi|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~2_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[26][10]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[30][10]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[26][10]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[18][10]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[22][10]~q\))) ) ) ) # ( \add_instance|mi|Mem_addr\(3) 
-- & ( !\add_instance|data_mem1|ram_block[26][10]~q\ & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[30][10]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[26][10]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[18][10]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[22][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[18][10]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[30][10]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[22][10]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[26][10]~q\,
	combout => \add_instance|mi|Mux27~2_combout\);

-- Location: LABCELL_X64_Y37_N36
\add_instance|mi|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~4_combout\ = ( \add_instance|mi|Mux27~3_combout\ & ( \add_instance|mi|Mux27~2_combout\ & ( ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux27~0_combout\)) # (\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|mi|Mux27~1_combout\)))) # (\add_instance|mi|Mem_addr\(1)) ) ) ) # ( !\add_instance|mi|Mux27~3_combout\ & ( \add_instance|mi|Mux27~2_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mux27~0_combout\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux27~1_combout\))))) # (\add_instance|mi|Mem_addr\(1) & (((!\add_instance|mi|Mem_addr\(0))))) ) ) ) # ( \add_instance|mi|Mux27~3_combout\ & ( 
-- !\add_instance|mi|Mux27~2_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux27~0_combout\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux27~1_combout\))))) # (\add_instance|mi|Mem_addr\(1) & 
-- (((\add_instance|mi|Mem_addr\(0))))) ) ) ) # ( !\add_instance|mi|Mux27~3_combout\ & ( !\add_instance|mi|Mux27~2_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux27~0_combout\)) # 
-- (\add_instance|mi|Mem_addr\(0) & ((\add_instance|mi|Mux27~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux27~0_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mux27~1_combout\,
	datae => \add_instance|mi|ALT_INV_Mux27~3_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux27~2_combout\,
	combout => \add_instance|mi|Mux27~4_combout\);

-- Location: LABCELL_X64_Y36_N18
\add_instance|data_mem1|ram_block[0][10]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][10]~22_combout\ = ( !\add_instance|mi|Mem_in\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[0][10]~22_combout\);

-- Location: FF_X64_Y36_N20
\add_instance|data_mem1|ram_block[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][10]~22_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][10]~q\);

-- Location: FF_X64_Y36_N44
\add_instance|data_mem1|ram_block[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][10]~q\);

-- Location: LABCELL_X64_Y36_N54
\add_instance|data_mem1|ram_block[1][10]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[1][10]~23_combout\ = !\add_instance|mi|Mem_in\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[1][10]~23_combout\);

-- Location: FF_X64_Y36_N14
\add_instance|data_mem1|ram_block[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|data_mem1|ram_block[1][10]~23_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][10]~q\);

-- Location: LABCELL_X66_Y37_N3
\add_instance|data_mem1|ram_block[2][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[2][10]~feeder_combout\ = ( \add_instance|mi|Mem_in\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[2][10]~feeder_combout\);

-- Location: FF_X66_Y37_N4
\add_instance|data_mem1|ram_block[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[2][10]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][10]~q\);

-- Location: LABCELL_X64_Y36_N45
\add_instance|mi|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~5_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[2][10]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|data_mem1|ram_block[1][10]~q\))) # (\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|data_mem1|ram_block[3][10]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[2][10]~q\ & ( (!\add_instance|data_mem1|ram_block[0][10]~q\) # (\add_instance|mi|Mem_addr\(1)) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(0) & ( !\add_instance|data_mem1|ram_block[2][10]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|data_mem1|ram_block[1][10]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[3][10]~q\)) ) ) ) 
-- # ( !\add_instance|mi|Mem_addr\(0) & ( !\add_instance|data_mem1|ram_block[2][10]~q\ & ( (!\add_instance|data_mem1|ram_block[0][10]~q\ & !\add_instance|mi|Mem_addr\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111100000011001110101010111111111111000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[0][10]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[3][10]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[1][10]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[2][10]~q\,
	combout => \add_instance|mi|Mux27~5_combout\);

-- Location: FF_X70_Y37_N52
\add_instance|data_mem1|ram_block[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][10]~q\);

-- Location: FF_X70_Y37_N59
\add_instance|data_mem1|ram_block[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][10]~q\);

-- Location: FF_X64_Y37_N8
\add_instance|data_mem1|ram_block[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][10]~q\);

-- Location: FF_X67_Y34_N46
\add_instance|data_mem1|ram_block[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][10]~q\);

-- Location: LABCELL_X64_Y37_N6
\add_instance|mi|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~7_combout\ = ( \add_instance|data_mem1|ram_block[11][10]~q\ & ( \add_instance|data_mem1|ram_block[8][10]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1)) # ((\add_instance|data_mem1|ram_block[10][10]~q\)))) 
-- # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|data_mem1|ram_block[9][10]~q\)) # (\add_instance|mi|Mem_addr\(1)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[11][10]~q\ & ( \add_instance|data_mem1|ram_block[8][10]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1)) # ((\add_instance|data_mem1|ram_block[10][10]~q\)))) # (\add_instance|mi|Mem_addr\(0) & (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][10]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[11][10]~q\ & ( !\add_instance|data_mem1|ram_block[8][10]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[10][10]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (((\add_instance|data_mem1|ram_block[9][10]~q\)) # (\add_instance|mi|Mem_addr\(1)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[11][10]~q\ & ( !\add_instance|data_mem1|ram_block[8][10]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[10][10]~q\))) # (\add_instance|mi|Mem_addr\(0) & (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[10][10]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[9][10]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[11][10]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[8][10]~q\,
	combout => \add_instance|mi|Mux27~7_combout\);

-- Location: FF_X64_Y35_N5
\add_instance|data_mem1|ram_block[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][10]~q\);

-- Location: FF_X64_Y35_N41
\add_instance|data_mem1|ram_block[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][10]~q\);

-- Location: FF_X64_Y35_N53
\add_instance|data_mem1|ram_block[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][10]~q\);

-- Location: FF_X67_Y35_N2
\add_instance|data_mem1|ram_block[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][10]~q\);

-- Location: LABCELL_X64_Y35_N54
\add_instance|mi|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][10]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[5][10]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][10]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[6][10]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[4][10]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[5][10]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[7][10]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux27~6_combout\);

-- Location: FF_X67_Y35_N26
\add_instance|data_mem1|ram_block[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][10]~q\);

-- Location: FF_X68_Y35_N5
\add_instance|data_mem1|ram_block[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][10]~q\);

-- Location: FF_X67_Y35_N56
\add_instance|data_mem1|ram_block[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(10),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][10]~q\);

-- Location: LABCELL_X68_Y35_N30
\add_instance|data_mem1|ram_block[13][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][10]~feeder_combout\ = ( \add_instance|mi|Mem_in\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(10),
	combout => \add_instance|data_mem1|ram_block[13][10]~feeder_combout\);

-- Location: FF_X68_Y35_N31
\add_instance|data_mem1|ram_block[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][10]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][10]~q\);

-- Location: LABCELL_X67_Y35_N27
\add_instance|mi|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~8_combout\ = ( \add_instance|data_mem1|ram_block[13][10]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][10]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[15][10]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[13][10]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][10]~q\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][10]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[13][10]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (\add_instance|data_mem1|ram_block[12][10]~q\) # (\add_instance|mi|Mem_addr\(0)) 
-- ) ) ) # ( !\add_instance|data_mem1|ram_block[13][10]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & \add_instance|data_mem1|ram_block[12][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[15][10]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[14][10]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[12][10]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[13][10]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux27~8_combout\);

-- Location: LABCELL_X64_Y37_N12
\add_instance|mi|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~9_combout\ = ( \add_instance|mi|Mux27~6_combout\ & ( \add_instance|mi|Mux27~8_combout\ & ( ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux27~5_combout\)) # (\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux27~7_combout\)))) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mux27~6_combout\ & ( \add_instance|mi|Mux27~8_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|mi|Mux27~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mux27~7_combout\)) # (\add_instance|mi|Mem_addr\(2)))) ) ) ) # ( \add_instance|mi|Mux27~6_combout\ & ( !\add_instance|mi|Mux27~8_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mux27~5_combout\)) # (\add_instance|mi|Mem_addr\(2)))) # (\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux27~7_combout\)))) ) ) ) # ( 
-- !\add_instance|mi|Mux27~6_combout\ & ( !\add_instance|mi|Mux27~8_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux27~5_combout\)) # (\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux27~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux27~5_combout\,
	datad => \add_instance|mi|ALT_INV_Mux27~7_combout\,
	datae => \add_instance|mi|ALT_INV_Mux27~6_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux27~8_combout\,
	combout => \add_instance|mi|Mux27~9_combout\);

-- Location: LABCELL_X64_Y37_N30
\add_instance|mi|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux27~10_combout\ = ( \add_instance|mi|Mux27~4_combout\ & ( \add_instance|mi|Mux27~9_combout\ & ( ((\add_instance|mi|Mux33~0_combout\ & \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13))) # (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(10)) ) ) ) 
-- # ( !\add_instance|mi|Mux27~4_combout\ & ( \add_instance|mi|Mux27~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(10))))) # (\add_instance|mi|Mux33~0_combout\ & 
-- ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(10)))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (!\add_instance|mi|Mem_addr\(4))))) ) ) ) # ( \add_instance|mi|Mux27~4_combout\ & ( 
-- !\add_instance|mi|Mux27~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(10))))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(10)))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|mi|Mem_addr\(4))))) ) ) ) # ( !\add_instance|mi|Mux27~4_combout\ & ( !\add_instance|mi|Mux27~9_combout\ & ( 
-- (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(10) & ((!\add_instance|mi|Mux33~0_combout\) # (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000011111110100000010111111100000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datab => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(10),
	datae => \add_instance|mi|ALT_INV_Mux27~4_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux27~9_combout\,
	combout => \add_instance|mi|Mux27~10_combout\);

-- Location: LABCELL_X64_Y37_N27
\add_instance|mi|WB_d3[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(10) = ( \add_instance|mi|Mux27~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(10)) ) ) # ( !\add_instance|mi|Mux27~10_combout\ & ( (\add_instance|mi|Mux33~1_combout\ & \add_instance|mi|WB_d3\(10)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_WB_d3\(10),
	dataf => \add_instance|mi|ALT_INV_Mux27~10_combout\,
	combout => \add_instance|mi|WB_d3\(10));

-- Location: FF_X64_Y37_N29
\add_instance|p_mem_wb|D3_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(10),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(10));

-- Location: LABCELL_X74_Y40_N48
\add_instance|cls|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux5~0_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(10) & ( !\add_instance|cls|Mux15~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(10),
	combout => \add_instance|cls|Mux5~0_combout\);

-- Location: LABCELL_X74_Y40_N27
\add_instance|RF|registers[4][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][10]~combout\ = ( \add_instance|RF|registers[4][10]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux5~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[4][10]~combout\ & ( (\add_instance|cls|Mux5~0_combout\ & (\add_instance|RF|Decoder0~5_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|cls|ALT_INV_Mux5~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[4][10]~combout\,
	combout => \add_instance|RF|registers[4][10]~combout\);

-- Location: LABCELL_X74_Y40_N12
\add_instance|RF|registers[5][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][10]~combout\ = ( \add_instance|RF|registers[5][10]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux5~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[5][10]~combout\ & ( (\add_instance|cls|Mux5~0_combout\ & (\add_instance|RF|Decoder0~6_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|cls|ALT_INV_Mux5~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[5][10]~combout\,
	combout => \add_instance|RF|registers[5][10]~combout\);

-- Location: LABCELL_X74_Y40_N24
\add_instance|RF|registers[6][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][10]~combout\ = ( \add_instance|RF|registers[6][10]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux5~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[6][10]~combout\ & ( (\add_instance|RF|Decoder0~7_combout\ & (\add_instance|cls|Mux5~0_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000010111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datab => \add_instance|cls|ALT_INV_Mux5~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[6][10]~combout\,
	combout => \add_instance|RF|registers[6][10]~combout\);

-- Location: LABCELL_X74_Y40_N15
\add_instance|RF|registers[7][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][10]~combout\ = ( \add_instance|RF|registers[7][10]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux5~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[7][10]~combout\ & ( (\add_instance|cls|Mux5~0_combout\ & (\add_instance|RF|Decoder0~4_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|cls|ALT_INV_Mux5~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[7][10]~combout\,
	combout => \add_instance|RF|registers[7][10]~combout\);

-- Location: LABCELL_X74_Y40_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~15_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[7][10]~combout\ ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[6][10]~combout\ ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[5][10]~combout\ ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[4][10]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[4][10]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[5][10]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[6][10]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[7][10]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~15_combout\);

-- Location: LABCELL_X74_Y40_N6
\add_instance|RF|registers[2][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][10]~combout\ = ( \add_instance|RF|registers[2][10]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux5~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[2][10]~combout\ & ( (\add_instance|cls|Mux5~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux5~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][10]~combout\,
	combout => \add_instance|RF|registers[2][10]~combout\);

-- Location: LABCELL_X74_Y40_N9
\add_instance|RF|registers[1][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][10]~combout\ = ( \add_instance|RF|registers[1][10]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux5~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[1][10]~combout\ & ( (\add_instance|cls|Mux5~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux5~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][10]~combout\,
	combout => \add_instance|RF|registers[1][10]~combout\);

-- Location: LABCELL_X74_Y40_N42
\add_instance|RR_EXE_pipe|D2_reg|Dout~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~16_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[3][10]~combout\ ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[2][10]~combout\ ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[1][10]~combout\ ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[0][10]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][10]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[2][10]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[1][10]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[3][10]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~16_combout\);

-- Location: LABCELL_X74_Y38_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~17_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(10) & ( ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D2_reg|Dout~16_combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- (\add_instance|RR_EXE_pipe|D2_reg|Dout~15_combout\))) # (\add_instance|y\(2)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(10) & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- ((\add_instance|RR_EXE_pipe|D2_reg|Dout~16_combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010000000000011101111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~15_combout\,
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datac => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~16_combout\,
	datad => \add_instance|ALT_INV_y\(2),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(10),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~17_combout\);

-- Location: FF_X75_Y37_N5
\add_instance|RR_EXE_pipe|D2_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~17_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(10));

-- Location: LABCELL_X75_Y37_N3
\add_instance|Prio_mux_2|output[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[10]~5_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(10) & ( \add_instance|p_mem_wb|D3_reg|Dout\(10) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(10) & ( \add_instance|p_mem_wb|D3_reg|Dout\(10) & ( 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(10) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(10) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100100010111100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(10),
	combout => \add_instance|Prio_mux_2|output[10]~5_combout\);

-- Location: LABCELL_X79_Y39_N48
\add_instance|pc_predictor|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux5~2_combout\ = ( \add_instance|main_alu|dest\(10) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(10))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[10]~5_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(10) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(10))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|pc_predictor|Mux2~8_combout\ & \add_instance|Prio_mux_2|output[10]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000111010001000100011101110100011101110111010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(10),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[10]~5_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(10),
	combout => \add_instance|pc_predictor|Mux5~2_combout\);

-- Location: LABCELL_X79_Y39_N3
\add_instance|LUT_FLUSH|BA[6][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][10]~combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][10]~combout\) # (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & \add_instance|LUT_FLUSH|BA[6][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][10]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][10]~combout\);

-- Location: MLABCELL_X82_Y39_N36
\add_instance|LUT_FLUSH|BA[5][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][10]~combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][10]~combout\) # (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & \add_instance|LUT_FLUSH|BA[5][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][10]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][10]~combout\);

-- Location: LABCELL_X79_Y39_N27
\add_instance|LUT_FLUSH|BA[4][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][10]~combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][10]~combout\) # (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & \add_instance|LUT_FLUSH|BA[4][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][10]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][10]~combout\);

-- Location: LABCELL_X79_Y39_N42
\add_instance|LUT_FLUSH|BA[3][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][10]~combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][10]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][10]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[3][10]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][10]~combout\);

-- Location: LABCELL_X79_Y39_N21
\add_instance|LUT_FLUSH|BA[2][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][10]~combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) # (\add_instance|LUT_FLUSH|BA[2][10]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[2][10]~combout\ & !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][10]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][10]~combout\);

-- Location: LABCELL_X79_Y39_N51
\add_instance|LUT_FLUSH|BA[0][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][10]~combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][10]~combout\) # (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[0][0]~62_combout\ & \add_instance|LUT_FLUSH|BA[0][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][10]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][10]~combout\);

-- Location: LABCELL_X79_Y39_N33
\add_instance|LUT_FLUSH|BA[1][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][10]~combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][10]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][10]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[1][10]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][10]~combout\);

-- Location: MLABCELL_X82_Y39_N42
\add_instance|PC|Dout~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~46_combout\ = ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[3][10]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[0][10]~combout\ ) ) ) # ( \add_instance|PC|Dout[3]~0_combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][10]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][10]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[3][10]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[2][10]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][10]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][10]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~46_combout\);

-- Location: MLABCELL_X82_Y39_N30
\add_instance|PC|Dout~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~47_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~46_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][10]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~46_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][10]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][10]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~46_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][10]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~46_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][10]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][10]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[6][10]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[5][10]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][10]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~46_combout\,
	combout => \add_instance|PC|Dout~47_combout\);

-- Location: LABCELL_X77_Y37_N12
\add_instance|LUT_FLUSH|BA[7][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][10]~combout\ = ( \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux5~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[7][10]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( \add_instance|LUT_FLUSH|BA[7][10]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][10]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][10]~combout\);

-- Location: MLABCELL_X82_Y39_N39
\add_instance|PC|Dout~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~48_combout\ = ( \add_instance|main_alu_1|Add0~41_sumout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\) # ((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & (\add_instance|PC|Dout~47_combout\)) # 
-- (\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & ((\add_instance|LUT_FLUSH|BA[7][10]~combout\)))) ) ) # ( !\add_instance|main_alu_1|Add0~41_sumout\ & ( (\add_instance|LUT_FLUSH|match~5_combout\ & ((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & 
-- (\add_instance|PC|Dout~47_combout\)) # (\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & ((\add_instance|LUT_FLUSH|BA[7][10]~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datac => \add_instance|PC|ALT_INV_Dout~47_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][10]~combout\,
	dataf => \add_instance|main_alu_1|ALT_INV_Add0~41_sumout\,
	combout => \add_instance|PC|Dout~48_combout\);

-- Location: FF_X82_Y39_N41
\add_instance|PC|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~48_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(10));

-- Location: MLABCELL_X78_Y35_N6
\add_instance|pc_IF[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[10]~10_combout\ = ( \add_instance|pc_predictor|Mux5~2_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\) # (\add_instance|PC|Dout\(10)) ) ) # ( !\add_instance|pc_predictor|Mux5~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|Equal0~17_combout\ & \add_instance|PC|Dout\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(10),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	combout => \add_instance|pc_IF[10]~10_combout\);

-- Location: FF_X78_Y35_N7
\add_instance|IF_ID_pipe|pc_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[10]~10_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(10));

-- Location: FF_X78_Y35_N10
\add_instance|ID_RR_pipe|pc_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(10),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(10));

-- Location: FF_X78_Y38_N59
\add_instance|RR_EXE_pipe|pc_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(10),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(10));

-- Location: FF_X79_Y39_N20
\add_instance|EXE_MEM_pipe|pc_reg|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(10),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10));

-- Location: LABCELL_X80_Y39_N24
\add_instance|LUT_FLUSH|CA[5][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[5][10]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( (\add_instance|LUT_FLUSH|CA[5][10]~combout\) # (\add_instance|LUT_FLUSH|v[5]~2_combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( 
-- (!\add_instance|LUT_FLUSH|v[5]~2_combout\ & \add_instance|LUT_FLUSH|CA[5][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_v[5]~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][10]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|CA[5][10]~combout\);

-- Location: LABCELL_X81_Y40_N36
\add_instance|LUT_FLUSH|BA[5][0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~22_combout\ = ( \add_instance|LUT_FLUSH|CA[5][8]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) $ (\add_instance|LUT_FLUSH|CA[5][9]~combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[5][8]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) $ (\add_instance|LUT_FLUSH|CA[5][9]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100000000100110010000000000000000100110010000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[5][9]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][8]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~22_combout\);

-- Location: MLABCELL_X84_Y40_N57
\add_instance|LUT_FLUSH|BA[5][0]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~23_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (\add_instance|LUT_FLUSH|CA[5][5]~combout\ & (!\add_instance|LUT_FLUSH|CA[5][6]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (!\add_instance|LUT_FLUSH|CA[5][5]~combout\ & (!\add_instance|LUT_FLUSH|CA[5][6]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[5][5]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][6]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|BA[5][0]~23_combout\);

-- Location: MLABCELL_X84_Y40_N51
\add_instance|LUT_FLUSH|BA[5][0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~24_combout\ = ( \add_instance|LUT_FLUSH|CA[5][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(5) & (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) $ 
-- (\add_instance|LUT_FLUSH|CA[5][1]~combout\)))) ) ) # ( !\add_instance|LUT_FLUSH|CA[5][0]~combout\ & ( (\add_instance|LUT_FLUSH|v\(5) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) $ 
-- (\add_instance|LUT_FLUSH|CA[5][1]~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000001000000001000000000010000000010000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][1]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][0]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~24_combout\);

-- Location: MLABCELL_X84_Y40_N33
\add_instance|LUT_FLUSH|BA[5][0]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~25_combout\ = ( \add_instance|LUT_FLUSH|CA[5][3]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & (!\add_instance|LUT_FLUSH|CA[5][2]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2)))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[5][3]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & (!\add_instance|LUT_FLUSH|CA[5][2]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[5][2]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][3]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~25_combout\);

-- Location: MLABCELL_X84_Y40_N30
\add_instance|LUT_FLUSH|BA[5][0]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~26_combout\ = ( \add_instance|LUT_FLUSH|BA[5][0]~25_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~24_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) $ (\add_instance|LUT_FLUSH|CA[5][4]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~24_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][4]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~25_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~26_combout\);

-- Location: MLABCELL_X84_Y40_N18
\add_instance|LUT_FLUSH|BA[5][0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~27_combout\ = ( \add_instance|LUT_FLUSH|BA[5][0]~23_combout\ & ( \add_instance|LUT_FLUSH|BA[5][0]~26_combout\ & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) $ (\add_instance|LUT_FLUSH|CA[5][7]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][7]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~23_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~26_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~27_combout\);

-- Location: MLABCELL_X84_Y40_N54
\add_instance|LUT_FLUSH|BA[5][0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~28_combout\ = ( \add_instance|LUT_FLUSH|BA[5][0]~27_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~22_combout\ & (!\add_instance|LUT_FLUSH|CA[5][10]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[5][10]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~22_combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~27_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~28_combout\);

-- Location: LABCELL_X83_Y36_N12
\add_instance|LUT_FLUSH|BA[5][0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~29_combout\ = ( \add_instance|LUT_FLUSH|CA[5][13]~combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~21_combout\ & (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & \add_instance|LUT_FLUSH|BA[5][0]~28_combout\)) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[5][13]~combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~21_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & \add_instance|LUT_FLUSH|BA[5][0]~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~21_combout\,
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~28_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][13]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~29_combout\);

-- Location: LABCELL_X83_Y39_N39
\add_instance|LUT_FLUSH|BA[5][0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~20_combout\ = ( \add_instance|LUT_FLUSH|CA[5][15]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) $ (\add_instance|LUT_FLUSH|CA[5][14]~combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[5][15]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) $ (\add_instance|LUT_FLUSH|CA[5][14]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[5][14]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[5][15]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~20_combout\);

-- Location: LABCELL_X83_Y39_N21
\add_instance|LUT_FLUSH|BA[5][0]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~30_combout\ = ( \add_instance|LUT_FLUSH|BA[5][0]~20_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (((\add_instance|LUT_FLUSH|process_0~1_combout\ & !\add_instance|LUT_FLUSH|v\(5))) # 
-- (\add_instance|LUT_FLUSH|BA[5][0]~29_combout\))) ) ) # ( !\add_instance|LUT_FLUSH|BA[5][0]~20_combout\ & ( (\add_instance|LUT_FLUSH|process_0~1_combout\ & (!\add_instance|LUT_FLUSH|v\(5) & !\add_instance|LUT_FLUSH|Equal0~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001001111000000000100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_process_0~1_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~29_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~20_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~30_combout\);

-- Location: LABCELL_X81_Y35_N12
\add_instance|LUT_FLUSH|BA[5][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][11]~combout\ = ( \add_instance|pc_predictor|Mux4~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) # (\add_instance|LUT_FLUSH|BA[5][11]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux4~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[5][11]~combout\ & !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[5][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][11]~combout\);

-- Location: LABCELL_X81_Y35_N27
\add_instance|LUT_FLUSH|BA[4][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][11]~combout\ = ( \add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & ( \add_instance|pc_predictor|Mux4~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & ( \add_instance|LUT_FLUSH|BA[4][11]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][11]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][11]~combout\);

-- Location: LABCELL_X81_Y35_N45
\add_instance|LUT_FLUSH|BA[3][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][11]~combout\ = ( \add_instance|pc_predictor|Mux4~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][11]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux4~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][11]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][11]~combout\);

-- Location: LABCELL_X81_Y35_N9
\add_instance|LUT_FLUSH|BA[2][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][11]~combout\ = ( \add_instance|LUT_FLUSH|BA[2][11]~combout\ & ( \add_instance|pc_predictor|Mux4~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[2][11]~combout\ & ( \add_instance|pc_predictor|Mux4~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[2][0]~52_combout\ ) ) ) # ( \add_instance|LUT_FLUSH|BA[2][11]~combout\ & ( !\add_instance|pc_predictor|Mux4~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[2][11]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][11]~combout\);

-- Location: LABCELL_X81_Y35_N36
\add_instance|LUT_FLUSH|BA[1][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][11]~combout\ = ( \add_instance|pc_predictor|Mux4~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][11]~combout\) # (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) ) # ( !\add_instance|pc_predictor|Mux4~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[1][0]~73_combout\ & \add_instance|LUT_FLUSH|BA[1][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][11]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][11]~combout\);

-- Location: LABCELL_X81_Y35_N57
\add_instance|LUT_FLUSH|BA[0][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][11]~combout\ = ( \add_instance|pc_predictor|Mux4~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][11]~combout\) # (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) ) # ( !\add_instance|pc_predictor|Mux4~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[0][0]~62_combout\ & \add_instance|LUT_FLUSH|BA[0][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][11]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][11]~combout\);

-- Location: MLABCELL_X82_Y36_N12
\add_instance|PC|Dout~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~49_combout\ = ( \add_instance|LUT_FLUSH|BA[0][11]~combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\) # (\add_instance|LUT_FLUSH|BA[3][11]~combout\) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|BA[0][11]~combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][11]~combout\ & \add_instance|PC|Dout[3]~0_combout\) ) ) ) # ( \add_instance|LUT_FLUSH|BA[0][11]~combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[1][11]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & (\add_instance|LUT_FLUSH|BA[2][11]~combout\)) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|BA[0][11]~combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[1][11]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[2][11]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[3][11]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[2][11]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][11]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[0][11]~combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~49_combout\);

-- Location: MLABCELL_X82_Y36_N24
\add_instance|PC|Dout~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~50_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~49_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][11]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~49_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][11]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][11]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~49_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][11]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~49_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][11]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][11]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[6][11]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[5][11]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][11]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~49_combout\,
	combout => \add_instance|PC|Dout~50_combout\);

-- Location: MLABCELL_X82_Y36_N36
\add_instance|PC|Dout~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~51_combout\ = ( \add_instance|PC|Dout~50_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~45_sumout\)))) # (\add_instance|LUT_FLUSH|match~5_combout\ & 
-- (((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\)) # (\add_instance|LUT_FLUSH|BA[7][11]~combout\))) ) ) # ( !\add_instance|PC|Dout~50_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~45_sumout\)))) # 
-- (\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|LUT_FLUSH|BA[7][11]~combout\ & (\add_instance|LUT_FLUSH|Branch_addr~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100110001111111010011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][11]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datad => \add_instance|main_alu_1|ALT_INV_Add0~45_sumout\,
	dataf => \add_instance|PC|ALT_INV_Dout~50_combout\,
	combout => \add_instance|PC|Dout~51_combout\);

-- Location: FF_X82_Y36_N38
\add_instance|PC|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~51_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(11));

-- Location: LABCELL_X77_Y36_N33
\add_instance|main_alu_1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~45_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(11)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~42\ ))
-- \add_instance|main_alu_1|Add0~46\ = CARRY(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(11)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(11),
	cin => \add_instance|main_alu_1|Add0~42\,
	sumout => \add_instance|main_alu_1|Add0~45_sumout\,
	cout => \add_instance|main_alu_1|Add0~46\);

-- Location: FF_X77_Y36_N35
\add_instance|IF_ID_pipe|pc_2_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~45_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(11));

-- Location: FF_X78_Y36_N17
\add_instance|ID_RR_pipe|pc_2_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(11),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(11));

-- Location: FF_X78_Y38_N5
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(11),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(11));

-- Location: LABCELL_X70_Y38_N0
\add_instance|EXE_MEM_pipe|D3_reg|Dout[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[11]~feeder_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(11),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[11]~feeder_combout\);

-- Location: LABCELL_X74_Y35_N12
\add_instance|Alu_Oprd_sel1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux20~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ( \add_instance|Prio_mux_2|output[11]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Prio_mux_2|ALT_INV_output[11]~4_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux20~0_combout\);

-- Location: MLABCELL_X72_Y37_N57
\add_instance|Prio_mux_1|output[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[11]~4_combout\ = ( \add_instance|Prio_mux_1|Equal0~1_combout\ & ( (!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(11))))) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & 
-- ((!\add_instance|Prio_mux_1|Equal0~0_combout\ & (\add_instance|RR_EXE_pipe|D1_reg|Dout\(11))) # (\add_instance|Prio_mux_1|Equal0~0_combout\ & ((\add_instance|p_mem_wb|D3_reg|Dout\(11)))))) ) ) # ( !\add_instance|Prio_mux_1|Equal0~1_combout\ & ( 
-- (!\add_instance|Prio_mux_1|Equal0~0_combout\ & (\add_instance|RR_EXE_pipe|D1_reg|Dout\(11))) # (\add_instance|Prio_mux_1|Equal0~0_combout\ & ((\add_instance|p_mem_wb|D3_reg|Dout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100110101001100110011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(11),
	datab => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(11),
	datac => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	combout => \add_instance|Prio_mux_1|output[11]~4_combout\);

-- Location: LABCELL_X73_Y37_N48
\add_instance|Alu_Oprd_sel1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux4~0_combout\ = ( \add_instance|Prio_mux_2|output[11]~4_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[11]~4_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15))) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(11)))) ) ) # ( !\add_instance|Prio_mux_2|output[11]~4_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[11]~4_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(11) & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101010001111110110101000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(11),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|Prio_mux_1|ALT_INV_output[11]~4_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[11]~4_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux4~0_combout\);

-- Location: LABCELL_X74_Y35_N36
\add_instance|main_alu|carryL~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carryL~4_combout\ = ( \add_instance|main_alu|carryL~3_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux23~0_combout\) # 
-- (\add_instance|Alu_Oprd_sel1|Mux6~0_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux23~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux6~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))) ) ) # ( 
-- !\add_instance|main_alu|carryL~3_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux6~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux23~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux6~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux23~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010111011101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux22~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carryL~3_combout\,
	combout => \add_instance|main_alu|carryL~4_combout\);

-- Location: LABCELL_X74_Y35_N39
\add_instance|main_alu|adl_temp[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(11) = ( \add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ $ (\add_instance|main_alu|carryL~4_combout\) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ $ (!\add_instance|main_alu|carryL~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_carryL~4_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(11));

-- Location: LABCELL_X74_Y34_N33
\add_instance|main_alu|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~45_sumout\ = SUM(( (\add_instance|Prio_mux_2|output[11]~4_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & 
-- ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|Alu_Oprd_sel1|Mux4~0_combout\ ) + ( \add_instance|main_alu|Add0~42\ ))
-- \add_instance|main_alu|Add0~46\ = CARRY(( (\add_instance|Prio_mux_2|output[11]~4_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & 
-- ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|Alu_Oprd_sel1|Mux4~0_combout\ ) + ( \add_instance|main_alu|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[11]~4_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\,
	cin => \add_instance|main_alu|Add0~42\,
	sumout => \add_instance|main_alu|Add0~45_sumout\,
	cout => \add_instance|main_alu|Add0~46\);

-- Location: LABCELL_X80_Y35_N21
\add_instance|main_alu|dest[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[11]~11_combout\ = ( \add_instance|main_alu|adl_temp\(11) & ( \add_instance|main_alu|Add0~45_sumout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|adl_temp\(11) & ( 
-- \add_instance|main_alu|Add0~45_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( \add_instance|main_alu|adl_temp\(11) & ( 
-- !\add_instance|main_alu|Add0~45_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(11) & ( 
-- !\add_instance|main_alu|Add0~45_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011000000100111011101000110101110111000101011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux20~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(11),
	dataf => \add_instance|main_alu|ALT_INV_Add0~45_sumout\,
	combout => \add_instance|main_alu|dest[11]~11_combout\);

-- Location: LABCELL_X81_Y35_N15
\add_instance|main_alu|dest[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(11) = ( \add_instance|main_alu|dest\(11) & ( (!\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest[11]~11_combout\) ) ) # ( !\add_instance|main_alu|dest\(11) & ( 
-- (\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest[11]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest[11]~11_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(11),
	combout => \add_instance|main_alu|dest\(11));

-- Location: FF_X70_Y38_N1
\add_instance|EXE_MEM_pipe|D3_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[11]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(11),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(11));

-- Location: LABCELL_X67_Y36_N0
\add_instance|mi|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux28~10_combout\ = ( \add_instance|mi|Mem_addr\(4) & ( \add_instance|mi|Mux33~0_combout\ & ( (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(11)))) # 
-- (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|mi|Mux28~4_combout\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(4) & ( \add_instance|mi|Mux33~0_combout\ & ( (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(11)))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|mi|Mux28~9_combout\)) ) ) ) # ( \add_instance|mi|Mem_addr\(4) & ( !\add_instance|mi|Mux33~0_combout\ & ( 
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout\(11) ) ) ) # ( !\add_instance|mi|Mem_addr\(4) & ( !\add_instance|mi|Mux33~0_combout\ & ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux28~4_combout\,
	datab => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|mi|ALT_INV_Mux28~9_combout\,
	datad => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(11),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	combout => \add_instance|mi|Mux28~10_combout\);

-- Location: LABCELL_X67_Y36_N54
\add_instance|mi|WB_d3[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(11) = ( \add_instance|mi|Mux28~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(11)) ) ) # ( !\add_instance|mi|Mux28~10_combout\ & ( (\add_instance|mi|WB_d3\(11) & \add_instance|mi|Mux33~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_WB_d3\(11),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux28~10_combout\,
	combout => \add_instance|mi|WB_d3\(11));

-- Location: FF_X67_Y36_N56
\add_instance|p_mem_wb|D3_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(11),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(11));

-- Location: LABCELL_X73_Y38_N0
\add_instance|cls|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux4~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(11),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux4~0_combout\);

-- Location: LABCELL_X74_Y38_N6
\add_instance|RF|registers[6][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][11]~combout\ = ( \add_instance|RF|registers[6][11]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux4~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[6][11]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~7_combout\ & \add_instance|cls|Mux4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datac => \add_instance|cls|ALT_INV_Mux4~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[6][11]~combout\,
	combout => \add_instance|RF|registers[6][11]~combout\);

-- Location: LABCELL_X74_Y39_N15
\add_instance|RF|registers[4][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][11]~combout\ = ( \add_instance|RF|registers[4][11]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux4~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[4][11]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~5_combout\ & \add_instance|cls|Mux4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datad => \add_instance|cls|ALT_INV_Mux4~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[4][11]~combout\,
	combout => \add_instance|RF|registers[4][11]~combout\);

-- Location: LABCELL_X74_Y38_N27
\add_instance|RF|registers[5][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][11]~combout\ = ( \add_instance|RF|registers[5][11]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux4~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[5][11]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~6_combout\ & \add_instance|cls|Mux4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datad => \add_instance|cls|ALT_INV_Mux4~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][11]~combout\,
	combout => \add_instance|RF|registers[5][11]~combout\);

-- Location: LABCELL_X74_Y39_N39
\add_instance|RF|registers[7][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][11]~combout\ = ( \add_instance|RF|registers[7][11]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux4~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[7][11]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~4_combout\ & \add_instance|cls|Mux4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datad => \add_instance|cls|ALT_INV_Mux4~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][11]~combout\,
	combout => \add_instance|RF|registers[7][11]~combout\);

-- Location: MLABCELL_X72_Y38_N57
\add_instance|RR_EXE_pipe|D2_reg|Dout~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~12_combout\ = ( \add_instance|RF|registers[5][11]~combout\ & ( \add_instance|RF|registers[7][11]~combout\ & ( ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[4][11]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[6][11]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) ) ) ) # ( !\add_instance|RF|registers[5][11]~combout\ & ( \add_instance|RF|registers[7][11]~combout\ & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((\add_instance|RF|registers[4][11]~combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))) # 
-- (\add_instance|RF|registers[6][11]~combout\))) ) ) ) # ( \add_instance|RF|registers[5][11]~combout\ & ( !\add_instance|RF|registers[7][11]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) # 
-- (\add_instance|RF|registers[4][11]~combout\)))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[6][11]~combout\ & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))))) ) ) ) # ( !\add_instance|RF|registers[5][11]~combout\ & ( 
-- !\add_instance|RF|registers[7][11]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[4][11]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[6][11]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[6][11]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[4][11]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datae => \add_instance|RF|ALT_INV_registers[5][11]~combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][11]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~12_combout\);

-- Location: LABCELL_X74_Y38_N36
\add_instance|RF|registers[1][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][11]~combout\ = (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\ & (\add_instance|RF|registers[1][11]~combout\)) # (\add_instance|RF|Decoder0~1_combout\ & ((\add_instance|cls|Mux4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_registers[1][11]~combout\,
	datad => \add_instance|cls|ALT_INV_Mux4~0_combout\,
	combout => \add_instance|RF|registers[1][11]~combout\);

-- Location: LABCELL_X74_Y39_N33
\add_instance|RF|registers[2][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][11]~combout\ = ( \add_instance|RF|registers[2][11]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux4~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[2][11]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~2_combout\ & \add_instance|cls|Mux4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datad => \add_instance|cls|ALT_INV_Mux4~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][11]~combout\,
	combout => \add_instance|RF|registers[2][11]~combout\);

-- Location: MLABCELL_X72_Y38_N42
\add_instance|RR_EXE_pipe|D2_reg|Dout~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~13_combout\ = ( \add_instance|RF|registers[0][11]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[1][11]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[3][11]~combout\)) ) ) ) # ( !\add_instance|RF|registers[0][11]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[1][11]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[3][11]~combout\)) ) ) ) # ( \add_instance|RF|registers[0][11]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[2][11]~combout\) ) ) ) # ( !\add_instance|RF|registers[0][11]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|RF|registers[2][11]~combout\ & 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[3][11]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[1][11]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[2][11]~combout\,
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datae => \add_instance|RF|ALT_INV_registers[0][11]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~13_combout\);

-- Location: LABCELL_X74_Y38_N42
\add_instance|RR_EXE_pipe|D2_reg|Dout~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~14_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout~13_combout\ & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # ((\add_instance|RR_EXE_pipe|D2_reg|Dout~12_combout\)))) # 
-- (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(11))))) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~13_combout\ & ( (!\add_instance|y\(2) & (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~12_combout\))) 
-- # (\add_instance|y\(2) & (((\add_instance|p_mem_wb|D3_reg|Dout\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_y\(2),
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datac => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~12_combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(11),
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~13_combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~14_combout\);

-- Location: FF_X73_Y37_N20
\add_instance|RR_EXE_pipe|D2_reg|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~14_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(11));

-- Location: LABCELL_X73_Y37_N18
\add_instance|Prio_mux_2|output[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[11]~4_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(11) & ( \add_instance|p_mem_wb|D3_reg|Dout\(11) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(11) & ( \add_instance|p_mem_wb|D3_reg|Dout\(11) & ( 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)) # (\add_instance|Prio_mux_2|Equal0~1_combout\))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(11) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(11) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (!\add_instance|Prio_mux_2|Equal0~1_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100100010111100101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(11),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(11),
	combout => \add_instance|Prio_mux_2|output[11]~4_combout\);

-- Location: LABCELL_X74_Y34_N36
\add_instance|main_alu|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~49_sumout\ = SUM(( (\add_instance|Prio_mux_2|output[12]~3_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & 
-- ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|Alu_Oprd_sel1|Mux3~0_combout\ ) + ( \add_instance|main_alu|Add0~46\ ))
-- \add_instance|main_alu|Add0~50\ = CARRY(( (\add_instance|Prio_mux_2|output[12]~3_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & 
-- ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|Alu_Oprd_sel1|Mux3~0_combout\ ) + ( \add_instance|main_alu|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[12]~3_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\,
	cin => \add_instance|main_alu|Add0~46\,
	sumout => \add_instance|main_alu|Add0~49_sumout\,
	cout => \add_instance|main_alu|Add0~50\);

-- Location: LABCELL_X75_Y35_N30
\add_instance|main_alu|adl_temp[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(12) = ( \add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux3~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & (\add_instance|main_alu|carryL~4_combout\ & 
-- \add_instance|Alu_Oprd_sel1|Mux4~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux4~0_combout\) # (\add_instance|main_alu|carryL~4_combout\))))) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux3~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((!\add_instance|main_alu|carryL~4_combout\) # (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & 
-- (!\add_instance|main_alu|carryL~4_combout\ & !\add_instance|Alu_Oprd_sel1|Mux4~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010010101100110101010101001100101011010100110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\,
	datac => \add_instance|main_alu|ALT_INV_carryL~4_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux20~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(12));

-- Location: LABCELL_X75_Y35_N42
\add_instance|main_alu|dest[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[12]~12_combout\ = ( \add_instance|main_alu|Add0~49_sumout\ & ( \add_instance|main_alu|adl_temp\(12) & ( ((!\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux3~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|Add0~49_sumout\ & ( 
-- \add_instance|main_alu|adl_temp\(12) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( \add_instance|main_alu|Add0~49_sumout\ & ( 
-- !\add_instance|main_alu|adl_temp\(12) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( !\add_instance|main_alu|Add0~49_sumout\ & ( 
-- !\add_instance|main_alu|adl_temp\(12) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011110000000000101111001010101010111100010101011011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datae => \add_instance|main_alu|ALT_INV_Add0~49_sumout\,
	dataf => \add_instance|main_alu|ALT_INV_adl_temp\(12),
	combout => \add_instance|main_alu|dest[12]~12_combout\);

-- Location: LABCELL_X79_Y37_N48
\add_instance|main_alu|dest[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(12) = ( \add_instance|main_alu|dest[12]~12_combout\ & ( (\add_instance|main_alu|dest\(12)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest[12]~12_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datac => \add_instance|main_alu|ALT_INV_dest\(12),
	dataf => \add_instance|main_alu|ALT_INV_dest[12]~12_combout\,
	combout => \add_instance|main_alu|dest\(12));

-- Location: FF_X70_Y38_N29
\add_instance|EXE_MEM_pipe|D3_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[12]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(12),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(12));

-- Location: LABCELL_X75_Y40_N0
\add_instance|RR_EXE_pipe|D1_reg|Dout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~3_combout\ = ( \add_instance|RF|registers[0][12]~combout\ & ( (!\add_instance|x\(2) & ((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)) # ((\add_instance|RF|registers[3][12]~combout\)))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(12))))) ) ) # ( !\add_instance|RF|registers[0][12]~combout\ & ( (!\add_instance|x\(2) & (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ((\add_instance|RF|registers[3][12]~combout\)))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datab => \add_instance|ALT_INV_x\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(12),
	datad => \add_instance|RF|ALT_INV_registers[3][12]~combout\,
	dataf => \add_instance|RF|ALT_INV_registers[0][12]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~3_combout\);

-- Location: FF_X75_Y39_N47
\add_instance|RR_EXE_pipe|D1_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout~3_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(12));

-- Location: FF_X64_Y37_N47
\add_instance|EXE_MEM_pipe|D1_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(12),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(12));

-- Location: LABCELL_X64_Y37_N45
\add_instance|mi|Mem_in[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(12) = ( \add_instance|mi|Mux33~1_combout\ & ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(12) ) ) # ( !\add_instance|mi|Mux33~1_combout\ & ( \add_instance|mi|Mem_in\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(12),
	datad => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(12),
	dataf => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	combout => \add_instance|mi|Mem_in\(12));

-- Location: LABCELL_X70_Y37_N24
\add_instance|data_mem1|ram_block[10][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][12]~feeder_combout\ = ( \add_instance|mi|Mem_in\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[10][12]~feeder_combout\);

-- Location: FF_X70_Y37_N25
\add_instance|data_mem1|ram_block[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][12]~q\);

-- Location: FF_X64_Y37_N50
\add_instance|data_mem1|ram_block[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][12]~q\);

-- Location: FF_X67_Y34_N59
\add_instance|data_mem1|ram_block[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][12]~q\);

-- Location: FF_X67_Y34_N44
\add_instance|data_mem1|ram_block[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][12]~q\);

-- Location: LABCELL_X64_Y37_N51
\add_instance|mi|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~7_combout\ = ( \add_instance|data_mem1|ram_block[9][12]~q\ & ( \add_instance|data_mem1|ram_block[8][12]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][12]~q\)) # 
-- (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][12]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[9][12]~q\ & ( \add_instance|data_mem1|ram_block[8][12]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|data_mem1|ram_block[10][12]~q\))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1) & \add_instance|data_mem1|ram_block[11][12]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[9][12]~q\ & ( !\add_instance|data_mem1|ram_block[8][12]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][12]~q\ & (\add_instance|mi|Mem_addr\(1)))) # (\add_instance|mi|Mem_addr\(0) & 
-- (((!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[11][12]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[9][12]~q\ & ( !\add_instance|data_mem1|ram_block[8][12]~q\ & ( (\add_instance|mi|Mem_addr\(1) & 
-- ((!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][12]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][12]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|data_mem1|ALT_INV_ram_block[10][12]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[11][12]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[9][12]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[8][12]~q\,
	combout => \add_instance|mi|Mux29~7_combout\);

-- Location: LABCELL_X64_Y36_N24
\add_instance|data_mem1|ram_block[1][12]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[1][12]~25_combout\ = !\add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[1][12]~25_combout\);

-- Location: FF_X64_Y36_N26
\add_instance|data_mem1|ram_block[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[1][12]~25_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][12]~q\);

-- Location: MLABCELL_X65_Y36_N27
\add_instance|data_mem1|ram_block[2][12]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[2][12]~26_combout\ = ( !\add_instance|mi|Mem_in\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[2][12]~26_combout\);

-- Location: FF_X65_Y36_N29
\add_instance|data_mem1|ram_block[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[2][12]~26_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][12]~q\);

-- Location: FF_X64_Y36_N32
\add_instance|data_mem1|ram_block[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][12]~q\);

-- Location: LABCELL_X64_Y36_N48
\add_instance|data_mem1|ram_block[0][12]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][12]~24_combout\ = ( !\add_instance|mi|Mem_in\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[0][12]~24_combout\);

-- Location: FF_X64_Y36_N50
\add_instance|data_mem1|ram_block[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][12]~24_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][12]~q\);

-- Location: LABCELL_X64_Y36_N33
\add_instance|mi|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~5_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[3][12]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[1][12]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( !\add_instance|data_mem1|ram_block[2][12]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110010101010101010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[1][12]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[2][12]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[3][12]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[0][12]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux29~5_combout\);

-- Location: FF_X63_Y38_N23
\add_instance|data_mem1|ram_block[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][12]~q\);

-- Location: FF_X63_Y38_N44
\add_instance|data_mem1|ram_block[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][12]~q\);

-- Location: FF_X63_Y36_N55
\add_instance|data_mem1|ram_block[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][12]~q\);

-- Location: FF_X63_Y36_N52
\add_instance|data_mem1|ram_block[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][12]~q\);

-- Location: LABCELL_X63_Y38_N45
\add_instance|mi|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~8_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[13][12]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[15][12]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[13][12]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[12][12]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[14][12]~q\)) ) ) ) # ( \add_instance|mi|Mem_addr\(0) 
-- & ( !\add_instance|data_mem1|ram_block[13][12]~q\ & ( (\add_instance|data_mem1|ram_block[15][12]~q\ & \add_instance|mi|Mem_addr\(1)) ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( !\add_instance|data_mem1|ram_block[13][12]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[12][12]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[14][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[14][12]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[15][12]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[12][12]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[13][12]~q\,
	combout => \add_instance|mi|Mux29~8_combout\);

-- Location: MLABCELL_X65_Y35_N27
\add_instance|data_mem1|ram_block[5][12]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][12]~27_combout\ = !\add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[5][12]~27_combout\);

-- Location: FF_X65_Y35_N29
\add_instance|data_mem1|ram_block[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][12]~27_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][12]~q\);

-- Location: LABCELL_X66_Y35_N57
\add_instance|data_mem1|ram_block[4][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[4][12]~feeder_combout\ = \add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[4][12]~feeder_combout\);

-- Location: FF_X66_Y35_N59
\add_instance|data_mem1|ram_block[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[4][12]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][12]~q\);

-- Location: LABCELL_X66_Y35_N48
\add_instance|data_mem1|ram_block[6][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][12]~feeder_combout\ = \add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[6][12]~feeder_combout\);

-- Location: FF_X66_Y35_N49
\add_instance|data_mem1|ram_block[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][12]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][12]~q\);

-- Location: FF_X65_Y35_N38
\add_instance|data_mem1|ram_block[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][12]~q\);

-- Location: MLABCELL_X65_Y35_N39
\add_instance|mi|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][12]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[5][12]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][12]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111110101010101010100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[5][12]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[4][12]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[6][12]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[7][12]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux29~6_combout\);

-- Location: LABCELL_X64_Y37_N0
\add_instance|mi|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~9_combout\ = ( \add_instance|mi|Mux29~8_combout\ & ( \add_instance|mi|Mux29~6_combout\ & ( ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux29~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|mi|Mux29~7_combout\))) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mux29~8_combout\ & ( \add_instance|mi|Mux29~6_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux29~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux29~7_combout\)))) # (\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( \add_instance|mi|Mux29~8_combout\ & ( 
-- !\add_instance|mi|Mux29~6_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux29~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux29~7_combout\)))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( !\add_instance|mi|Mux29~8_combout\ & ( !\add_instance|mi|Mux29~6_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|mi|Mux29~5_combout\))) # 
-- (\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux29~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux29~7_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mux29~5_combout\,
	datae => \add_instance|mi|ALT_INV_Mux29~8_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux29~6_combout\,
	combout => \add_instance|mi|Mux29~9_combout\);

-- Location: FF_X64_Y40_N38
\add_instance|data_mem1|ram_block[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][12]~q\);

-- Location: FF_X64_Y40_N17
\add_instance|data_mem1|ram_block[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][12]~q\);

-- Location: MLABCELL_X65_Y40_N48
\add_instance|data_mem1|ram_block[24][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[24][12]~feeder_combout\ = \add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[24][12]~feeder_combout\);

-- Location: FF_X65_Y40_N50
\add_instance|data_mem1|ram_block[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[24][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][12]~q\);

-- Location: FF_X65_Y40_N35
\add_instance|data_mem1|ram_block[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][12]~q\);

-- Location: LABCELL_X64_Y40_N39
\add_instance|mi|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][12]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][12]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][12]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[28][12]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[16][12]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[24][12]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[20][12]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux29~0_combout\);

-- Location: FF_X66_Y40_N20
\add_instance|data_mem1|ram_block[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][12]~q\);

-- Location: FF_X66_Y40_N43
\add_instance|data_mem1|ram_block[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][12]~q\);

-- Location: FF_X66_Y40_N56
\add_instance|data_mem1|ram_block[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][12]~q\);

-- Location: LABCELL_X67_Y39_N36
\add_instance|data_mem1|ram_block[23][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[23][12]~feeder_combout\ = \add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[23][12]~feeder_combout\);

-- Location: FF_X67_Y39_N37
\add_instance|data_mem1|ram_block[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[23][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][12]~q\);

-- Location: LABCELL_X66_Y40_N57
\add_instance|mi|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~3_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][12]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][12]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[31][12]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][12]~q\ & ( (\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[19][12]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][12]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][12]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[31][12]~q\))) ) ) 
-- ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][12]~q\ & ( (\add_instance|data_mem1|ram_block[19][12]~q\ & !\add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[27][12]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[19][12]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[31][12]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[23][12]~q\,
	combout => \add_instance|mi|Mux29~3_combout\);

-- Location: LABCELL_X68_Y40_N30
\add_instance|data_mem1|ram_block[26][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][12]~feeder_combout\ = ( \add_instance|mi|Mem_in\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[26][12]~feeder_combout\);

-- Location: FF_X68_Y40_N31
\add_instance|data_mem1|ram_block[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][12]~q\);

-- Location: LABCELL_X68_Y40_N3
\add_instance|data_mem1|ram_block[22][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][12]~feeder_combout\ = ( \add_instance|mi|Mem_in\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[22][12]~feeder_combout\);

-- Location: FF_X68_Y40_N4
\add_instance|data_mem1|ram_block[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][12]~q\);

-- Location: FF_X68_Y40_N26
\add_instance|data_mem1|ram_block[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][12]~q\);

-- Location: LABCELL_X67_Y39_N30
\add_instance|data_mem1|ram_block[18][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[18][12]~feeder_combout\ = \add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[18][12]~feeder_combout\);

-- Location: FF_X67_Y39_N31
\add_instance|data_mem1|ram_block[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[18][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][12]~q\);

-- Location: LABCELL_X68_Y40_N27
\add_instance|mi|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~2_combout\ = ( \add_instance|data_mem1|ram_block[18][12]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][12]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[30][12]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[18][12]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[26][12]~q\)) # 
-- (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[30][12]~q\))) ) ) ) # ( \add_instance|data_mem1|ram_block[18][12]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2)) # 
-- (\add_instance|data_mem1|ram_block[22][12]~q\) ) ) ) # ( !\add_instance|data_mem1|ram_block[18][12]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|data_mem1|ram_block[22][12]~q\ & \add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[26][12]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[22][12]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[30][12]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[18][12]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux29~2_combout\);

-- Location: LABCELL_X68_Y39_N0
\add_instance|data_mem1|ram_block[25][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[25][12]~feeder_combout\ = \add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[25][12]~feeder_combout\);

-- Location: FF_X68_Y39_N2
\add_instance|data_mem1|ram_block[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[25][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][12]~q\);

-- Location: LABCELL_X67_Y39_N0
\add_instance|data_mem1|ram_block[17][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[17][12]~feeder_combout\ = \add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[17][12]~feeder_combout\);

-- Location: FF_X67_Y39_N1
\add_instance|data_mem1|ram_block[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[17][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][12]~q\);

-- Location: LABCELL_X68_Y39_N15
\add_instance|data_mem1|ram_block[21][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[21][12]~feeder_combout\ = \add_instance|mi|Mem_in\(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(12),
	combout => \add_instance|data_mem1|ram_block[21][12]~feeder_combout\);

-- Location: FF_X68_Y39_N17
\add_instance|data_mem1|ram_block[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[21][12]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][12]~q\);

-- Location: FF_X68_Y39_N20
\add_instance|data_mem1|ram_block[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(12),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][12]~q\);

-- Location: LABCELL_X68_Y39_N21
\add_instance|mi|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~1_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[29][12]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[21][12]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|data_mem1|ram_block[25][12]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|mi|Mem_addr\(2) & ( 
-- \add_instance|data_mem1|ram_block[17][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[25][12]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[17][12]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[21][12]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[29][12]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(2),
	combout => \add_instance|mi|Mux29~1_combout\);

-- Location: LABCELL_X64_Y40_N12
\add_instance|mi|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~4_combout\ = ( \add_instance|mi|Mux29~2_combout\ & ( \add_instance|mi|Mux29~1_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0))) # (\add_instance|mi|Mux29~0_combout\))) # (\add_instance|mi|Mem_addr\(1) 
-- & (((!\add_instance|mi|Mem_addr\(0)) # (\add_instance|mi|Mux29~3_combout\)))) ) ) ) # ( !\add_instance|mi|Mux29~2_combout\ & ( \add_instance|mi|Mux29~1_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0))) # 
-- (\add_instance|mi|Mux29~0_combout\))) # (\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0) & \add_instance|mi|Mux29~3_combout\)))) ) ) ) # ( \add_instance|mi|Mux29~2_combout\ & ( !\add_instance|mi|Mux29~1_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux29~0_combout\ & (!\add_instance|mi|Mem_addr\(0)))) # (\add_instance|mi|Mem_addr\(1) & (((!\add_instance|mi|Mem_addr\(0)) # (\add_instance|mi|Mux29~3_combout\)))) ) ) ) # ( 
-- !\add_instance|mi|Mux29~2_combout\ & ( !\add_instance|mi|Mux29~1_combout\ & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux29~0_combout\ & (!\add_instance|mi|Mem_addr\(0)))) # (\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0) & 
-- \add_instance|mi|Mux29~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datab => \add_instance|mi|ALT_INV_Mux29~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|mi|ALT_INV_Mux29~3_combout\,
	datae => \add_instance|mi|ALT_INV_Mux29~2_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux29~1_combout\,
	combout => \add_instance|mi|Mux29~4_combout\);

-- Location: LABCELL_X64_Y37_N54
\add_instance|mi|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux29~10_combout\ = ( \add_instance|mi|Mux29~9_combout\ & ( \add_instance|mi|Mux29~4_combout\ & ( ((\add_instance|mi|Mux33~0_combout\ & \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13))) # (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(12)) ) ) ) 
-- # ( !\add_instance|mi|Mux29~9_combout\ & ( \add_instance|mi|Mux29~4_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(12))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(12))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|mi|Mem_addr\(4)))))) ) ) ) # ( \add_instance|mi|Mux29~9_combout\ & ( !\add_instance|mi|Mux29~4_combout\ & ( 
-- (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(12))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(12))) # 
-- (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((!\add_instance|mi|Mem_addr\(4)))))) ) ) ) # ( !\add_instance|mi|Mux29~9_combout\ & ( !\add_instance|mi|Mux29~4_combout\ & ( (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(12) & 
-- ((!\add_instance|mi|Mux33~0_combout\) # (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010111010001010101010001110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(12),
	datab => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datad => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|mi|ALT_INV_Mux29~9_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux29~4_combout\,
	combout => \add_instance|mi|Mux29~10_combout\);

-- Location: LABCELL_X64_Y37_N42
\add_instance|mi|WB_d3[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(12) = ( \add_instance|mi|Mux29~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(12)) ) ) # ( !\add_instance|mi|Mux29~10_combout\ & ( (\add_instance|mi|WB_d3\(12) & \add_instance|mi|Mux33~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_WB_d3\(12),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux29~10_combout\,
	combout => \add_instance|mi|WB_d3\(12));

-- Location: FF_X64_Y37_N44
\add_instance|p_mem_wb|D3_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(12),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(12));

-- Location: LABCELL_X74_Y37_N12
\add_instance|Prio_mux_1|output[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[12]~3_combout\ = ( \add_instance|RR_EXE_pipe|D1_reg|Dout\(12) & ( ((!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) # 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(12)) ) ) # ( !\add_instance|RR_EXE_pipe|D1_reg|Dout\(12) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(12) & (((!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & \add_instance|Prio_mux_1|Equal0~1_combout\)) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001011000000110000101111001111010011111100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datab => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(12),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	dataf => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(12),
	combout => \add_instance|Prio_mux_1|output[12]~3_combout\);

-- Location: LABCELL_X73_Y37_N39
\add_instance|Alu_Oprd_sel1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux3~0_combout\ = ( \add_instance|Prio_mux_2|output[12]~3_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[12]~3_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(12))))) ) ) # ( !\add_instance|Prio_mux_2|output[12]~3_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[12]~3_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|Prio_mux_1|ALT_INV_output[12]~3_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(12),
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[12]~3_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux3~0_combout\);

-- Location: LABCELL_X74_Y35_N21
\add_instance|main_alu|carryL~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carryL~5_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ & \add_instance|main_alu|carryL~4_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & ((\add_instance|main_alu|carryL~4_combout\) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ & \add_instance|main_alu|carryL~4_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & 
-- ((\add_instance|main_alu|carryL~4_combout\) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000000010001010101010111011111110101011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_carryL~4_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux20~0_combout\,
	combout => \add_instance|main_alu|carryL~5_combout\);

-- Location: LABCELL_X75_Y35_N12
\add_instance|main_alu|adl_temp[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(13) = ( \add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ $ (\add_instance|main_alu|carryL~5_combout\) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ $ (!\add_instance|main_alu|carryL~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_carryL~5_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(13));

-- Location: LABCELL_X74_Y34_N39
\add_instance|main_alu|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~53_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux2~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[13]~2_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|main_alu|Add0~50\ ))
-- \add_instance|main_alu|Add0~54\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux2~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[13]~2_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux14~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux25~0_combout\))))) ) + ( \add_instance|main_alu|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[13]~2_combout\,
	cin => \add_instance|main_alu|Add0~50\,
	sumout => \add_instance|main_alu|Add0~53_sumout\,
	cout => \add_instance|main_alu|Add0~54\);

-- Location: MLABCELL_X78_Y35_N39
\add_instance|main_alu|dest[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[13]~13_combout\ = ( \add_instance|main_alu|adl_temp\(13) & ( \add_instance|main_alu|Add0~53_sumout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|adl_temp\(13) & ( 
-- \add_instance|main_alu|Add0~53_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( \add_instance|main_alu|adl_temp\(13) & ( 
-- !\add_instance|main_alu|Add0~53_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(13) & ( 
-- !\add_instance|main_alu|Add0~53_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011000000100111011101000110101110111000101011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux18~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(13),
	dataf => \add_instance|main_alu|ALT_INV_Add0~53_sumout\,
	combout => \add_instance|main_alu|dest[13]~13_combout\);

-- Location: LABCELL_X79_Y37_N39
\add_instance|main_alu|dest[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(13) = ( \add_instance|main_alu|dest[13]~13_combout\ & ( (\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest\(13)) ) ) # ( !\add_instance|main_alu|dest[13]~13_combout\ & ( 
-- (\add_instance|main_alu|dest\(13) & !\add_instance|alu_oper_sel1|alu_en~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|main_alu|ALT_INV_dest\(13),
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest[13]~13_combout\,
	combout => \add_instance|main_alu|dest\(13));

-- Location: FF_X70_Y38_N55
\add_instance|EXE_MEM_pipe|D3_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[13]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(13),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(13));

-- Location: FF_X67_Y37_N11
\add_instance|EXE_MEM_pipe|D1_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(13),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(13));

-- Location: LABCELL_X67_Y37_N9
\add_instance|mi|Mem_in[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(13) = ( \add_instance|mi|Mem_in\(13) & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|EXE_MEM_pipe|D1_reg|Dout\(13)) ) ) # ( !\add_instance|mi|Mem_in\(13) & ( (\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|EXE_MEM_pipe|D1_reg|Dout\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|mi|Mem_in\(13));

-- Location: FF_X63_Y39_N38
\add_instance|data_mem1|ram_block[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][13]~q\);

-- Location: FF_X63_Y39_N59
\add_instance|data_mem1|ram_block[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][13]~q\);

-- Location: FF_X67_Y39_N52
\add_instance|data_mem1|ram_block[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][13]~q\);

-- Location: FF_X68_Y39_N29
\add_instance|data_mem1|ram_block[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][13]~q\);

-- Location: LABCELL_X63_Y39_N48
\add_instance|mi|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~1_combout\ = ( \add_instance|data_mem1|ram_block[17][13]~q\ & ( \add_instance|data_mem1|ram_block[25][13]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[21][13]~q\))) 
-- # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[29][13]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[17][13]~q\ & ( \add_instance|data_mem1|ram_block[25][13]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[21][13]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[29][13]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[17][13]~q\ & ( !\add_instance|data_mem1|ram_block[25][13]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|data_mem1|ram_block[21][13]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[29][13]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[17][13]~q\ & ( !\add_instance|data_mem1|ram_block[25][13]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[21][13]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[29][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[29][13]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[21][13]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[17][13]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[25][13]~q\,
	combout => \add_instance|mi|Mux30~1_combout\);

-- Location: FF_X66_Y39_N38
\add_instance|data_mem1|ram_block[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][13]~q\);

-- Location: FF_X66_Y39_N44
\add_instance|data_mem1|ram_block[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][13]~q\);

-- Location: FF_X67_Y38_N4
\add_instance|data_mem1|ram_block[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][13]~q\);

-- Location: FF_X67_Y38_N8
\add_instance|data_mem1|ram_block[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][13]~q\);

-- Location: LABCELL_X66_Y39_N39
\add_instance|mi|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~3_combout\ = ( \add_instance|data_mem1|ram_block[27][13]~q\ & ( \add_instance|data_mem1|ram_block[19][13]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[23][13]~q\))) 
-- # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][13]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[27][13]~q\ & ( \add_instance|data_mem1|ram_block[19][13]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[23][13]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][13]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[27][13]~q\ & ( !\add_instance|data_mem1|ram_block[19][13]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|data_mem1|ram_block[23][13]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][13]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[27][13]~q\ & ( !\add_instance|data_mem1|ram_block[19][13]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[23][13]~q\))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[31][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[31][13]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[23][13]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[27][13]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[19][13]~q\,
	combout => \add_instance|mi|Mux30~3_combout\);

-- Location: LABCELL_X70_Y39_N30
\add_instance|data_mem1|ram_block[22][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][13]~feeder_combout\ = \add_instance|mi|Mem_in\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[22][13]~feeder_combout\);

-- Location: FF_X70_Y39_N31
\add_instance|data_mem1|ram_block[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][13]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][13]~q\);

-- Location: FF_X67_Y39_N10
\add_instance|data_mem1|ram_block[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][13]~q\);

-- Location: FF_X66_Y39_N26
\add_instance|data_mem1|ram_block[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][13]~q\);

-- Location: LABCELL_X63_Y37_N30
\add_instance|data_mem1|ram_block[26][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][13]~feeder_combout\ = ( \add_instance|mi|Mem_in\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[26][13]~feeder_combout\);

-- Location: FF_X63_Y37_N31
\add_instance|data_mem1|ram_block[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][13]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][13]~q\);

-- Location: LABCELL_X66_Y39_N27
\add_instance|mi|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~2_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[26][13]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[30][13]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[26][13]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[18][13]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[22][13]~q\)) ) ) ) # ( \add_instance|mi|Mem_addr\(3) 
-- & ( !\add_instance|data_mem1|ram_block[26][13]~q\ & ( (\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[30][13]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[26][13]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[18][13]~q\))) # (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[22][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[22][13]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[18][13]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[30][13]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[26][13]~q\,
	combout => \add_instance|mi|Mux30~2_combout\);

-- Location: MLABCELL_X65_Y40_N3
\add_instance|data_mem1|ram_block[20][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[20][13]~feeder_combout\ = ( \add_instance|mi|Mem_in\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[20][13]~feeder_combout\);

-- Location: FF_X65_Y40_N5
\add_instance|data_mem1|ram_block[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[20][13]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][13]~q\);

-- Location: LABCELL_X64_Y40_N24
\add_instance|data_mem1|ram_block[16][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[16][13]~feeder_combout\ = ( \add_instance|mi|Mem_in\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[16][13]~feeder_combout\);

-- Location: FF_X64_Y40_N25
\add_instance|data_mem1|ram_block[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[16][13]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][13]~q\);

-- Location: MLABCELL_X65_Y40_N42
\add_instance|data_mem1|ram_block[24][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[24][13]~feeder_combout\ = ( \add_instance|mi|Mem_in\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[24][13]~feeder_combout\);

-- Location: FF_X65_Y40_N44
\add_instance|data_mem1|ram_block[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[24][13]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][13]~q\);

-- Location: FF_X65_Y40_N20
\add_instance|data_mem1|ram_block[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][13]~q\);

-- Location: MLABCELL_X65_Y40_N21
\add_instance|mi|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][13]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][13]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][13]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[20][13]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[16][13]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[24][13]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[28][13]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux30~0_combout\);

-- Location: LABCELL_X66_Y39_N42
\add_instance|mi|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~4_combout\ = ( \add_instance|mi|Mux30~2_combout\ & ( \add_instance|mi|Mux30~0_combout\ & ( (!\add_instance|mi|Mem_addr\(0)) # ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux30~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|mi|Mux30~3_combout\)))) ) ) ) # ( !\add_instance|mi|Mux30~2_combout\ & ( \add_instance|mi|Mux30~0_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (!\add_instance|mi|Mem_addr\(1))) # (\add_instance|mi|Mem_addr\(0) & 
-- ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux30~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux30~3_combout\))))) ) ) ) # ( \add_instance|mi|Mux30~2_combout\ & ( !\add_instance|mi|Mux30~0_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mem_addr\(1))) # (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux30~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux30~3_combout\))))) ) ) ) 
-- # ( !\add_instance|mi|Mux30~2_combout\ & ( !\add_instance|mi|Mux30~0_combout\ & ( (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux30~1_combout\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|mi|Mux30~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mux30~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mux30~3_combout\,
	datae => \add_instance|mi|ALT_INV_Mux30~2_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux30~0_combout\,
	combout => \add_instance|mi|Mux30~4_combout\);

-- Location: FF_X71_Y37_N38
\add_instance|data_mem1|ram_block[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][13]~q\);

-- Location: FF_X71_Y38_N43
\add_instance|data_mem1|ram_block[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][13]~q\);

-- Location: LABCELL_X70_Y36_N54
\add_instance|data_mem1|ram_block[9][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[9][13]~feeder_combout\ = \add_instance|mi|Mem_in\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[9][13]~feeder_combout\);

-- Location: FF_X70_Y36_N55
\add_instance|data_mem1|ram_block[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[9][13]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][13]~q\);

-- Location: LABCELL_X70_Y37_N27
\add_instance|data_mem1|ram_block[10][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][13]~feeder_combout\ = ( \add_instance|mi|Mem_in\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[10][13]~feeder_combout\);

-- Location: FF_X70_Y37_N28
\add_instance|data_mem1|ram_block[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][13]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][13]~q\);

-- Location: LABCELL_X71_Y37_N21
\add_instance|mi|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~7_combout\ = ( \add_instance|data_mem1|ram_block[10][13]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][13]~q\))) # (\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|data_mem1|ram_block[11][13]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[10][13]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][13]~q\))) # 
-- (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[11][13]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[10][13]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[8][13]~q\) 
-- ) ) ) # ( !\add_instance|data_mem1|ram_block[10][13]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|data_mem1|ram_block[8][13]~q\ & !\add_instance|mi|Mem_addr\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[11][13]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[8][13]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[9][13]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[10][13]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux30~7_combout\);

-- Location: LABCELL_X66_Y35_N36
\add_instance|data_mem1|ram_block[4][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[4][13]~feeder_combout\ = \add_instance|mi|Mem_in\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[4][13]~feeder_combout\);

-- Location: FF_X66_Y35_N38
\add_instance|data_mem1|ram_block[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[4][13]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][13]~q\);

-- Location: FF_X65_Y35_N11
\add_instance|data_mem1|ram_block[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][13]~q\);

-- Location: FF_X66_Y35_N44
\add_instance|data_mem1|ram_block[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][13]~q\);

-- Location: FF_X66_Y35_N53
\add_instance|data_mem1|ram_block[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][13]~q\);

-- Location: LABCELL_X66_Y35_N45
\add_instance|mi|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][13]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[5][13]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][13]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[4][13]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[5][13]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[7][13]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[6][13]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux30~6_combout\);

-- Location: FF_X68_Y35_N20
\add_instance|data_mem1|ram_block[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][13]~q\);

-- Location: LABCELL_X68_Y35_N24
\add_instance|data_mem1|ram_block[14][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][13]~feeder_combout\ = \add_instance|mi|Mem_in\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[14][13]~feeder_combout\);

-- Location: FF_X68_Y35_N25
\add_instance|data_mem1|ram_block[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][13]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][13]~q\);

-- Location: FF_X68_Y35_N8
\add_instance|data_mem1|ram_block[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][13]~q\);

-- Location: LABCELL_X63_Y36_N39
\add_instance|data_mem1|ram_block[12][13]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][13]~29_combout\ = !\add_instance|mi|Mem_in\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[12][13]~29_combout\);

-- Location: FF_X63_Y36_N40
\add_instance|data_mem1|ram_block[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][13]~29_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][13]~q\);

-- Location: LABCELL_X68_Y35_N9
\add_instance|mi|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~8_combout\ = ( \add_instance|data_mem1|ram_block[12][13]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[13][13]~q\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|data_mem1|ram_block[15][13]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[12][13]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[13][13]~q\)) # 
-- (\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[15][13]~q\))) ) ) ) # ( \add_instance|data_mem1|ram_block[12][13]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|data_mem1|ram_block[14][13]~q\ & \add_instance|mi|Mem_addr\(1)) 
-- ) ) ) # ( !\add_instance|data_mem1|ram_block[12][13]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[14][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011000000000011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[13][13]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[14][13]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[15][13]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[12][13]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux30~8_combout\);

-- Location: FF_X64_Y36_N56
\add_instance|data_mem1|ram_block[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][13]~q\);

-- Location: FF_X65_Y36_N58
\add_instance|data_mem1|ram_block[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][13]~q\);

-- Location: LABCELL_X64_Y36_N9
\add_instance|data_mem1|ram_block[0][13]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][13]~28_combout\ = !\add_instance|mi|Mem_in\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(13),
	combout => \add_instance|data_mem1|ram_block[0][13]~28_combout\);

-- Location: FF_X64_Y36_N11
\add_instance|data_mem1|ram_block[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][13]~28_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][13]~q\);

-- Location: FF_X64_Y36_N38
\add_instance|data_mem1|ram_block[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(13),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][13]~q\);

-- Location: LABCELL_X64_Y36_N39
\add_instance|mi|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~5_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[3][13]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[1][13]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[2][13]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[1][13]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[2][13]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[0][13]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[3][13]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux30~5_combout\);

-- Location: MLABCELL_X72_Y37_N51
\add_instance|mi|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~9_combout\ = ( \add_instance|mi|Mux30~8_combout\ & ( \add_instance|mi|Mux30~5_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2)) # ((\add_instance|mi|Mux30~6_combout\)))) # 
-- (\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mux30~7_combout\)) # (\add_instance|mi|Mem_addr\(2)))) ) ) ) # ( !\add_instance|mi|Mux30~8_combout\ & ( \add_instance|mi|Mux30~5_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & 
-- ((!\add_instance|mi|Mem_addr\(2)) # ((\add_instance|mi|Mux30~6_combout\)))) # (\add_instance|mi|Mem_addr\(3) & (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux30~7_combout\))) ) ) ) # ( \add_instance|mi|Mux30~8_combout\ & ( 
-- !\add_instance|mi|Mux30~5_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux30~6_combout\)))) # (\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mux30~7_combout\)) # (\add_instance|mi|Mem_addr\(2)))) 
-- ) ) ) # ( !\add_instance|mi|Mux30~8_combout\ & ( !\add_instance|mi|Mux30~5_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mem_addr\(2) & ((\add_instance|mi|Mux30~6_combout\)))) # (\add_instance|mi|Mem_addr\(3) & 
-- (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux30~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|mi|ALT_INV_Mux30~7_combout\,
	datad => \add_instance|mi|ALT_INV_Mux30~6_combout\,
	datae => \add_instance|mi|ALT_INV_Mux30~8_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux30~5_combout\,
	combout => \add_instance|mi|Mux30~9_combout\);

-- Location: MLABCELL_X72_Y37_N12
\add_instance|mi|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux30~10_combout\ = ( \add_instance|mi|Mux30~4_combout\ & ( \add_instance|mi|Mux30~9_combout\ & ( ((\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & \add_instance|mi|Mux33~0_combout\)) # (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(13)) ) ) ) 
-- # ( !\add_instance|mi|Mux30~4_combout\ & ( \add_instance|mi|Mux30~9_combout\ & ( (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(13))))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- ((!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(13))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|mi|Mem_addr\(4)))))) ) ) ) # ( \add_instance|mi|Mux30~4_combout\ & ( !\add_instance|mi|Mux30~9_combout\ & ( 
-- (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(13))))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(13))) # 
-- (\add_instance|mi|Mux33~0_combout\ & ((\add_instance|mi|Mem_addr\(4)))))) ) ) ) # ( !\add_instance|mi|Mux30~4_combout\ & ( !\add_instance|mi|Mux30~9_combout\ & ( (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(13) & 
-- ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)) # (!\add_instance|mi|Mux33~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100001111100011111000011100001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(13),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datae => \add_instance|mi|ALT_INV_Mux30~4_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux30~9_combout\,
	combout => \add_instance|mi|Mux30~10_combout\);

-- Location: MLABCELL_X72_Y37_N54
\add_instance|mi|WB_d3[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(13) = ( \add_instance|mi|Mux30~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(13)) ) ) # ( !\add_instance|mi|Mux30~10_combout\ & ( (\add_instance|mi|WB_d3\(13) & \add_instance|mi|Mux33~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_WB_d3\(13),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux30~10_combout\,
	combout => \add_instance|mi|WB_d3\(13));

-- Location: FF_X72_Y37_N56
\add_instance|p_mem_wb|D3_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(13),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(13));

-- Location: LABCELL_X73_Y41_N33
\add_instance|RF|registers[4][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][13]~combout\ = ( \add_instance|RF|registers[4][13]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux2~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[4][13]~combout\ & ( (\add_instance|cls|Mux2~0_combout\ & (\add_instance|RF|Decoder0~5_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|cls|ALT_INV_Mux2~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[4][13]~combout\,
	combout => \add_instance|RF|registers[4][13]~combout\);

-- Location: LABCELL_X73_Y41_N48
\add_instance|RF|registers[5][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][13]~combout\ = ( \add_instance|RF|registers[5][13]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux2~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[5][13]~combout\ & ( (\add_instance|cls|Mux2~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux2~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][13]~combout\,
	combout => \add_instance|RF|registers[5][13]~combout\);

-- Location: LABCELL_X73_Y41_N30
\add_instance|RF|registers[6][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][13]~combout\ = ( \add_instance|RF|registers[6][13]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux2~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[6][13]~combout\ & ( (\add_instance|RF|Decoder0~7_combout\ & (\add_instance|cls|Mux2~0_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000010111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datab => \add_instance|cls|ALT_INV_Mux2~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[6][13]~combout\,
	combout => \add_instance|RF|registers[6][13]~combout\);

-- Location: LABCELL_X73_Y41_N51
\add_instance|RF|registers[7][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][13]~combout\ = ( \add_instance|RF|registers[7][13]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux2~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[7][13]~combout\ & ( (\add_instance|cls|Mux2~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux2~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][13]~combout\,
	combout => \add_instance|RF|registers[7][13]~combout\);

-- Location: LABCELL_X73_Y41_N54
\add_instance|RR_EXE_pipe|D2_reg|Dout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~6_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[7][13]~combout\ & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[5][13]~combout\) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[7][13]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[4][13]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[6][13]~combout\))) ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[7][13]~combout\ & ( (\add_instance|RF|registers[5][13]~combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[7][13]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[4][13]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[6][13]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[4][13]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[5][13]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RF|ALT_INV_registers[6][13]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RF|ALT_INV_registers[7][13]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~6_combout\);

-- Location: LABCELL_X73_Y41_N12
\add_instance|RF|registers[2][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][13]~combout\ = ( \add_instance|RF|registers[2][13]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux2~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[2][13]~combout\ & ( (\add_instance|cls|Mux2~0_combout\ & (\add_instance|RF|Decoder0~2_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux2~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[2][13]~combout\,
	combout => \add_instance|RF|registers[2][13]~combout\);

-- Location: LABCELL_X73_Y41_N15
\add_instance|RF|registers[1][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][13]~combout\ = ( \add_instance|RF|registers[1][13]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux2~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[1][13]~combout\ & ( (\add_instance|cls|Mux2~0_combout\ & (\add_instance|RF|Decoder0~1_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000011011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux2~0_combout\,
	datab => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[1][13]~combout\,
	combout => \add_instance|RF|registers[1][13]~combout\);

-- Location: LABCELL_X73_Y41_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~7_combout\ = ( \add_instance|RF|registers[0][13]~combout\ & ( \add_instance|RF|registers[1][13]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & 
-- ((\add_instance|RF|registers[2][13]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[3][13]~combout\))) ) ) ) # ( !\add_instance|RF|registers[0][13]~combout\ & ( \add_instance|RF|registers[1][13]~combout\ & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((\add_instance|RF|registers[2][13]~combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[3][13]~combout\)))) ) ) ) # ( \add_instance|RF|registers[0][13]~combout\ & ( !\add_instance|RF|registers[1][13]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0))))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((\add_instance|RF|registers[2][13]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & 
-- (\add_instance|RF|registers[3][13]~combout\)))) ) ) ) # ( !\add_instance|RF|registers[0][13]~combout\ & ( !\add_instance|RF|registers[1][13]~combout\ & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & 
-- ((\add_instance|RF|registers[2][13]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (\add_instance|RF|registers[3][13]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|RF|ALT_INV_registers[3][13]~combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datad => \add_instance|RF|ALT_INV_registers[2][13]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[0][13]~combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][13]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~7_combout\);

-- Location: LABCELL_X73_Y41_N27
\add_instance|RR_EXE_pipe|D2_reg|Dout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~8_combout\ = ( \add_instance|y\(2) & ( \add_instance|p_mem_wb|D3_reg|Dout\(13) ) ) # ( !\add_instance|y\(2) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D2_reg|Dout~7_combout\))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~6_combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datad => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~7_combout\,
	dataf => \add_instance|ALT_INV_y\(2),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~8_combout\);

-- Location: FF_X73_Y37_N5
\add_instance|RR_EXE_pipe|D2_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~8_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(13));

-- Location: LABCELL_X73_Y37_N3
\add_instance|Prio_mux_2|output[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[13]~2_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(13) & ( \add_instance|Prio_mux_2|Equal0~0_combout\ & ( ((\add_instance|Addr_cmp_4|Equal0~0_combout\ & ((!\add_instance|Prio_mux_2|Equal0~1_combout\) # 
-- (\add_instance|Addr_cmp_3|Equal0~0_combout\)))) # (\add_instance|p_mem_wb|D3_reg|Dout\(13)) ) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(13) & ( \add_instance|Prio_mux_2|Equal0~0_combout\ & ( (\add_instance|p_mem_wb|D3_reg|Dout\(13) & 
-- ((!\add_instance|Addr_cmp_4|Equal0~0_combout\) # ((\add_instance|Prio_mux_2|Equal0~1_combout\ & !\add_instance|Addr_cmp_3|Equal0~0_combout\)))) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(13) & ( !\add_instance|Prio_mux_2|Equal0~0_combout\ & ( 
-- ((!\add_instance|Prio_mux_2|Equal0~1_combout\) # (\add_instance|Addr_cmp_3|Equal0~0_combout\)) # (\add_instance|p_mem_wb|D3_reg|Dout\(13)) ) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(13) & ( !\add_instance|Prio_mux_2|Equal0~0_combout\ & ( 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(13) & (\add_instance|Prio_mux_2|Equal0~1_combout\ & !\add_instance|Addr_cmp_3|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000111100111111111100100011001000100111001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(13),
	datac => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datad => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	combout => \add_instance|Prio_mux_2|output[13]~2_combout\);

-- Location: LABCELL_X80_Y36_N57
\add_instance|pc_predictor|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~10_combout\ = ( \add_instance|main_alu|dest\(13) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(13))))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\)) # (\add_instance|Prio_mux_2|output[13]~2_combout\))) ) ) # ( !\add_instance|main_alu|dest\(13) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(13))))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|Prio_mux_2|output[13]~2_combout\ & ((\add_instance|pc_predictor|Mux2~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000101001100110000010100110011111101010011001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_output[13]~2_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(13),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(13),
	combout => \add_instance|pc_predictor|Mux2~10_combout\);

-- Location: LABCELL_X77_Y39_N27
\add_instance|LUT_FLUSH|BA[7][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][13]~combout\ = ( \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux2~10_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( \add_instance|pc_predictor|Mux2~10_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[7][13]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & ( !\add_instance|pc_predictor|Mux2~10_combout\ & ( \add_instance|LUT_FLUSH|BA[7][13]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][13]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][13]~combout\);

-- Location: LABCELL_X81_Y36_N0
\add_instance|LUT_FLUSH|BA[4][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][13]~combout\ = ( \add_instance|LUT_FLUSH|BA[4][13]~combout\ & ( \add_instance|pc_predictor|Mux2~10_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[4][13]~combout\ & ( \add_instance|pc_predictor|Mux2~10_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[4][0]~84_combout\ ) ) ) # ( \add_instance|LUT_FLUSH|BA[4][13]~combout\ & ( !\add_instance|pc_predictor|Mux2~10_combout\ & ( !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[4][13]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][13]~combout\);

-- Location: MLABCELL_X82_Y36_N54
\add_instance|LUT_FLUSH|BA[6][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][13]~combout\ = ( \add_instance|pc_predictor|Mux2~10_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][13]~combout\) # (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) ) # ( !\add_instance|pc_predictor|Mux2~10_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & \add_instance|LUT_FLUSH|BA[6][13]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][13]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][13]~combout\);

-- Location: LABCELL_X77_Y39_N54
\add_instance|LUT_FLUSH|BA[5][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][13]~combout\ = ( \add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & ( \add_instance|pc_predictor|Mux2~10_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & ( \add_instance|pc_predictor|Mux2~10_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[5][13]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & ( !\add_instance|pc_predictor|Mux2~10_combout\ & ( \add_instance|LUT_FLUSH|BA[5][13]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][13]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][13]~combout\);

-- Location: LABCELL_X80_Y36_N0
\add_instance|LUT_FLUSH|BA[3][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][13]~combout\ = ( \add_instance|pc_predictor|Mux2~10_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][13]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux2~10_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][13]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][13]~combout\);

-- Location: LABCELL_X80_Y36_N54
\add_instance|LUT_FLUSH|BA[0][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][13]~combout\ = ( \add_instance|pc_predictor|Mux2~10_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][13]~combout\) # (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) ) # ( !\add_instance|pc_predictor|Mux2~10_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[0][0]~62_combout\ & \add_instance|LUT_FLUSH|BA[0][13]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][13]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][13]~combout\);

-- Location: LABCELL_X79_Y36_N57
\add_instance|LUT_FLUSH|BA[2][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][13]~combout\ = ( \add_instance|pc_predictor|Mux2~10_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) # (\add_instance|LUT_FLUSH|BA[2][13]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux2~10_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[2][13]~combout\ & !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][13]~combout\);

-- Location: MLABCELL_X82_Y36_N48
\add_instance|LUT_FLUSH|BA[1][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][13]~combout\ = ( \add_instance|pc_predictor|Mux2~10_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][13]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux2~10_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][13]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][13]~combout\);

-- Location: MLABCELL_X82_Y36_N30
\add_instance|PC|Dout~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~22_combout\ = ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][13]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[0][13]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[3][13]~combout\)) ) ) ) # ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][13]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\) # (\add_instance|LUT_FLUSH|BA[2][13]~combout\) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[1][13]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[0][13]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[3][13]~combout\)) ) ) ) # ( !\add_instance|PC|Dout[3]~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[1][13]~combout\ & ( (\add_instance|PC|Dout[3]~0_combout\ & \add_instance|LUT_FLUSH|BA[2][13]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[3][13]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[0][13]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][13]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[1][13]~combout\,
	combout => \add_instance|PC|Dout~22_combout\);

-- Location: MLABCELL_X82_Y36_N6
\add_instance|PC|Dout~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~23_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~22_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][13]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~22_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[4][13]~combout\)) # (\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[5][13]~combout\))) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~22_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][13]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~22_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[4][13]~combout\)) # (\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[5][13]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[4][13]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][13]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][13]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~22_combout\,
	combout => \add_instance|PC|Dout~23_combout\);

-- Location: MLABCELL_X82_Y36_N51
\add_instance|PC|Dout~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~24_combout\ = ( \add_instance|LUT_FLUSH|match~5_combout\ & ( (!\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & ((\add_instance|PC|Dout~23_combout\))) # (\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[7][13]~combout\)) ) ) # ( !\add_instance|LUT_FLUSH|match~5_combout\ & ( \add_instance|main_alu_1|Add0~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[7][13]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout~23_combout\,
	datad => \add_instance|main_alu_1|ALT_INV_Add0~53_sumout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	combout => \add_instance|PC|Dout~24_combout\);

-- Location: FF_X82_Y36_N53
\add_instance|PC|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~24_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(13));

-- Location: MLABCELL_X78_Y36_N9
\add_instance|pc_IF[13]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[13]~6_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((\add_instance|pc_predictor|Mux2~10_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- (\add_instance|PC|Dout\(13))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|pc_predictor|Mux2~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(13),
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~10_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|pc_IF[13]~6_combout\);

-- Location: FF_X78_Y36_N11
\add_instance|IF_ID_pipe|pc_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[13]~6_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(13));

-- Location: FF_X78_Y36_N29
\add_instance|ID_RR_pipe|pc_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(13),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(13));

-- Location: FF_X73_Y37_N17
\add_instance|RR_EXE_pipe|pc_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(13),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(13));

-- Location: FF_X79_Y36_N53
\add_instance|EXE_MEM_pipe|pc_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(13),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13));

-- Location: MLABCELL_X82_Y39_N48
\add_instance|LUT_FLUSH|CA[6][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[6][13]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (!\add_instance|LUT_FLUSH|CA[6][6]~1_combout\) # (\add_instance|LUT_FLUSH|CA[6][13]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( 
-- (\add_instance|LUT_FLUSH|CA[6][13]~combout\ & \add_instance|LUT_FLUSH|CA[6][6]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	combout => \add_instance|LUT_FLUSH|CA[6][13]~combout\);

-- Location: LABCELL_X83_Y39_N9
\add_instance|LUT_FLUSH|BA[6][0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~12_combout\ = ( \add_instance|LUT_FLUSH|CA[6][5]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) $ (\add_instance|LUT_FLUSH|CA[6][6]~combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[6][5]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) $ (\add_instance|LUT_FLUSH|CA[6][6]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][6]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][5]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~12_combout\);

-- Location: MLABCELL_X84_Y38_N36
\add_instance|LUT_FLUSH|BA[6][0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~13_combout\ = ( \add_instance|LUT_FLUSH|CA[6][1]~combout\ & ( (\add_instance|LUT_FLUSH|v\(6) & (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & (!\add_instance|LUT_FLUSH|CA[6][0]~combout\ $ 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[6][1]~combout\ & ( (\add_instance|LUT_FLUSH|v\(6) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & (!\add_instance|LUT_FLUSH|CA[6][0]~combout\ $ 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000001000000001000000000010000000010000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[6][0]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(6),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][1]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~13_combout\);

-- Location: LABCELL_X83_Y38_N3
\add_instance|LUT_FLUSH|BA[6][0]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~14_combout\ = ( \add_instance|LUT_FLUSH|CA[6][2]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & (!\add_instance|LUT_FLUSH|CA[6][3]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3)))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[6][2]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & (!\add_instance|LUT_FLUSH|CA[6][3]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[6][3]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][2]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~14_combout\);

-- Location: LABCELL_X83_Y40_N0
\add_instance|LUT_FLUSH|BA[6][0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~15_combout\ = ( \add_instance|LUT_FLUSH|BA[6][0]~14_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~13_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) $ (\add_instance|LUT_FLUSH|CA[6][4]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~13_combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][4]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~14_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~15_combout\);

-- Location: LABCELL_X83_Y39_N51
\add_instance|LUT_FLUSH|BA[6][0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~16_combout\ = ( \add_instance|LUT_FLUSH|BA[6][0]~15_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~12_combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) $ (\add_instance|LUT_FLUSH|CA[6][7]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][7]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~15_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~16_combout\);

-- Location: LABCELL_X83_Y39_N48
\add_instance|LUT_FLUSH|BA[6][0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~11_combout\ = ( \add_instance|LUT_FLUSH|CA[6][9]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) $ (\add_instance|LUT_FLUSH|CA[6][8]~combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[6][9]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) $ (\add_instance|LUT_FLUSH|CA[6][8]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][8]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][9]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~11_combout\);

-- Location: LABCELL_X83_Y39_N57
\add_instance|LUT_FLUSH|BA[6][0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~17_combout\ = ( \add_instance|LUT_FLUSH|BA[6][0]~11_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~16_combout\ & (!\add_instance|LUT_FLUSH|CA[6][10]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[6][10]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~11_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~17_combout\);

-- Location: LABCELL_X83_Y39_N54
\add_instance|LUT_FLUSH|BA[6][0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~10_combout\ = ( \add_instance|LUT_FLUSH|CA[6][12]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) $ (\add_instance|LUT_FLUSH|CA[6][11]~combout\))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[6][12]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) $ (\add_instance|LUT_FLUSH|CA[6][11]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[6][11]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][12]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~10_combout\);

-- Location: LABCELL_X83_Y39_N42
\add_instance|LUT_FLUSH|BA[6][0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~9_combout\ = ( \add_instance|LUT_FLUSH|CA[6][15]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & (!\add_instance|LUT_FLUSH|CA[6][14]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14)))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[6][15]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & (!\add_instance|LUT_FLUSH|CA[6][14]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[6][14]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[6][15]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~9_combout\);

-- Location: LABCELL_X83_Y39_N15
\add_instance|LUT_FLUSH|BA[6][0]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~18_combout\ = ( \add_instance|LUT_FLUSH|BA[6][0]~10_combout\ & ( \add_instance|LUT_FLUSH|BA[6][0]~9_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~17_combout\ & (!\add_instance|LUT_FLUSH|CA[6][13]~combout\ $ 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[6][13]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~17_combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~10_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~9_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~18_combout\);

-- Location: LABCELL_X83_Y39_N33
\add_instance|LUT_FLUSH|BA[6][0]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~19_combout\ = ( \add_instance|LUT_FLUSH|BA[6][0]~18_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[6][0]~18_combout\ & ( (\add_instance|LUT_FLUSH|process_0~1_combout\ & 
-- (\add_instance|LUT_FLUSH|v\(5) & (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & !\add_instance|LUT_FLUSH|v\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_process_0~1_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v\(6),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~18_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~19_combout\);

-- Location: LABCELL_X80_Y36_N45
\add_instance|LUT_FLUSH|BA[6][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][14]~combout\ = ( \add_instance|pc_predictor|Mux1~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) # (\add_instance|LUT_FLUSH|BA[6][14]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[6][14]~combout\ & !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][14]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][14]~combout\);

-- Location: LABCELL_X80_Y36_N42
\add_instance|LUT_FLUSH|BA[5][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][14]~combout\ = ( \add_instance|pc_predictor|Mux1~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) # (\add_instance|LUT_FLUSH|BA[5][14]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[5][14]~combout\ & !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[5][14]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][14]~combout\);

-- Location: LABCELL_X79_Y36_N48
\add_instance|LUT_FLUSH|BA[4][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][14]~combout\ = ( \add_instance|pc_predictor|Mux1~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][14]~combout\) # (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) ) # ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & \add_instance|LUT_FLUSH|BA[4][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][14]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][14]~combout\);

-- Location: LABCELL_X79_Y37_N6
\add_instance|LUT_FLUSH|BA[2][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][14]~combout\ = ( \add_instance|pc_predictor|Mux1~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][14]~combout\) # (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) ) # ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & \add_instance|LUT_FLUSH|BA[2][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][14]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][14]~combout\);

-- Location: LABCELL_X79_Y37_N45
\add_instance|LUT_FLUSH|BA[3][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][14]~combout\ = ( \add_instance|pc_predictor|Mux1~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][14]~combout\) # (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) ) # ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & \add_instance|LUT_FLUSH|BA[3][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][14]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][14]~combout\);

-- Location: LABCELL_X79_Y37_N18
\add_instance|LUT_FLUSH|BA[1][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][14]~combout\ = ( \add_instance|pc_predictor|Mux1~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][14]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][14]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][14]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][14]~combout\);

-- Location: LABCELL_X80_Y36_N36
\add_instance|LUT_FLUSH|BA[0][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][14]~combout\ = ( \add_instance|pc_predictor|Mux1~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][14]~combout\) # (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) ) # ( !\add_instance|pc_predictor|Mux1~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[0][0]~62_combout\ & \add_instance|LUT_FLUSH|BA[0][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][14]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][14]~combout\);

-- Location: LABCELL_X80_Y36_N30
\add_instance|PC|Dout~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~25_combout\ = ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[0][14]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\) # (\add_instance|LUT_FLUSH|BA[3][14]~combout\) ) ) ) # ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[0][14]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[1][14]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[2][14]~combout\)) ) ) ) # ( \add_instance|PC|Dout[3]~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[0][14]~combout\ & ( (\add_instance|LUT_FLUSH|BA[3][14]~combout\ & \add_instance|PC|Dout[3]~0_combout\) ) ) ) # ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[0][14]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[1][14]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[2][14]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][14]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[3][14]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][14]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[0][14]~combout\,
	combout => \add_instance|PC|Dout~25_combout\);

-- Location: LABCELL_X80_Y36_N12
\add_instance|PC|Dout~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~26_combout\ = ( \add_instance|LUT_FLUSH|BA[4][14]~combout\ & ( \add_instance|PC|Dout~25_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # ((!\add_instance|PC|Dout[3]~4_combout\ & ((\add_instance|LUT_FLUSH|BA[5][14]~combout\))) # 
-- (\add_instance|PC|Dout[3]~4_combout\ & (\add_instance|LUT_FLUSH|BA[6][14]~combout\))) ) ) ) # ( !\add_instance|LUT_FLUSH|BA[4][14]~combout\ & ( \add_instance|PC|Dout~25_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & 
-- (((\add_instance|PC|Dout[3]~4_combout\)))) # (\add_instance|PC|Dout[3]~1_combout\ & ((!\add_instance|PC|Dout[3]~4_combout\ & ((\add_instance|LUT_FLUSH|BA[5][14]~combout\))) # (\add_instance|PC|Dout[3]~4_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[6][14]~combout\)))) ) ) ) # ( \add_instance|LUT_FLUSH|BA[4][14]~combout\ & ( !\add_instance|PC|Dout~25_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & (((!\add_instance|PC|Dout[3]~4_combout\)))) # 
-- (\add_instance|PC|Dout[3]~1_combout\ & ((!\add_instance|PC|Dout[3]~4_combout\ & ((\add_instance|LUT_FLUSH|BA[5][14]~combout\))) # (\add_instance|PC|Dout[3]~4_combout\ & (\add_instance|LUT_FLUSH|BA[6][14]~combout\)))) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|BA[4][14]~combout\ & ( !\add_instance|PC|Dout~25_combout\ & ( (\add_instance|PC|Dout[3]~1_combout\ & ((!\add_instance|PC|Dout[3]~4_combout\ & ((\add_instance|LUT_FLUSH|BA[5][14]~combout\))) # (\add_instance|PC|Dout[3]~4_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[6][14]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[6][14]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[5][14]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datad => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[4][14]~combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~25_combout\,
	combout => \add_instance|PC|Dout~26_combout\);

-- Location: LABCELL_X80_Y36_N27
\add_instance|PC|Dout~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~27_combout\ = ( \add_instance|LUT_FLUSH|match~5_combout\ & ( \add_instance|PC|Dout~26_combout\ & ( (!\add_instance|LUT_FLUSH|Branch_addr~4_combout\) # (\add_instance|LUT_FLUSH|BA[7][14]~combout\) ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|match~5_combout\ & ( \add_instance|PC|Dout~26_combout\ & ( \add_instance|main_alu_1|Add0~57_sumout\ ) ) ) # ( \add_instance|LUT_FLUSH|match~5_combout\ & ( !\add_instance|PC|Dout~26_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[7][14]~combout\ & \add_instance|LUT_FLUSH|Branch_addr~4_combout\) ) ) ) # ( !\add_instance|LUT_FLUSH|match~5_combout\ & ( !\add_instance|PC|Dout~26_combout\ & ( \add_instance|main_alu_1|Add0~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000110000001100000000111111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[7][14]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datad => \add_instance|main_alu_1|ALT_INV_Add0~57_sumout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~26_combout\,
	combout => \add_instance|PC|Dout~27_combout\);

-- Location: FF_X80_Y36_N29
\add_instance|PC|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~27_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(14));

-- Location: LABCELL_X77_Y36_N42
\add_instance|main_alu_1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~57_sumout\ = SUM(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux1~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(14)))) ) + ( 
-- \add_instance|main_alu_1|Add0~54\ ))
-- \add_instance|main_alu_1|Add0~58\ = CARRY(( GND ) + ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux1~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(14)))) ) + ( 
-- \add_instance|main_alu_1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(14),
	cin => \add_instance|main_alu_1|Add0~54\,
	sumout => \add_instance|main_alu_1|Add0~57_sumout\,
	cout => \add_instance|main_alu_1|Add0~58\);

-- Location: FF_X77_Y36_N44
\add_instance|IF_ID_pipe|pc_2_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~57_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(14));

-- Location: FF_X78_Y35_N16
\add_instance|ID_RR_pipe|pc_2_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(14),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(14));

-- Location: FF_X79_Y37_N11
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(14),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(14));

-- Location: LABCELL_X70_Y38_N15
\add_instance|EXE_MEM_pipe|D3_reg|Dout[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[14]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(14),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[14]~feeder_combout\);

-- Location: LABCELL_X74_Y37_N36
\add_instance|Prio_mux_1|output[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[14]~1_combout\ = ( \add_instance|RR_EXE_pipe|D1_reg|Dout\(14) & ( ((!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) # 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(14)) ) ) # ( !\add_instance|RR_EXE_pipe|D1_reg|Dout\(14) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(14) & (((!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & \add_instance|Prio_mux_1|Equal0~1_combout\)) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011101000000000101110110100010111111111010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(14),
	combout => \add_instance|Prio_mux_1|output[14]~1_combout\);

-- Location: LABCELL_X77_Y35_N18
\add_instance|Alu_Oprd_sel1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux1~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ((\add_instance|Prio_mux_2|output[14]~1_combout\))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & 
-- (\add_instance|RR_EXE_pipe|pc_reg|Dout\(14))) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( \add_instance|Prio_mux_1|output[14]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(14),
	datac => \add_instance|Prio_mux_2|ALT_INV_output[14]~1_combout\,
	datad => \add_instance|Prio_mux_1|ALT_INV_output[14]~1_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux1~0_combout\);

-- Location: LABCELL_X77_Y35_N6
\add_instance|Alu_Oprd_sel1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux17~0_combout\ = ( \add_instance|Prio_mux_2|output[14]~1_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[14]~1_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux17~0_combout\);

-- Location: LABCELL_X74_Y36_N48
\add_instance|main_alu|adl_temp[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(14) = ( \add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ & 
-- \add_instance|main_alu|carryL~5_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((\add_instance|main_alu|carryL~5_combout\) # (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))))) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\) # (!\add_instance|main_alu|carryL~5_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & 
-- (!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ & !\add_instance|main_alu|carryL~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001101010010101100110101010101001100101011010100110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_carryL~5_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux18~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(14));

-- Location: LABCELL_X74_Y34_N42
\add_instance|main_alu|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~57_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux1~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[14]~1_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~54\ ))
-- \add_instance|main_alu|Add0~58\ = CARRY(( \add_instance|Alu_Oprd_sel1|Mux1~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[14]~1_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[14]~1_combout\,
	cin => \add_instance|main_alu|Add0~54\,
	sumout => \add_instance|main_alu|Add0~57_sumout\,
	cout => \add_instance|main_alu|Add0~58\);

-- Location: LABCELL_X75_Y36_N54
\add_instance|main_alu|dest[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[14]~14_combout\ = ( \add_instance|main_alu|adl_temp\(14) & ( \add_instance|main_alu|Add0~57_sumout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|adl_temp\(14) & ( 
-- \add_instance|main_alu|Add0~57_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( \add_instance|main_alu|adl_temp\(14) & ( 
-- !\add_instance|main_alu|Add0~57_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(14) & ( 
-- !\add_instance|main_alu|Add0~57_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101000000000110110100011001111011010110011001101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux17~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(14),
	dataf => \add_instance|main_alu|ALT_INV_Add0~57_sumout\,
	combout => \add_instance|main_alu|dest[14]~14_combout\);

-- Location: LABCELL_X79_Y37_N15
\add_instance|main_alu|dest[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(14) = ( \add_instance|main_alu|dest[14]~14_combout\ & ( (\add_instance|main_alu|dest\(14)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest[14]~14_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest\(14),
	dataf => \add_instance|main_alu|ALT_INV_dest[14]~14_combout\,
	combout => \add_instance|main_alu|dest\(14));

-- Location: FF_X70_Y38_N17
\add_instance|EXE_MEM_pipe|D3_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[14]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(14),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(14));

-- Location: FF_X64_Y36_N58
\add_instance|data_mem1|ram_block[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][14]~q\);

-- Location: LABCELL_X67_Y36_N45
\add_instance|data_mem1|ram_block[3][14]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[3][14]~32_combout\ = ( !\add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[3][14]~32_combout\);

-- Location: FF_X67_Y36_N47
\add_instance|data_mem1|ram_block[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[3][14]~32_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][14]~q\);

-- Location: MLABCELL_X65_Y36_N12
\add_instance|data_mem1|ram_block[2][14]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[2][14]~31_combout\ = ( !\add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[2][14]~31_combout\);

-- Location: FF_X65_Y36_N14
\add_instance|data_mem1|ram_block[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[2][14]~31_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][14]~q\);

-- Location: LABCELL_X68_Y34_N54
\add_instance|data_mem1|ram_block[0][14]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][14]~30_combout\ = ( !\add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[0][14]~30_combout\);

-- Location: FF_X68_Y34_N55
\add_instance|data_mem1|ram_block[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][14]~30_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][14]~q\);

-- Location: LABCELL_X64_Y36_N12
\add_instance|mi|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~5_combout\ = ( \add_instance|data_mem1|ram_block[0][14]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[1][14]~q\)) # (\add_instance|mi|Mem_addr\(1) & 
-- ((!\add_instance|data_mem1|ram_block[3][14]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[0][14]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[1][14]~q\)) # 
-- (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|data_mem1|ram_block[3][14]~q\))) ) ) ) # ( \add_instance|data_mem1|ram_block[0][14]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mem_addr\(1) & !\add_instance|data_mem1|ram_block[2][14]~q\) 
-- ) ) ) # ( !\add_instance|data_mem1|ram_block[0][14]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1)) # (!\add_instance|data_mem1|ram_block[2][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000000011110000000001011100010111000101110001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[1][14]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[3][14]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[2][14]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[0][14]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux31~5_combout\);

-- Location: LABCELL_X64_Y35_N30
\add_instance|data_mem1|ram_block[6][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[6][14]~feeder_combout\);

-- Location: FF_X64_Y35_N31
\add_instance|data_mem1|ram_block[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][14]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][14]~q\);

-- Location: FF_X65_Y36_N32
\add_instance|data_mem1|ram_block[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][14]~q\);

-- Location: MLABCELL_X65_Y35_N0
\add_instance|data_mem1|ram_block[5][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[5][14]~feeder_combout\);

-- Location: FF_X65_Y35_N1
\add_instance|data_mem1|ram_block[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][14]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][14]~q\);

-- Location: LABCELL_X66_Y35_N54
\add_instance|data_mem1|ram_block[4][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[4][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[4][14]~feeder_combout\);

-- Location: FF_X66_Y35_N55
\add_instance|data_mem1|ram_block[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[4][14]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][14]~q\);

-- Location: MLABCELL_X65_Y36_N33
\add_instance|mi|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~6_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[4][14]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[5][14]~q\))) # (\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|data_mem1|ram_block[7][14]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[4][14]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[6][14]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(0) & ( !\add_instance|data_mem1|ram_block[4][14]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[5][14]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[7][14]~q\)) ) ) ) # 
-- ( !\add_instance|mi|Mem_addr\(0) & ( !\add_instance|data_mem1|ram_block[4][14]~q\ & ( (\add_instance|data_mem1|ram_block[6][14]~q\ & \add_instance|mi|Mem_addr\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[6][14]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[7][14]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[5][14]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[4][14]~q\,
	combout => \add_instance|mi|Mux31~6_combout\);

-- Location: LABCELL_X67_Y35_N6
\add_instance|data_mem1|ram_block[12][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[12][14]~feeder_combout\);

-- Location: FF_X67_Y35_N7
\add_instance|data_mem1|ram_block[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][14]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][14]~q\);

-- Location: LABCELL_X68_Y35_N15
\add_instance|data_mem1|ram_block[13][14]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][14]~33_combout\ = ( !\add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[13][14]~33_combout\);

-- Location: FF_X68_Y35_N17
\add_instance|data_mem1|ram_block[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][14]~33_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][14]~q\);

-- Location: LABCELL_X68_Y35_N57
\add_instance|data_mem1|ram_block[14][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[14][14]~feeder_combout\);

-- Location: FF_X68_Y35_N59
\add_instance|data_mem1|ram_block[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][14]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][14]~q\);

-- Location: FF_X68_Y35_N38
\add_instance|data_mem1|ram_block[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][14]~q\);

-- Location: LABCELL_X68_Y35_N39
\add_instance|mi|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~8_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[15][14]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|data_mem1|ram_block[14][14]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[13][14]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|data_mem1|ram_block[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[12][14]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[13][14]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[14][14]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[15][14]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux31~8_combout\);

-- Location: FF_X68_Y36_N38
\add_instance|data_mem1|ram_block[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][14]~q\);

-- Location: LABCELL_X70_Y36_N21
\add_instance|data_mem1|ram_block[9][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[9][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[9][14]~feeder_combout\);

-- Location: FF_X70_Y36_N22
\add_instance|data_mem1|ram_block[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[9][14]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][14]~q\);

-- Location: LABCELL_X67_Y34_N9
\add_instance|data_mem1|ram_block[8][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[8][14]~feeder_combout\ = ( \add_instance|mi|Mem_in\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(14),
	combout => \add_instance|data_mem1|ram_block[8][14]~feeder_combout\);

-- Location: FF_X67_Y34_N11
\add_instance|data_mem1|ram_block[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[8][14]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][14]~q\);

-- Location: FF_X70_Y37_N35
\add_instance|data_mem1|ram_block[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(14),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][14]~q\);

-- Location: LABCELL_X68_Y36_N39
\add_instance|mi|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~7_combout\ = ( \add_instance|data_mem1|ram_block[8][14]~q\ & ( \add_instance|data_mem1|ram_block[10][14]~q\ & ( (!\add_instance|mi|Mem_addr\(0)) # ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][14]~q\))) # 
-- (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[11][14]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][14]~q\ & ( \add_instance|data_mem1|ram_block[10][14]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (((\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][14]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[11][14]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[8][14]~q\ & ( !\add_instance|data_mem1|ram_block[10][14]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|data_mem1|ram_block[9][14]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[11][14]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[8][14]~q\ & ( !\add_instance|data_mem1|ram_block[10][14]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|data_mem1|ram_block[9][14]~q\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[11][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[11][14]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[9][14]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[8][14]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[10][14]~q\,
	combout => \add_instance|mi|Mux31~7_combout\);

-- Location: MLABCELL_X65_Y38_N42
\add_instance|mi|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~9_combout\ = ( \add_instance|mi|Mux31~8_combout\ & ( \add_instance|mi|Mux31~7_combout\ & ( ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux31~5_combout\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|mi|Mux31~6_combout\)))) # (\add_instance|mi|Mem_addr\(3)) ) ) ) # ( !\add_instance|mi|Mux31~8_combout\ & ( \add_instance|mi|Mux31~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3))) # 
-- (\add_instance|mi|Mux31~5_combout\))) # (\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mux31~6_combout\ & !\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( \add_instance|mi|Mux31~8_combout\ & ( !\add_instance|mi|Mux31~7_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux31~5_combout\ & ((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3)) # (\add_instance|mi|Mux31~6_combout\)))) ) ) ) # ( 
-- !\add_instance|mi|Mux31~8_combout\ & ( !\add_instance|mi|Mux31~7_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux31~5_combout\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|mi|Mux31~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux31~5_combout\,
	datac => \add_instance|mi|ALT_INV_Mux31~6_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mux31~8_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux31~7_combout\,
	combout => \add_instance|mi|Mux31~9_combout\);

-- Location: MLABCELL_X65_Y38_N18
\add_instance|mi|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux31~10_combout\ = ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(14) & ( \add_instance|mi|Mux31~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\) # ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)) # ((!\add_instance|mi|Mem_addr\(4)) # 
-- (\add_instance|mi|Mux31~4_combout\))) ) ) ) # ( !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(14) & ( \add_instance|mi|Mux31~9_combout\ & ( (\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((!\add_instance|mi|Mem_addr\(4)) 
-- # (\add_instance|mi|Mux31~4_combout\)))) ) ) ) # ( \add_instance|EXE_MEM_pipe|D3_reg|Dout\(14) & ( !\add_instance|mi|Mux31~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\) # ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)) # 
-- ((\add_instance|mi|Mux31~4_combout\ & \add_instance|mi|Mem_addr\(4)))) ) ) ) # ( !\add_instance|EXE_MEM_pipe|D3_reg|Dout\(14) & ( !\add_instance|mi|Mux31~9_combout\ & ( (\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- (\add_instance|mi|Mux31~4_combout\ & \add_instance|mi|Mem_addr\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010001000000011111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datab => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|mi|ALT_INV_Mux31~4_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datae => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|mi|ALT_INV_Mux31~9_combout\,
	combout => \add_instance|mi|Mux31~10_combout\);

-- Location: MLABCELL_X65_Y38_N57
\add_instance|mi|WB_d3[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(14) = (!\add_instance|mi|Mux33~1_combout\ & (\add_instance|mi|Mux31~10_combout\)) # (\add_instance|mi|Mux33~1_combout\ & ((\add_instance|mi|WB_d3\(14))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mux31~10_combout\,
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|mi|ALT_INV_WB_d3\(14),
	combout => \add_instance|mi|WB_d3\(14));

-- Location: FF_X65_Y38_N59
\add_instance|p_mem_wb|D3_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(14),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(14));

-- Location: LABCELL_X75_Y39_N6
\add_instance|RF|registers[5][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][14]~combout\ = ( \add_instance|RF|registers[5][14]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux1~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[5][14]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~6_combout\ & \add_instance|cls|Mux1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datac => \add_instance|cls|ALT_INV_Mux1~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[5][14]~combout\,
	combout => \add_instance|RF|registers[5][14]~combout\);

-- Location: LABCELL_X75_Y38_N45
\add_instance|RF|registers[4][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][14]~combout\ = ( \add_instance|RF|registers[4][14]~combout\ & ( \add_instance|cls|Mux1~0_combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|RF|registers[4][14]~combout\ & ( \add_instance|cls|Mux1~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~5_combout\) ) ) ) # ( \add_instance|RF|registers[4][14]~combout\ & ( !\add_instance|cls|Mux1~0_combout\ & ( (!\input_vector[1]~input_o\ & !\add_instance|RF|Decoder0~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datae => \add_instance|RF|ALT_INV_registers[4][14]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|RF|registers[4][14]~combout\);

-- Location: LABCELL_X74_Y38_N33
\add_instance|RF|registers[6][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][14]~combout\ = ( \add_instance|cls|Mux1~0_combout\ & ( (!\input_vector[1]~input_o\ & ((\add_instance|RF|registers[6][14]~combout\) # (\add_instance|RF|Decoder0~7_combout\))) ) ) # ( !\add_instance|cls|Mux1~0_combout\ & ( 
-- (!\input_vector[1]~input_o\ & (!\add_instance|RF|Decoder0~7_combout\ & \add_instance|RF|registers[6][14]~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datad => \add_instance|RF|ALT_INV_registers[6][14]~combout\,
	dataf => \add_instance|cls|ALT_INV_Mux1~0_combout\,
	combout => \add_instance|RF|registers[6][14]~combout\);

-- Location: LABCELL_X74_Y41_N51
\add_instance|RF|registers[7][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][14]~combout\ = ( \add_instance|RF|registers[7][14]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux1~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[7][14]~combout\ & ( (\add_instance|cls|Mux1~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][14]~combout\,
	combout => \add_instance|RF|registers[7][14]~combout\);

-- Location: MLABCELL_X72_Y38_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~3_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[7][14]~combout\ & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[5][14]~combout\) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[7][14]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[4][14]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[6][14]~combout\))) ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[7][14]~combout\ & ( (\add_instance|RF|registers[5][14]~combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[7][14]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[4][14]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[6][14]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[5][14]~combout\,
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datac => \add_instance|RF|ALT_INV_registers[4][14]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[6][14]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RF|ALT_INV_registers[7][14]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~3_combout\);

-- Location: LABCELL_X74_Y41_N48
\add_instance|RF|registers[2][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][14]~combout\ = ( \add_instance|RF|registers[2][14]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux1~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[2][14]~combout\ & ( (\add_instance|cls|Mux1~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][14]~combout\,
	combout => \add_instance|RF|registers[2][14]~combout\);

-- Location: LABCELL_X74_Y38_N21
\add_instance|RF|registers[1][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][14]~combout\ = ( \add_instance|RF|registers[1][14]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux1~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[1][14]~combout\ & ( (\add_instance|RF|Decoder0~1_combout\ & (!\input_vector[1]~input_o\ & \add_instance|cls|Mux1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100100011001000110000000100000001001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|cls|ALT_INV_Mux1~0_combout\,
	datae => \add_instance|RF|ALT_INV_registers[1][14]~combout\,
	combout => \add_instance|RF|registers[1][14]~combout\);

-- Location: LABCELL_X74_Y41_N12
\add_instance|RR_EXE_pipe|D2_reg|Dout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~4_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[3][14]~combout\ ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[1][14]~combout\ ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[2][14]~combout\ ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[0][14]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[2][14]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[1][14]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[3][14]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[0][14]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~4_combout\);

-- Location: LABCELL_X77_Y35_N12
\add_instance|RR_EXE_pipe|D2_reg|Dout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~5_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ( \add_instance|RR_EXE_pipe|D2_reg|Dout~4_combout\ & ( (!\add_instance|y\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~3_combout\)) # (\add_instance|y\(2) & 
-- ((\add_instance|p_mem_wb|D3_reg|Dout\(14)))) ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ( \add_instance|RR_EXE_pipe|D2_reg|Dout~4_combout\ & ( (!\add_instance|y\(2)) # (\add_instance|p_mem_wb|D3_reg|Dout\(14)) ) ) ) # ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~4_combout\ & ( (!\add_instance|y\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~3_combout\)) # (\add_instance|y\(2) & ((\add_instance|p_mem_wb|D3_reg|Dout\(14)))) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~4_combout\ & ( (\add_instance|y\(2) & \add_instance|p_mem_wb|D3_reg|Dout\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001000100111011110101010111111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_y\(2),
	datab => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~3_combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(14),
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~4_combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~5_combout\);

-- Location: FF_X77_Y35_N14
\add_instance|RR_EXE_pipe|D2_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D2_reg|Dout~5_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(14));

-- Location: LABCELL_X77_Y35_N24
\add_instance|Prio_mux_2|output[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[14]~1_combout\ = ( \add_instance|Addr_cmp_4|Equal0~0_combout\ & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(14) & ( ((!\add_instance|Prio_mux_2|Equal0~1_combout\) # (\add_instance|p_mem_wb|D3_reg|Dout\(14))) # 
-- (\add_instance|Addr_cmp_3|Equal0~0_combout\) ) ) ) # ( !\add_instance|Addr_cmp_4|Equal0~0_combout\ & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(14) & ( ((!\add_instance|Prio_mux_2|Equal0~0_combout\ & ((!\add_instance|Prio_mux_2|Equal0~1_combout\) # 
-- (\add_instance|Addr_cmp_3|Equal0~0_combout\)))) # (\add_instance|p_mem_wb|D3_reg|Dout\(14)) ) ) ) # ( \add_instance|Addr_cmp_4|Equal0~0_combout\ & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(14) & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (\add_instance|Prio_mux_2|Equal0~1_combout\ & \add_instance|p_mem_wb|D3_reg|Dout\(14))) ) ) ) # ( !\add_instance|Addr_cmp_4|Equal0~0_combout\ & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(14) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(14) & 
-- (((!\add_instance|Addr_cmp_3|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~1_combout\)) # (\add_instance|Prio_mux_2|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111011000000000000101011000100111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(14),
	datae => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(14),
	combout => \add_instance|Prio_mux_2|output[14]~1_combout\);

-- Location: LABCELL_X79_Y37_N9
\add_instance|pc_predictor|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux1~0_combout\ = ( \add_instance|main_alu|dest\(14) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(14))))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\)) # (\add_instance|Prio_mux_2|output[14]~1_combout\))) ) ) # ( !\add_instance|main_alu|dest\(14) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(14))))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|Prio_mux_2|output[14]~1_combout\ & (\add_instance|pc_predictor|Mux2~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100110001111111010011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_output[14]~1_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(14),
	dataf => \add_instance|main_alu|ALT_INV_dest\(14),
	combout => \add_instance|pc_predictor|Mux1~0_combout\);

-- Location: LABCELL_X77_Y36_N45
\add_instance|main_alu_1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~61_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux0~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(15)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(15),
	cin => \add_instance|main_alu_1|Add0~58\,
	sumout => \add_instance|main_alu_1|Add0~61_sumout\);

-- Location: MLABCELL_X84_Y39_N3
\add_instance|LUT_FLUSH|BA[5][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][15]~combout\ = ( \add_instance|LUT_FLUSH|BA[5][15]~combout\ & ( \add_instance|pc_predictor|Mux0~0_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[5][15]~combout\ & ( \add_instance|pc_predictor|Mux0~0_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[5][0]~30_combout\ ) ) ) # ( \add_instance|LUT_FLUSH|BA[5][15]~combout\ & ( !\add_instance|pc_predictor|Mux0~0_combout\ & ( !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[5][15]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][15]~combout\);

-- Location: MLABCELL_X82_Y39_N3
\add_instance|LUT_FLUSH|BA[6][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][15]~combout\ = ( \add_instance|pc_predictor|Mux0~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][15]~combout\) # (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) ) # ( !\add_instance|pc_predictor|Mux0~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & \add_instance|LUT_FLUSH|BA[6][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][15]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][15]~combout\);

-- Location: LABCELL_X79_Y36_N18
\add_instance|LUT_FLUSH|BA[4][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][15]~combout\ = ( \add_instance|pc_predictor|Mux0~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][15]~combout\) # (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) ) # ( !\add_instance|pc_predictor|Mux0~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & \add_instance|LUT_FLUSH|BA[4][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][15]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][15]~combout\);

-- Location: LABCELL_X80_Y39_N36
\add_instance|LUT_FLUSH|BA[0][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][15]~combout\ = ( \add_instance|pc_predictor|Mux0~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][15]~combout\) # (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) ) # ( !\add_instance|pc_predictor|Mux0~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[0][0]~62_combout\ & \add_instance|LUT_FLUSH|BA[0][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][15]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][15]~combout\);

-- Location: LABCELL_X80_Y36_N18
\add_instance|LUT_FLUSH|BA[3][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][15]~combout\ = ( \add_instance|pc_predictor|Mux0~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][15]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux0~0_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][15]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][15]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][15]~combout\);

-- Location: LABCELL_X80_Y39_N54
\add_instance|LUT_FLUSH|BA[1][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][15]~combout\ = ( \add_instance|pc_predictor|Mux0~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][15]~combout\) # (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) ) # ( !\add_instance|pc_predictor|Mux0~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[1][0]~73_combout\ & \add_instance|LUT_FLUSH|BA[1][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][15]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][15]~combout\);

-- Location: LABCELL_X80_Y35_N48
\add_instance|LUT_FLUSH|BA[2][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][15]~combout\ = ( \add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( \add_instance|pc_predictor|Mux0~0_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( \add_instance|pc_predictor|Mux0~0_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[2][15]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( !\add_instance|pc_predictor|Mux0~0_combout\ & ( \add_instance|LUT_FLUSH|BA[2][15]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][15]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][15]~combout\);

-- Location: LABCELL_X81_Y38_N36
\add_instance|PC|Dout~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~28_combout\ = ( \add_instance|LUT_FLUSH|BA[1][15]~combout\ & ( \add_instance|LUT_FLUSH|BA[2][15]~combout\ & ( (!\add_instance|PC|Dout[3]~2_combout\) # ((!\add_instance|PC|Dout[3]~0_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[0][15]~combout\)) # (\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[3][15]~combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|BA[1][15]~combout\ & ( \add_instance|LUT_FLUSH|BA[2][15]~combout\ & ( 
-- (!\add_instance|PC|Dout[3]~0_combout\ & (\add_instance|LUT_FLUSH|BA[0][15]~combout\ & (\add_instance|PC|Dout[3]~2_combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & (((!\add_instance|PC|Dout[3]~2_combout\) # 
-- (\add_instance|LUT_FLUSH|BA[3][15]~combout\)))) ) ) ) # ( \add_instance|LUT_FLUSH|BA[1][15]~combout\ & ( !\add_instance|LUT_FLUSH|BA[2][15]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & (((!\add_instance|PC|Dout[3]~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|BA[0][15]~combout\))) # (\add_instance|PC|Dout[3]~0_combout\ & (((\add_instance|PC|Dout[3]~2_combout\ & \add_instance|LUT_FLUSH|BA[3][15]~combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|BA[1][15]~combout\ & ( 
-- !\add_instance|LUT_FLUSH|BA[2][15]~combout\ & ( (\add_instance|PC|Dout[3]~2_combout\ & ((!\add_instance|PC|Dout[3]~0_combout\ & (\add_instance|LUT_FLUSH|BA[0][15]~combout\)) # (\add_instance|PC|Dout[3]~0_combout\ & 
-- ((\add_instance|LUT_FLUSH|BA[3][15]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[0][15]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][15]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[1][15]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[2][15]~combout\,
	combout => \add_instance|PC|Dout~28_combout\);

-- Location: LABCELL_X81_Y38_N18
\add_instance|PC|Dout~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~29_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~28_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][15]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~28_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][15]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][15]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~28_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][15]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~28_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][15]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][15]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][15]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][15]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][15]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~28_combout\,
	combout => \add_instance|PC|Dout~29_combout\);

-- Location: LABCELL_X81_Y38_N12
\add_instance|PC|Dout~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~30_combout\ = ( \add_instance|PC|Dout~29_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~61_sumout\)))) # (\add_instance|LUT_FLUSH|match~5_combout\ & 
-- (((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\)) # (\add_instance|LUT_FLUSH|BA[7][15]~combout\))) ) ) # ( !\add_instance|PC|Dout~29_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~61_sumout\)))) # 
-- (\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|LUT_FLUSH|BA[7][15]~combout\ & (\add_instance|LUT_FLUSH|Branch_addr~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100110001111111010011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][15]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datad => \add_instance|main_alu_1|ALT_INV_Add0~61_sumout\,
	dataf => \add_instance|PC|ALT_INV_Dout~29_combout\,
	combout => \add_instance|PC|Dout~30_combout\);

-- Location: FF_X81_Y38_N14
\add_instance|PC|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~30_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(15));

-- Location: LABCELL_X77_Y39_N6
\add_instance|pc_IF[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[15]~7_combout\ = ( \add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|PC|Dout\(15) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|pc_predictor|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|PC|ALT_INV_Dout\(15),
	datac => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	combout => \add_instance|pc_IF[15]~7_combout\);

-- Location: FF_X77_Y39_N7
\add_instance|IF_ID_pipe|pc_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[15]~7_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(15));

-- Location: FF_X77_Y39_N16
\add_instance|ID_RR_pipe|pc_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(15),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(15));

-- Location: FF_X79_Y37_N59
\add_instance|RR_EXE_pipe|pc_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(15),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(15));

-- Location: FF_X79_Y38_N53
\add_instance|EXE_MEM_pipe|pc_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(15),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15));

-- Location: LABCELL_X79_Y38_N33
\add_instance|LUT_FLUSH|CA[1][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[1][15]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( (\add_instance|LUT_FLUSH|v[1]~3_combout\) # (\add_instance|LUT_FLUSH|CA[1][15]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( 
-- (\add_instance|LUT_FLUSH|CA[1][15]~combout\ & !\add_instance|LUT_FLUSH|v[1]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][15]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_v[1]~3_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	combout => \add_instance|LUT_FLUSH|CA[1][15]~combout\);

-- Location: LABCELL_X79_Y38_N45
\add_instance|LUT_FLUSH|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~4_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][15]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux0~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(15)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][15]~combout\ $ (!\add_instance|pc_predictor|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100101011010100110010101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[1][15]~combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(15),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~4_combout\);

-- Location: LABCELL_X79_Y38_N30
\add_instance|LUT_FLUSH|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~3_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][14]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux1~0_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(14))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][14]~combout\ $ (!\add_instance|pc_predictor|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000011110110100100001111011010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(14),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][14]~combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~3_combout\);

-- Location: LABCELL_X79_Y38_N12
\add_instance|LUT_FLUSH|Branch_addr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~21_combout\ = ( \add_instance|LUT_FLUSH|CA[1][12]~combout\ & ( \add_instance|pc_IF[13]~6_combout\ & ( (\add_instance|pc_IF[12]~5_combout\ & (!\add_instance|LUT_FLUSH|Equal2~4_combout\ & 
-- (\add_instance|LUT_FLUSH|CA[1][13]~combout\ & !\add_instance|LUT_FLUSH|Equal2~3_combout\))) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[1][12]~combout\ & ( \add_instance|pc_IF[13]~6_combout\ & ( (!\add_instance|pc_IF[12]~5_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal2~4_combout\ & (\add_instance|LUT_FLUSH|CA[1][13]~combout\ & !\add_instance|LUT_FLUSH|Equal2~3_combout\))) ) ) ) # ( \add_instance|LUT_FLUSH|CA[1][12]~combout\ & ( !\add_instance|pc_IF[13]~6_combout\ & ( 
-- (\add_instance|pc_IF[12]~5_combout\ & (!\add_instance|LUT_FLUSH|Equal2~4_combout\ & (!\add_instance|LUT_FLUSH|CA[1][13]~combout\ & !\add_instance|LUT_FLUSH|Equal2~3_combout\))) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[1][12]~combout\ & ( 
-- !\add_instance|pc_IF[13]~6_combout\ & ( (!\add_instance|pc_IF[12]~5_combout\ & (!\add_instance|LUT_FLUSH|Equal2~4_combout\ & (!\add_instance|LUT_FLUSH|CA[1][13]~combout\ & !\add_instance|LUT_FLUSH|Equal2~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000010000000000000000001000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[12]~5_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal2~4_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][13]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal2~3_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[1][12]~combout\,
	dataf => \add_instance|ALT_INV_pc_IF[13]~6_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~21_combout\);

-- Location: LABCELL_X80_Y40_N18
\add_instance|LUT_FLUSH|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~5_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][0]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux15~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(0))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][0]~combout\ $ (!\add_instance|pc_predictor|Mux15~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010110101001100101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[1][0]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(0),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~5_combout\);

-- Location: LABCELL_X80_Y40_N39
\add_instance|LUT_FLUSH|Branch_addr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~22_combout\ = ( \add_instance|pc_IF[1]~1_combout\ & ( !\add_instance|LUT_FLUSH|Equal2~5_combout\ & ( (\add_instance|LUT_FLUSH|CA[1][1]~combout\ & (\add_instance|LUT_FLUSH|v\(1) & (!\add_instance|pc_IF[2]~2_combout\ $ 
-- (\add_instance|LUT_FLUSH|CA[1][2]~combout\)))) ) ) ) # ( !\add_instance|pc_IF[1]~1_combout\ & ( !\add_instance|LUT_FLUSH|Equal2~5_combout\ & ( (!\add_instance|LUT_FLUSH|CA[1][1]~combout\ & (\add_instance|LUT_FLUSH|v\(1) & 
-- (!\add_instance|pc_IF[2]~2_combout\ $ (\add_instance|LUT_FLUSH|CA[1][2]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000001000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[1][1]~combout\,
	datab => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(1),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[1][2]~combout\,
	datae => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal2~5_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~22_combout\);

-- Location: LABCELL_X80_Y37_N33
\add_instance|LUT_FLUSH|Equal2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~8_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][8]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux7~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(8))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|pc_predictor|Mux7~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[1][8]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100010110100011110001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(8),
	datab => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][8]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~8_combout\);

-- Location: LABCELL_X81_Y35_N39
\add_instance|LUT_FLUSH|Equal2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~11_combout\ = ( \add_instance|LUT_FLUSH|CA[1][11]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(11)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[1][11]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((\add_instance|PC|Dout\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000111010101010100011110101010101110001010101010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(11),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[1][11]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~11_combout\);

-- Location: LABCELL_X81_Y39_N54
\add_instance|LUT_FLUSH|Equal2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~6_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][6]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux9~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(6)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux9~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[1][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110001111000110011000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[1][6]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(6),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~6_combout\);

-- Location: LABCELL_X80_Y39_N3
\add_instance|LUT_FLUSH|Equal2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~10_combout\ = ( \add_instance|PC|Dout\(10) & ( !\add_instance|LUT_FLUSH|CA[1][10]~combout\ $ (((!\add_instance|pc_predictor|Mux5~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\))))) ) ) # ( !\add_instance|PC|Dout\(10) & ( !\add_instance|LUT_FLUSH|CA[1][10]~combout\ $ (((!\add_instance|pc_predictor|Mux5~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001001001101101100110000110011110010010011011011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[1][10]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	datae => \add_instance|PC|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|Equal2~10_combout\);

-- Location: LABCELL_X80_Y37_N12
\add_instance|LUT_FLUSH|Equal2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~9_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[1][9]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux6~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(9))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|pc_predictor|Mux6~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[1][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100010110100011110001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(9),
	datab => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[1][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~9_combout\);

-- Location: LABCELL_X80_Y38_N27
\add_instance|LUT_FLUSH|Equal2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal2~7_combout\ = ( \add_instance|LUT_FLUSH|CA[1][7]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (((!\add_instance|pc_predictor|Mux8~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux8~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(7))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[1][7]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (((\add_instance|pc_predictor|Mux8~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((\add_instance|pc_predictor|Mux8~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|PC|Dout\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111101000000011111110111111110000000101111111000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(7),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[1][7]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal2~7_combout\);

-- Location: LABCELL_X81_Y38_N30
\add_instance|LUT_FLUSH|Branch_addr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~23_combout\ = ( !\add_instance|LUT_FLUSH|Equal2~9_combout\ & ( !\add_instance|LUT_FLUSH|Equal2~7_combout\ & ( (!\add_instance|LUT_FLUSH|Equal2~8_combout\ & (!\add_instance|LUT_FLUSH|Equal2~11_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal2~6_combout\ & !\add_instance|LUT_FLUSH|Equal2~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal2~8_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal2~11_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal2~6_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal2~10_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal2~9_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal2~7_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~23_combout\);

-- Location: LABCELL_X81_Y38_N0
\add_instance|LUT_FLUSH|Branch_addr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~24_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~22_combout\ & ( \add_instance|LUT_FLUSH|Branch_addr~23_combout\ & ( (!\add_instance|LUT_FLUSH|Equal2~0_combout\ & (!\add_instance|LUT_FLUSH|Equal2~2_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal2~1_combout\ & \add_instance|LUT_FLUSH|Branch_addr~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal2~0_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal2~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal2~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~21_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~22_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~23_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~24_combout\);

-- Location: LABCELL_X79_Y38_N0
\add_instance|LUT_FLUSH|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~1_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][15]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux0~0_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(15))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][15]~combout\ $ (!\add_instance|pc_predictor|Mux0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110110001100011011011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(15),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[0][15]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~1_combout\);

-- Location: LABCELL_X79_Y38_N27
\add_instance|LUT_FLUSH|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~0_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][14]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux1~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(14)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][14]~combout\ $ (!\add_instance|pc_predictor|Mux1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111001011011000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[0][14]~combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(14),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~0_combout\);

-- Location: LABCELL_X79_Y38_N6
\add_instance|LUT_FLUSH|match~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|match~0_combout\ = ( \add_instance|pc_IF[12]~5_combout\ & ( !\add_instance|LUT_FLUSH|Equal1~0_combout\ & ( (!\add_instance|LUT_FLUSH|Equal1~1_combout\ & (\add_instance|LUT_FLUSH|CA[0][12]~combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[0][13]~combout\ $ (\add_instance|pc_IF[13]~6_combout\)))) ) ) ) # ( !\add_instance|pc_IF[12]~5_combout\ & ( !\add_instance|LUT_FLUSH|Equal1~0_combout\ & ( (!\add_instance|LUT_FLUSH|Equal1~1_combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[0][12]~combout\ & (!\add_instance|LUT_FLUSH|CA[0][13]~combout\ $ (\add_instance|pc_IF[13]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal1~1_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[0][12]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][13]~combout\,
	datad => \add_instance|ALT_INV_pc_IF[13]~6_combout\,
	datae => \add_instance|ALT_INV_pc_IF[12]~5_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal1~0_combout\,
	combout => \add_instance|LUT_FLUSH|match~0_combout\);

-- Location: LABCELL_X81_Y39_N48
\add_instance|LUT_FLUSH|CA[7][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][5]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][5]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][5]~combout\ & \add_instance|LUT_FLUSH|CA[7][15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	combout => \add_instance|LUT_FLUSH|CA[7][5]~combout\);

-- Location: LABCELL_X81_Y39_N51
\add_instance|LUT_FLUSH|Equal8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~6_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[7][5]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux10~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(5)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[7][5]~combout\ $ (!\add_instance|pc_predictor|Mux10~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][5]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(5),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~6_combout\);

-- Location: LABCELL_X81_Y40_N33
\add_instance|LUT_FLUSH|CA[7][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][0]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][0]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][0]~combout\ & \add_instance|LUT_FLUSH|CA[7][15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	combout => \add_instance|LUT_FLUSH|CA[7][0]~combout\);

-- Location: LABCELL_X81_Y40_N9
\add_instance|LUT_FLUSH|Branch_addr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~1_combout\ = ( \add_instance|LUT_FLUSH|v\(7) & ( \add_instance|LUT_FLUSH|CA[7][0]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux15~2_combout\)))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux15~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(0))))) ) ) ) # ( 
-- \add_instance|LUT_FLUSH|v\(7) & ( !\add_instance|LUT_FLUSH|CA[7][0]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux15~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux15~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100000001000000000000000000000000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(0),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_v\(7),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][0]~combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~1_combout\);

-- Location: LABCELL_X79_Y40_N33
\add_instance|LUT_FLUSH|CA[7][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][1]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][1]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & \add_instance|LUT_FLUSH|CA[7][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][1]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|CA[7][1]~combout\);

-- Location: LABCELL_X79_Y40_N15
\add_instance|LUT_FLUSH|Equal8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~2_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[7][1]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux14~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(1))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[7][1]~combout\ & ( !\add_instance|pc_predictor|Mux14~2_combout\ ) ) ) # ( 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[7][1]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((\add_instance|pc_predictor|Mux14~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- (\add_instance|PC|Dout\(1))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[7][1]~combout\ & ( \add_instance|pc_predictor|Mux14~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000111010001110111110000111100001110001011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(1),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][1]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~2_combout\);

-- Location: MLABCELL_X82_Y40_N45
\add_instance|LUT_FLUSH|CA[7][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][2]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][2]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & \add_instance|LUT_FLUSH|CA[7][2]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][2]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	combout => \add_instance|LUT_FLUSH|CA[7][2]~combout\);

-- Location: MLABCELL_X82_Y40_N42
\add_instance|LUT_FLUSH|Equal8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~3_combout\ = ( \add_instance|LUT_FLUSH|CA[7][2]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(2)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][2]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux13~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000111010101010100011110101010101110001010101010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(2),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][2]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~3_combout\);

-- Location: LABCELL_X83_Y40_N21
\add_instance|LUT_FLUSH|CA[7][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][4]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][4]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & \add_instance|LUT_FLUSH|CA[7][4]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][4]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|CA[7][4]~combout\);

-- Location: LABCELL_X83_Y40_N18
\add_instance|LUT_FLUSH|Equal8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~5_combout\ = ( \add_instance|PC|Dout\(4) & ( !\add_instance|LUT_FLUSH|CA[7][4]~combout\ $ (((!\add_instance|pc_predictor|Mux11~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\))))) ) ) # ( !\add_instance|PC|Dout\(4) & ( !\add_instance|LUT_FLUSH|CA[7][4]~combout\ $ (((!\add_instance|pc_predictor|Mux11~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101001010101011010100101010110101010100101011010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][4]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(4),
	combout => \add_instance|LUT_FLUSH|Equal8~5_combout\);

-- Location: MLABCELL_X84_Y40_N15
\add_instance|LUT_FLUSH|CA[7][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][3]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][3]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & \add_instance|LUT_FLUSH|CA[7][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][3]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	combout => \add_instance|LUT_FLUSH|CA[7][3]~combout\);

-- Location: LABCELL_X83_Y38_N30
\add_instance|LUT_FLUSH|Equal8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~4_combout\ = ( \add_instance|LUT_FLUSH|CA[7][3]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux12~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux12~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(3))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][3]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux12~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux12~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111111111110000100001111111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(3),
	datad => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][3]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~4_combout\);

-- Location: MLABCELL_X82_Y38_N42
\add_instance|LUT_FLUSH|Branch_addr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~2_combout\ = ( !\add_instance|LUT_FLUSH|Equal8~5_combout\ & ( !\add_instance|LUT_FLUSH|Equal8~4_combout\ & ( (!\add_instance|LUT_FLUSH|Equal8~6_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~1_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal8~2_combout\ & !\add_instance|LUT_FLUSH|Equal8~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal8~6_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~1_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal8~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal8~3_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal8~5_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal8~4_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~2_combout\);

-- Location: LABCELL_X83_Y37_N18
\add_instance|LUT_FLUSH|Equal8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~12_combout\ = ( \add_instance|LUT_FLUSH|CA[7][11]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux4~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(11)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][11]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux4~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111111110001111000001111000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(11),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][11]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~12_combout\);

-- Location: MLABCELL_X84_Y40_N6
\add_instance|LUT_FLUSH|CA[7][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][10]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][10]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][10]~combout\ & \add_instance|LUT_FLUSH|CA[7][15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[7][10]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	combout => \add_instance|LUT_FLUSH|CA[7][10]~combout\);

-- Location: MLABCELL_X84_Y40_N27
\add_instance|LUT_FLUSH|Equal8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~11_combout\ = ( \add_instance|LUT_FLUSH|CA[7][10]~combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|pc_predictor|Mux5~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|PC|Dout\(10))) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][10]~combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((\add_instance|pc_predictor|Mux5~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|PC|Dout\(10))) ) ) ) # ( \add_instance|LUT_FLUSH|CA[7][10]~combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( 
-- !\add_instance|pc_predictor|Mux5~2_combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][10]~combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|pc_predictor|Mux5~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110101001101011100101011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(10),
	datab => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[7][10]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~11_combout\);

-- Location: MLABCELL_X82_Y40_N48
\add_instance|LUT_FLUSH|CA[7][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][6]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][6]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][6]~combout\ & \add_instance|LUT_FLUSH|CA[7][15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][6]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|CA[7][6]~combout\);

-- Location: LABCELL_X83_Y37_N0
\add_instance|LUT_FLUSH|Equal8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~7_combout\ = ( \add_instance|LUT_FLUSH|CA[7][6]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux9~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux9~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(6)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][6]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux9~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux9~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111111110001111000001111000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(6),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][6]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~7_combout\);

-- Location: LABCELL_X83_Y37_N12
\add_instance|LUT_FLUSH|CA[7][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][8]~combout\ = ( \add_instance|LUT_FLUSH|CA[7][8]~combout\ & ( (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8)) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][8]~combout\ & ( 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8) & !\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][8]~combout\,
	combout => \add_instance|LUT_FLUSH|CA[7][8]~combout\);

-- Location: LABCELL_X83_Y37_N39
\add_instance|LUT_FLUSH|Equal8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~9_combout\ = ( \add_instance|PC|Dout\(8) & ( !\add_instance|LUT_FLUSH|CA[7][8]~combout\ $ (((!\add_instance|pc_predictor|Mux7~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))))) ) ) # ( !\add_instance|PC|Dout\(8) & ( !\add_instance|LUT_FLUSH|CA[7][8]~combout\ $ (((!\add_instance|pc_predictor|Mux7~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111100001000011111110000100011110111100000001111011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][8]~combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(8),
	combout => \add_instance|LUT_FLUSH|Equal8~9_combout\);

-- Location: LABCELL_X83_Y39_N36
\add_instance|LUT_FLUSH|CA[7][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][7]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][7]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & \add_instance|LUT_FLUSH|CA[7][7]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][7]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|CA[7][7]~combout\);

-- Location: LABCELL_X83_Y37_N54
\add_instance|LUT_FLUSH|Equal8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~8_combout\ = ( \add_instance|LUT_FLUSH|CA[7][7]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux8~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux8~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(7)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][7]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux8~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux8~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111111110001111000001111000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(7),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][7]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~8_combout\);

-- Location: MLABCELL_X84_Y37_N15
\add_instance|LUT_FLUSH|CA[7][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][9]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][9]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][9]~combout\ & \add_instance|LUT_FLUSH|CA[7][15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][9]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|CA[7][9]~combout\);

-- Location: LABCELL_X83_Y37_N24
\add_instance|LUT_FLUSH|Equal8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~10_combout\ = ( \add_instance|pc_predictor|Mux6~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[7][9]~combout\ $ (((\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- !\add_instance|PC|Dout\(9))))) ) ) # ( !\add_instance|pc_predictor|Mux6~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[7][9]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|PC|Dout\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000011110001111011100001111100001110000111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][9]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(9),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~10_combout\);

-- Location: LABCELL_X83_Y37_N30
\add_instance|LUT_FLUSH|Branch_addr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~3_combout\ = ( !\add_instance|LUT_FLUSH|Equal8~8_combout\ & ( !\add_instance|LUT_FLUSH|Equal8~10_combout\ & ( (!\add_instance|LUT_FLUSH|Equal8~12_combout\ & (!\add_instance|LUT_FLUSH|Equal8~11_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal8~7_combout\ & !\add_instance|LUT_FLUSH|Equal8~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal8~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal8~11_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal8~7_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal8~9_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal8~8_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal8~10_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~3_combout\);

-- Location: LABCELL_X81_Y40_N6
\add_instance|LUT_FLUSH|match~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|match~1_combout\ = ( \add_instance|LUT_FLUSH|v\(0) & ( \add_instance|LUT_FLUSH|CA[0][0]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux15~2_combout\)))) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux15~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|PC|Dout\(0))))) ) ) ) # ( 
-- \add_instance|LUT_FLUSH|v\(0) & ( !\add_instance|LUT_FLUSH|CA[0][0]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux15~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux15~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001110001000000000000000000000111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(0),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_v\(0),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[0][0]~combout\,
	combout => \add_instance|LUT_FLUSH|match~1_combout\);

-- Location: LABCELL_X83_Y40_N6
\add_instance|LUT_FLUSH|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~4_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|CA[0][3]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux12~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(3))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|CA[0][3]~combout\ & ( !\add_instance|pc_predictor|Mux12~2_combout\ ) ) ) # ( 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][3]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|pc_predictor|Mux12~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- (\add_instance|PC|Dout\(3))) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][3]~combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110101010111110000111100001111000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(3),
	datac => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[0][3]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~4_combout\);

-- Location: LABCELL_X81_Y41_N24
\add_instance|LUT_FLUSH|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~2_combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][1]~combout\ $ (((!\add_instance|PC|Dout\(1) & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\))) ) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][1]~combout\ $ (((!\add_instance|PC|Dout\(1)) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\))) ) ) ) # ( \add_instance|pc_predictor|Mux14~2_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][1]~combout\ ) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|LUT_FLUSH|CA[0][1]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101001010101010110101010101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[0][1]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(1),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~2_combout\);

-- Location: MLABCELL_X82_Y40_N15
\add_instance|LUT_FLUSH|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~3_combout\ = ( \add_instance|pc_predictor|Mux13~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][2]~combout\ $ (((\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- !\add_instance|PC|Dout\(2))))) ) ) # ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][2]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|PC|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011110000011110001111011100001111100001110000111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][2]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(2),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~3_combout\);

-- Location: LABCELL_X81_Y39_N42
\add_instance|LUT_FLUSH|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~6_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][5]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux10~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|PC|Dout\(5)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( !\add_instance|pc_predictor|Mux10~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[0][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010011101011000101001110101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][5]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~6_combout\);

-- Location: LABCELL_X83_Y38_N33
\add_instance|LUT_FLUSH|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~5_combout\ = ( \add_instance|LUT_FLUSH|CA[0][4]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux11~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux11~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(4)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[0][4]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux11~2_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux11~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111111110001111000001111000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(4),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[0][4]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~5_combout\);

-- Location: MLABCELL_X82_Y38_N36
\add_instance|LUT_FLUSH|match~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|match~2_combout\ = ( !\add_instance|LUT_FLUSH|Equal1~6_combout\ & ( !\add_instance|LUT_FLUSH|Equal1~5_combout\ & ( (\add_instance|LUT_FLUSH|match~1_combout\ & (!\add_instance|LUT_FLUSH|Equal1~4_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal1~2_combout\ & !\add_instance|LUT_FLUSH|Equal1~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_match~1_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal1~4_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal1~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal1~3_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal1~6_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal1~5_combout\,
	combout => \add_instance|LUT_FLUSH|match~2_combout\);

-- Location: LABCELL_X79_Y39_N0
\add_instance|LUT_FLUSH|Equal1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~11_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][10]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux5~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(10)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|pc_predictor|Mux5~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[0][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110001111000110011000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux5~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[0][10]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(10),
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~11_combout\);

-- Location: LABCELL_X80_Y37_N39
\add_instance|LUT_FLUSH|Equal1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~9_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][8]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|pc_predictor|Mux7~2_combout\))) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|PC|Dout\(8))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][8]~combout\ $ (!\add_instance|pc_predictor|Mux7~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100011001100011110001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(8),
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[0][8]~combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux7~2_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~9_combout\);

-- Location: LABCELL_X80_Y38_N9
\add_instance|LUT_FLUSH|Equal1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~8_combout\ = ( \add_instance|PC|Dout\(7) & ( !\add_instance|LUT_FLUSH|CA[0][7]~combout\ $ (((!\add_instance|pc_predictor|Mux8~2_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))))) ) ) # ( !\add_instance|PC|Dout\(7) & ( !\add_instance|LUT_FLUSH|CA[0][7]~combout\ $ (((!\add_instance|pc_predictor|Mux8~2_combout\) # ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111100001000011111110000100011110111100000001111011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[0][7]~combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(7),
	combout => \add_instance|LUT_FLUSH|Equal1~8_combout\);

-- Location: LABCELL_X81_Y35_N54
\add_instance|LUT_FLUSH|Equal1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~12_combout\ = ( \add_instance|LUT_FLUSH|CA[0][11]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(11)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[0][11]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux4~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010011010101010101001110101010101011001010101010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux4~2_combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(11),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[0][11]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~12_combout\);

-- Location: LABCELL_X81_Y37_N3
\add_instance|LUT_FLUSH|Equal1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~10_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][9]~combout\ $ (((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux6~2_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(9)))))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|pc_predictor|Mux6~2_combout\ $ (!\add_instance|LUT_FLUSH|CA[0][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000100111110110000010011111011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux6~2_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(9),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[0][9]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~10_combout\);

-- Location: MLABCELL_X82_Y38_N54
\add_instance|LUT_FLUSH|Equal1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal1~7_combout\ = ( \add_instance|pc_predictor|Mux9~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][6]~combout\ $ (((!\add_instance|PC|Dout\(6) & (\add_instance|LUT_FLUSH|Equal0~16_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) ) # ( !\add_instance|pc_predictor|Mux9~2_combout\ & ( !\add_instance|LUT_FLUSH|CA[0][6]~combout\ $ (((!\add_instance|PC|Dout\(6)) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010110010101010101011010101010101001101010101010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[0][6]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout\(6),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux9~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal1~7_combout\);

-- Location: MLABCELL_X82_Y38_N48
\add_instance|LUT_FLUSH|match~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|match~3_combout\ = ( !\add_instance|LUT_FLUSH|Equal1~10_combout\ & ( !\add_instance|LUT_FLUSH|Equal1~7_combout\ & ( (!\add_instance|LUT_FLUSH|Equal1~11_combout\ & (!\add_instance|LUT_FLUSH|Equal1~9_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal1~8_combout\ & !\add_instance|LUT_FLUSH|Equal1~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal1~11_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal1~9_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal1~8_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal1~12_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal1~10_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal1~7_combout\,
	combout => \add_instance|LUT_FLUSH|match~3_combout\);

-- Location: MLABCELL_X82_Y38_N0
\add_instance|LUT_FLUSH|match~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|match~4_combout\ = ( \add_instance|LUT_FLUSH|match~2_combout\ & ( \add_instance|LUT_FLUSH|match~3_combout\ & ( ((\add_instance|LUT_FLUSH|Branch_addr~2_combout\ & (\add_instance|LUT_FLUSH|Branch_addr~3_combout\ & 
-- \add_instance|LUT_FLUSH|Branch_addr~0_combout\))) # (\add_instance|LUT_FLUSH|match~0_combout\) ) ) ) # ( !\add_instance|LUT_FLUSH|match~2_combout\ & ( \add_instance|LUT_FLUSH|match~3_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~2_combout\ & 
-- (\add_instance|LUT_FLUSH|Branch_addr~3_combout\ & \add_instance|LUT_FLUSH|Branch_addr~0_combout\)) ) ) ) # ( \add_instance|LUT_FLUSH|match~2_combout\ & ( !\add_instance|LUT_FLUSH|match~3_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~2_combout\ & 
-- (\add_instance|LUT_FLUSH|Branch_addr~3_combout\ & \add_instance|LUT_FLUSH|Branch_addr~0_combout\)) ) ) ) # ( !\add_instance|LUT_FLUSH|match~2_combout\ & ( !\add_instance|LUT_FLUSH|match~3_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~2_combout\ & 
-- (\add_instance|LUT_FLUSH|Branch_addr~3_combout\ & \add_instance|LUT_FLUSH|Branch_addr~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_match~0_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~3_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~0_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_match~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_match~3_combout\,
	combout => \add_instance|LUT_FLUSH|match~4_combout\);

-- Location: LABCELL_X81_Y38_N54
\add_instance|LUT_FLUSH|match~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|match~5_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~28_combout\ & ( \add_instance|PC|Dout[3]~1_combout\ & ( \add_instance|LUT_FLUSH|Equal0~17_combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|Branch_addr~28_combout\ & ( 
-- \add_instance|PC|Dout[3]~1_combout\ & ( \add_instance|LUT_FLUSH|Equal0~17_combout\ ) ) ) # ( \add_instance|LUT_FLUSH|Branch_addr~28_combout\ & ( !\add_instance|PC|Dout[3]~1_combout\ & ( \add_instance|LUT_FLUSH|Equal0~17_combout\ ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|Branch_addr~28_combout\ & ( !\add_instance|PC|Dout[3]~1_combout\ & ( (\add_instance|LUT_FLUSH|Equal0~17_combout\ & (((\add_instance|LUT_FLUSH|match~4_combout\) # (\add_instance|PC|Dout[3]~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|Branch_addr~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~24_combout\,
	datab => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_match~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~28_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	combout => \add_instance|LUT_FLUSH|match~5_combout\);

-- Location: LABCELL_X77_Y39_N39
\add_instance|LUT_FLUSH|BA[5][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][5]~combout\ = ( \add_instance|pc_predictor|Mux10~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) # (\add_instance|LUT_FLUSH|BA[5][5]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[5][5]~combout\ & !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][5]~combout\);

-- Location: LABCELL_X77_Y38_N15
\add_instance|LUT_FLUSH|BA[4][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][5]~combout\ = ( \add_instance|pc_predictor|Mux10~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) # (\add_instance|LUT_FLUSH|BA[4][5]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[4][5]~combout\ & !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][5]~combout\);

-- Location: LABCELL_X77_Y39_N42
\add_instance|LUT_FLUSH|BA[6][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][5]~combout\ = ( \add_instance|pc_predictor|Mux10~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) # (\add_instance|LUT_FLUSH|BA[6][5]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[6][5]~combout\ & !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][5]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][5]~combout\);

-- Location: LABCELL_X77_Y38_N57
\add_instance|LUT_FLUSH|BA[0][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][5]~combout\ = ( \add_instance|pc_predictor|Mux10~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][5]~combout\) # (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) ) # ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[0][0]~62_combout\ & \add_instance|LUT_FLUSH|BA[0][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][5]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][5]~combout\);

-- Location: LABCELL_X77_Y39_N30
\add_instance|LUT_FLUSH|BA[2][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][5]~combout\ = ( \add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( \add_instance|pc_predictor|Mux10~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( \add_instance|pc_predictor|Mux10~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[2][5]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][5]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][5]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][5]~combout\);

-- Location: LABCELL_X77_Y39_N0
\add_instance|LUT_FLUSH|BA[3][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][5]~combout\ = ( \add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & ( \add_instance|pc_predictor|Mux10~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & ( \add_instance|LUT_FLUSH|BA[3][5]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][5]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][5]~combout\);

-- Location: LABCELL_X77_Y38_N18
\add_instance|LUT_FLUSH|BA[1][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][5]~combout\ = ( \add_instance|pc_predictor|Mux10~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][5]~combout\) # (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) ) # ( !\add_instance|pc_predictor|Mux10~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[1][0]~73_combout\ & \add_instance|LUT_FLUSH|BA[1][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][5]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux10~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][5]~combout\);

-- Location: MLABCELL_X82_Y37_N24
\add_instance|PC|Dout~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~31_combout\ = ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[3][5]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[0][5]~combout\ ) ) ) # ( \add_instance|PC|Dout[3]~0_combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][5]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][5]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[0][5]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[2][5]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][5]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~31_combout\);

-- Location: MLABCELL_X82_Y37_N18
\add_instance|PC|Dout~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~32_combout\ = ( \add_instance|LUT_FLUSH|BA[6][5]~combout\ & ( \add_instance|PC|Dout~31_combout\ & ( ((!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][5]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[5][5]~combout\))) # (\add_instance|PC|Dout[3]~4_combout\) ) ) ) # ( !\add_instance|LUT_FLUSH|BA[6][5]~combout\ & ( \add_instance|PC|Dout~31_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & 
-- (((\add_instance|LUT_FLUSH|BA[4][5]~combout\)) # (\add_instance|PC|Dout[3]~4_combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (!\add_instance|PC|Dout[3]~4_combout\ & (\add_instance|LUT_FLUSH|BA[5][5]~combout\))) ) ) ) # ( 
-- \add_instance|LUT_FLUSH|BA[6][5]~combout\ & ( !\add_instance|PC|Dout~31_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & (!\add_instance|PC|Dout[3]~4_combout\ & ((\add_instance|LUT_FLUSH|BA[4][5]~combout\)))) # (\add_instance|PC|Dout[3]~1_combout\ & 
-- (((\add_instance|LUT_FLUSH|BA[5][5]~combout\)) # (\add_instance|PC|Dout[3]~4_combout\))) ) ) ) # ( !\add_instance|LUT_FLUSH|BA[6][5]~combout\ & ( !\add_instance|PC|Dout~31_combout\ & ( (!\add_instance|PC|Dout[3]~4_combout\ & 
-- ((!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][5]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][5]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datab => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][5]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[6][5]~combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~31_combout\,
	combout => \add_instance|PC|Dout~32_combout\);

-- Location: MLABCELL_X82_Y37_N0
\add_instance|PC|Dout~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~33_combout\ = ( \add_instance|PC|Dout~32_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~21_sumout\)))) # (\add_instance|LUT_FLUSH|match~5_combout\ & 
-- (((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\)) # (\add_instance|LUT_FLUSH|BA[7][5]~combout\))) ) ) # ( !\add_instance|PC|Dout~32_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~21_sumout\)))) # 
-- (\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|LUT_FLUSH|BA[7][5]~combout\ & ((\add_instance|LUT_FLUSH|Branch_addr~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110101001100000011010100111111001101010011111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][5]~combout\,
	datab => \add_instance|main_alu_1|ALT_INV_Add0~21_sumout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~32_combout\,
	combout => \add_instance|PC|Dout~33_combout\);

-- Location: FF_X82_Y37_N2
\add_instance|PC|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~33_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(5));

-- Location: FF_X77_Y36_N17
\add_instance|IF_ID_pipe|pc_2_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~21_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(5));

-- Location: FF_X81_Y36_N5
\add_instance|ID_RR_pipe|pc_2_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(5),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(5));

-- Location: MLABCELL_X72_Y36_N24
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|pc_2_reg|Dout[5]~feeder_combout\ = ( \add_instance|ID_RR_pipe|pc_2_reg|Dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|ID_RR_pipe|pc_2_reg|ALT_INV_Dout\(5),
	combout => \add_instance|RR_EXE_pipe|pc_2_reg|Dout[5]~feeder_combout\);

-- Location: FF_X72_Y36_N26
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|pc_2_reg|Dout[5]~feeder_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(5));

-- Location: LABCELL_X70_Y38_N24
\add_instance|EXE_MEM_pipe|D3_reg|Dout[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[5]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(5),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[5]~feeder_combout\);

-- Location: FF_X70_Y38_N25
\add_instance|EXE_MEM_pipe|D3_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[5]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(5),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(5));

-- Location: FF_X66_Y37_N22
\add_instance|data_mem1|ram_block[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][5]~q\);

-- Location: FF_X66_Y38_N8
\add_instance|data_mem1|ram_block[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][5]~q\);

-- Location: FF_X66_Y37_N2
\add_instance|data_mem1|ram_block[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][5]~q\);

-- Location: LABCELL_X68_Y36_N33
\add_instance|data_mem1|ram_block[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[1][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[1][5]~feeder_combout\);

-- Location: FF_X68_Y36_N35
\add_instance|data_mem1|ram_block[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[1][5]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][5]~q\);

-- Location: LABCELL_X66_Y38_N9
\add_instance|mi|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~5_combout\ = ( \add_instance|data_mem1|ram_block[2][5]~q\ & ( \add_instance|data_mem1|ram_block[1][5]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0))) # (\add_instance|data_mem1|ram_block[0][5]~q\))) # 
-- (\add_instance|mi|Mem_addr\(1) & (((!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[3][5]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[2][5]~q\ & ( \add_instance|data_mem1|ram_block[1][5]~q\ & ( (!\add_instance|mi|Mem_addr\(1) 
-- & (((\add_instance|mi|Mem_addr\(0))) # (\add_instance|data_mem1|ram_block[0][5]~q\))) # (\add_instance|mi|Mem_addr\(1) & (((\add_instance|data_mem1|ram_block[3][5]~q\ & \add_instance|mi|Mem_addr\(0))))) ) ) ) # ( \add_instance|data_mem1|ram_block[2][5]~q\ 
-- & ( !\add_instance|data_mem1|ram_block[1][5]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[0][5]~q\ & ((!\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & (((!\add_instance|mi|Mem_addr\(0)) # 
-- (\add_instance|data_mem1|ram_block[3][5]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[2][5]~q\ & ( !\add_instance|data_mem1|ram_block[1][5]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[0][5]~q\ & 
-- ((!\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & (((\add_instance|data_mem1|ram_block[3][5]~q\ & \add_instance|mi|Mem_addr\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[0][5]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[3][5]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[2][5]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[1][5]~q\,
	combout => \add_instance|mi|Mux22~5_combout\);

-- Location: LABCELL_X62_Y38_N39
\add_instance|data_mem1|ram_block[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[12][5]~feeder_combout\);

-- Location: FF_X62_Y38_N40
\add_instance|data_mem1|ram_block[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][5]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][5]~q\);

-- Location: LABCELL_X63_Y38_N12
\add_instance|data_mem1|ram_block[15][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[15][5]~feeder_combout\ = \add_instance|mi|Mem_in\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[15][5]~feeder_combout\);

-- Location: FF_X63_Y38_N14
\add_instance|data_mem1|ram_block[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[15][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][5]~q\);

-- Location: LABCELL_X63_Y36_N9
\add_instance|data_mem1|ram_block[13][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][5]~feeder_combout\ = ( \add_instance|mi|Mem_in\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[13][5]~feeder_combout\);

-- Location: FF_X63_Y36_N11
\add_instance|data_mem1|ram_block[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][5]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][5]~q\);

-- Location: LABCELL_X63_Y36_N3
\add_instance|data_mem1|ram_block[14][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][5]~feeder_combout\ = ( \add_instance|mi|Mem_in\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[14][5]~feeder_combout\);

-- Location: FF_X63_Y36_N4
\add_instance|data_mem1|ram_block[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][5]~q\);

-- Location: LABCELL_X63_Y38_N18
\add_instance|mi|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~8_combout\ = ( \add_instance|data_mem1|ram_block[13][5]~q\ & ( \add_instance|data_mem1|ram_block[14][5]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0))) # (\add_instance|data_mem1|ram_block[12][5]~q\))) # 
-- (\add_instance|mi|Mem_addr\(1) & (((!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[15][5]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[13][5]~q\ & ( \add_instance|data_mem1|ram_block[14][5]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[12][5]~q\ & (!\add_instance|mi|Mem_addr\(0)))) # (\add_instance|mi|Mem_addr\(1) & (((!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[15][5]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[13][5]~q\ & ( !\add_instance|data_mem1|ram_block[14][5]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0))) # (\add_instance|data_mem1|ram_block[12][5]~q\))) # (\add_instance|mi|Mem_addr\(1) & 
-- (((\add_instance|mi|Mem_addr\(0) & \add_instance|data_mem1|ram_block[15][5]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[13][5]~q\ & ( !\add_instance|data_mem1|ram_block[14][5]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|data_mem1|ram_block[12][5]~q\ & (!\add_instance|mi|Mem_addr\(0)))) # (\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0) & \add_instance|data_mem1|ram_block[15][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[12][5]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[15][5]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[13][5]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[14][5]~q\,
	combout => \add_instance|mi|Mux22~8_combout\);

-- Location: LABCELL_X66_Y35_N51
\add_instance|data_mem1|ram_block[6][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][5]~feeder_combout\ = ( \add_instance|mi|Mem_in\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[6][5]~feeder_combout\);

-- Location: FF_X66_Y35_N52
\add_instance|data_mem1|ram_block[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][5]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][5]~q\);

-- Location: FF_X67_Y35_N14
\add_instance|data_mem1|ram_block[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][5]~q\);

-- Location: FF_X66_Y35_N25
\add_instance|data_mem1|ram_block[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][5]~q\);

-- Location: FF_X65_Y35_N46
\add_instance|data_mem1|ram_block[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][5]~q\);

-- Location: LABCELL_X67_Y35_N15
\add_instance|mi|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[5][5]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[6][5]~q\)) # (\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[7][5]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[5][5]~q\ & ( (\add_instance|data_mem1|ram_block[4][5]~q\) # (\add_instance|mi|Mem_addr\(0)) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[5][5]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[6][5]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[7][5]~q\))) ) ) ) # ( 
-- !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[5][5]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & \add_instance|data_mem1|ram_block[4][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[6][5]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[7][5]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[4][5]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[5][5]~q\,
	combout => \add_instance|mi|Mux22~6_combout\);

-- Location: LABCELL_X70_Y36_N0
\add_instance|data_mem1|ram_block[10][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][5]~feeder_combout\ = ( \add_instance|mi|Mem_in\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[10][5]~feeder_combout\);

-- Location: FF_X70_Y36_N2
\add_instance|data_mem1|ram_block[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][5]~q\);

-- Location: LABCELL_X71_Y36_N54
\add_instance|data_mem1|ram_block[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[8][5]~feeder_combout\ = ( \add_instance|mi|Mem_in\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[8][5]~feeder_combout\);

-- Location: FF_X71_Y36_N56
\add_instance|data_mem1|ram_block[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[8][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][5]~q\);

-- Location: LABCELL_X70_Y36_N57
\add_instance|data_mem1|ram_block[9][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[9][5]~feeder_combout\ = ( \add_instance|mi|Mem_in\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(5),
	combout => \add_instance|data_mem1|ram_block[9][5]~feeder_combout\);

-- Location: FF_X70_Y36_N59
\add_instance|data_mem1|ram_block[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[9][5]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][5]~q\);

-- Location: FF_X70_Y36_N38
\add_instance|data_mem1|ram_block[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(5),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][5]~q\);

-- Location: LABCELL_X70_Y36_N39
\add_instance|mi|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~7_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[11][5]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[9][5]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[10][5]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[10][5]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[8][5]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[9][5]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[11][5]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux22~7_combout\);

-- Location: LABCELL_X66_Y38_N18
\add_instance|mi|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~9_combout\ = ( \add_instance|mi|Mux22~6_combout\ & ( \add_instance|mi|Mux22~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3))) # (\add_instance|mi|Mux22~5_combout\))) # (\add_instance|mi|Mem_addr\(2) 
-- & (((!\add_instance|mi|Mem_addr\(3)) # (\add_instance|mi|Mux22~8_combout\)))) ) ) ) # ( !\add_instance|mi|Mux22~6_combout\ & ( \add_instance|mi|Mux22~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3))) # 
-- (\add_instance|mi|Mux22~5_combout\))) # (\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mux22~8_combout\ & \add_instance|mi|Mem_addr\(3))))) ) ) ) # ( \add_instance|mi|Mux22~6_combout\ & ( !\add_instance|mi|Mux22~7_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux22~5_combout\ & ((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3)) # (\add_instance|mi|Mux22~8_combout\)))) ) ) ) # ( 
-- !\add_instance|mi|Mux22~6_combout\ & ( !\add_instance|mi|Mux22~7_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux22~5_combout\ & ((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|mi|Mux22~8_combout\ & \add_instance|mi|Mem_addr\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux22~5_combout\,
	datac => \add_instance|mi|ALT_INV_Mux22~8_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|mi|ALT_INV_Mux22~6_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux22~7_combout\,
	combout => \add_instance|mi|Mux22~9_combout\);

-- Location: LABCELL_X66_Y38_N30
\add_instance|mi|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux22~10_combout\ = ( \add_instance|mi|Mem_addr\(4) & ( \add_instance|mi|Mux22~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(5))))) # (\add_instance|mi|Mux33~0_combout\ & 
-- ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(5)))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|mi|Mux22~4_combout\)))) ) ) ) # ( !\add_instance|mi|Mem_addr\(4) & ( 
-- \add_instance|mi|Mux22~9_combout\ & ( ((\add_instance|mi|Mux33~0_combout\ & \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13))) # (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(5)) ) ) ) # ( \add_instance|mi|Mem_addr\(4) & ( !\add_instance|mi|Mux22~9_combout\ & ( 
-- (!\add_instance|mi|Mux33~0_combout\ & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(5))))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(5)))) # 
-- (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|mi|Mux22~4_combout\)))) ) ) ) # ( !\add_instance|mi|Mem_addr\(4) & ( !\add_instance|mi|Mux22~9_combout\ & ( (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(5) & ((!\add_instance|mi|Mux33~0_combout\) 
-- # (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110001110100001111001111110000111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux22~4_combout\,
	datab => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(5),
	datad => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mux22~9_combout\,
	combout => \add_instance|mi|Mux22~10_combout\);

-- Location: LABCELL_X66_Y38_N48
\add_instance|mi|WB_d3[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(5) = ( \add_instance|mi|WB_d3\(5) & ( (\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|Mux22~10_combout\) ) ) # ( !\add_instance|mi|WB_d3\(5) & ( (\add_instance|mi|Mux22~10_combout\ & !\add_instance|mi|Mux33~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mux22~10_combout\,
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_WB_d3\(5),
	combout => \add_instance|mi|WB_d3\(5));

-- Location: FF_X66_Y38_N50
\add_instance|p_mem_wb|D3_reg|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(5),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(5));

-- Location: LABCELL_X75_Y37_N15
\add_instance|Prio_mux_1|output[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[5]~10_combout\ = ( \add_instance|RR_EXE_pipe|D1_reg|Dout\(5) & ( ((!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) # 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(5)) ) ) # ( !\add_instance|RR_EXE_pipe|D1_reg|Dout\(5) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(5) & (((\add_instance|Prio_mux_1|Equal0~1_combout\ & !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))) # 
-- (\add_instance|Prio_mux_1|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001111000001000000111110111111000011111011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(5),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(5),
	combout => \add_instance|Prio_mux_1|output[5]~10_combout\);

-- Location: LABCELL_X75_Y37_N57
\add_instance|Alu_Oprd_sel1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux10~0_combout\ = ( \add_instance|Prio_mux_2|output[5]~10_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (((\add_instance|Prio_mux_1|output[5]~10_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(5))))) ) ) # ( !\add_instance|Prio_mux_2|output[5]~10_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & 
-- (((\add_instance|Prio_mux_1|output[5]~10_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ((\add_instance|RR_EXE_pipe|pc_reg|Dout\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	datac => \add_instance|Prio_mux_1|ALT_INV_output[5]~10_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(5),
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux10~0_combout\);

-- Location: LABCELL_X73_Y35_N12
\add_instance|main_alu|carry~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~1_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux27~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\,
	combout => \add_instance|main_alu|carry~1_combout\);

-- Location: LABCELL_X73_Y35_N0
\add_instance|main_alu|carry~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~2_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux14~2_combout\ & ( ((\add_instance|Alu_Oprd_sel1|Mux15~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux31~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux30~0_combout\) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux15~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux31~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux15~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux30~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux31~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|main_alu|carry~2_combout\);

-- Location: LABCELL_X73_Y35_N33
\add_instance|main_alu|carry~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~3_combout\ = ( !\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\,
	combout => \add_instance|main_alu|carry~3_combout\);

-- Location: LABCELL_X73_Y35_N18
\add_instance|main_alu|carry~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~4_combout\ = ( \add_instance|main_alu|carry~2_combout\ & ( !\add_instance|main_alu|carry~3_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & 
-- ((\add_instance|Alu_Oprd_sel1|Mux29~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux12~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux29~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\))) ) ) ) # ( !\add_instance|main_alu|carry~2_combout\ & ( !\add_instance|main_alu|carry~3_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\ & 
-- (\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux12~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux13~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux29~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000100110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux28~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_carry~2_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~3_combout\,
	combout => \add_instance|main_alu|carry~4_combout\);

-- Location: LABCELL_X73_Y35_N51
\add_instance|main_alu|carry~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~11_combout\ = ( !\add_instance|main_alu|carry~4_combout\ & ( !\add_instance|main_alu|carry~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_carry~1_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~4_combout\,
	combout => \add_instance|main_alu|carry~11_combout\);

-- Location: LABCELL_X70_Y35_N30
\add_instance|main_alu|dest_temp[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[5]~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( \add_instance|main_alu|carry~11_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(5)))))) ) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( \add_instance|main_alu|carry~11_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\))) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(5)))))) ) ) ) # ( 
-- \add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( !\add_instance|main_alu|carry~11_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(5)))))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( 
-- !\add_instance|main_alu|carry~11_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001000111100110011000101111011101010001111010101010001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|main_alu|ALT_INV_adl_temp\(5),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux26~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~11_combout\,
	combout => \add_instance|main_alu|dest_temp[5]~0_combout\);

-- Location: LABCELL_X70_Y35_N15
\add_instance|main_alu|dest_temp[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(5) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest_temp[5]~0_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest_temp[5]~0_combout\ & ( 
-- \add_instance|main_alu|dest_temp\(5) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( !\add_instance|main_alu|dest_temp[5]~0_combout\ & ( \add_instance|main_alu|dest_temp\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(5),
	datae => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[5]~0_combout\,
	combout => \add_instance|main_alu|dest_temp\(5));

-- Location: LABCELL_X73_Y37_N24
\add_instance|main_alu|carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux22~0_combout\,
	combout => \add_instance|main_alu|carry~0_combout\);

-- Location: LABCELL_X73_Y37_N36
\add_instance|main_alu|carry~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~6_combout\ = ( !\add_instance|Alu_Oprd_sel1|Mux22~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux22~0_combout\,
	combout => \add_instance|main_alu|carry~6_combout\);

-- Location: LABCELL_X73_Y35_N6
\add_instance|main_alu|carry~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~5_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( \add_instance|main_alu|carry~4_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & !\add_instance|Alu_Oprd_sel1|Mux9~0_combout\) ) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( \add_instance|main_alu|carry~4_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\) # (!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\ & !\add_instance|Alu_Oprd_sel1|Mux9~0_combout\)) ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( !\add_instance|main_alu|carry~4_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\) # ((!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\ & !\add_instance|main_alu|carry~1_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & 
-- (!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & !\add_instance|main_alu|carry~1_combout\))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux26~0_combout\ & ( !\add_instance|main_alu|carry~4_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\) # ((!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\) # (!\add_instance|main_alu|carry~1_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & 
-- (!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux10~0_combout\) # (!\add_instance|main_alu|carry~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011101000111010001010000011101000111010001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~3_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux9~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_carry~1_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux26~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~4_combout\,
	combout => \add_instance|main_alu|carry~5_combout\);

-- Location: LABCELL_X73_Y35_N24
\add_instance|main_alu|carry~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~7_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ( \add_instance|main_alu|carry~5_combout\ & ( (!\add_instance|main_alu|carry~6_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & 
-- \add_instance|Alu_Oprd_sel1|Mux24~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ( \add_instance|main_alu|carry~5_combout\ & ( (!\add_instance|main_alu|carry~6_combout\ & 
-- (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ( !\add_instance|main_alu|carry~5_combout\ & ( 
-- (!\add_instance|main_alu|carry~6_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux24~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ( 
-- !\add_instance|main_alu|carry~5_combout\ & ( (!\add_instance|main_alu|carry~6_combout\ & (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux24~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010001010101010101000000000000000100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_carry~6_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux24~0_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~5_combout\,
	combout => \add_instance|main_alu|carry~7_combout\);

-- Location: LABCELL_X73_Y35_N45
\add_instance|main_alu|carry~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~8_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ & (!\add_instance|main_alu|carry~0_combout\ & 
-- (!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & !\add_instance|main_alu|carry~7_combout\))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\) # ((!\add_instance|main_alu|carry~0_combout\ & !\add_instance|main_alu|carry~7_combout\)))) ) ) ) # ( \add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\) # ((!\add_instance|main_alu|carry~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\ & !\add_instance|main_alu|carry~7_combout\))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\) # ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\) # ((!\add_instance|main_alu|carry~0_combout\ & !\add_instance|main_alu|carry~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111010111010101010101010101000101000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\,
	datab => \add_instance|main_alu|ALT_INV_carry~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_carry~7_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux20~0_combout\,
	combout => \add_instance|main_alu|carry~8_combout\);

-- Location: LABCELL_X74_Y35_N18
\add_instance|main_alu|carry~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~19_combout\ = ( \add_instance|main_alu|carry~8_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux19~0_combout\) ) ) # ( !\add_instance|main_alu|carry~8_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~8_combout\,
	combout => \add_instance|main_alu|carry~19_combout\);

-- Location: LABCELL_X75_Y35_N0
\add_instance|main_alu|dest_temp[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[13]~12_combout\ = ( \add_instance|alu_oper_sel1|alu_op\(0) & ( \add_instance|main_alu|carry~19_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ $ 
-- ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|adl_temp\(13))))) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_op\(0) & ( \add_instance|main_alu|carry~19_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(1) $ 
-- (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) ) ) ) # ( \add_instance|alu_oper_sel1|alu_op\(0) & ( !\add_instance|main_alu|carry~19_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ $ 
-- ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|adl_temp\(13))))) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_op\(0) & ( !\add_instance|main_alu|carry~19_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101011011010010010000111101111101001111010010100100001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux18~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_adl_temp\(13),
	datae => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	dataf => \add_instance|main_alu|ALT_INV_carry~19_combout\,
	combout => \add_instance|main_alu|dest_temp[13]~12_combout\);

-- Location: LABCELL_X75_Y35_N48
\add_instance|main_alu|dest_temp[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(13) = ( \add_instance|main_alu|dest_temp\(13) & ( (!\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest_temp[13]~12_combout\) ) ) # ( !\add_instance|main_alu|dest_temp\(13) & ( 
-- (\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp[13]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest_temp[13]~12_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest_temp\(13),
	combout => \add_instance|main_alu|dest_temp\(13));

-- Location: LABCELL_X75_Y35_N36
\add_instance|main_alu|dest_temp[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[12]~11_combout\ = ( \add_instance|main_alu|carry~8_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux3~0_combout\)) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux3~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(12)))))) ) ) ) # ( 
-- !\add_instance|main_alu|carry~8_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux3~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(12)))))) ) ) ) # ( \add_instance|main_alu|carry~8_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(12)))))) ) ) ) # ( !\add_instance|main_alu|carry~8_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux3~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100111110101001101011110011000100110111010100010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datad => \add_instance|main_alu|ALT_INV_adl_temp\(12),
	datae => \add_instance|main_alu|ALT_INV_carry~8_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\,
	combout => \add_instance|main_alu|dest_temp[12]~11_combout\);

-- Location: LABCELL_X75_Y35_N51
\add_instance|main_alu|dest_temp[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(12) = ( \add_instance|main_alu|dest_temp\(12) & ( (!\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest_temp[12]~11_combout\) ) ) # ( !\add_instance|main_alu|dest_temp\(12) & ( 
-- (\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp[12]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest_temp[12]~11_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest_temp\(12),
	combout => \add_instance|main_alu|dest_temp\(12));

-- Location: LABCELL_X74_Y36_N12
\add_instance|main_alu|carry~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~9_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & (!\add_instance|main_alu|carry~8_combout\ & \add_instance|Alu_Oprd_sel1|Mux3~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ((!\add_instance|main_alu|carry~8_combout\) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & (!\add_instance|main_alu|carry~8_combout\ & \add_instance|Alu_Oprd_sel1|Mux3~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & 
-- ((!\add_instance|main_alu|carry~8_combout\) # (\add_instance|Alu_Oprd_sel1|Mux3~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010001000100000101000101110101111101110111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\,
	datac => \add_instance|main_alu|ALT_INV_carry~8_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux3~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux18~0_combout\,
	combout => \add_instance|main_alu|carry~9_combout\);

-- Location: LABCELL_X74_Y36_N36
\add_instance|main_alu|dest_temp[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[14]~13_combout\ = ( \add_instance|main_alu|adl_temp\(14) & ( \add_instance|main_alu|carry~9_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(14) & ( \add_instance|main_alu|carry~9_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)))) # (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(1))))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(1))) # (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\ & (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- !\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( \add_instance|main_alu|adl_temp\(14) & ( !\add_instance|main_alu|carry~9_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1) $ 
-- (\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\) # ((\add_instance|alu_oper_sel1|alu_op\(1) & 
-- \add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(14) & ( !\add_instance|main_alu|carry~9_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- (!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110011001100000111001100110111111101001011000001110100101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux17~0_combout\,
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(14),
	dataf => \add_instance|main_alu|ALT_INV_carry~9_combout\,
	combout => \add_instance|main_alu|dest_temp[14]~13_combout\);

-- Location: LABCELL_X74_Y36_N15
\add_instance|main_alu|dest_temp[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(14) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest_temp[14]~13_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest_temp\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(14),
	datad => \add_instance|main_alu|ALT_INV_dest_temp[14]~13_combout\,
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest_temp\(14));

-- Location: FF_X77_Y36_N46
\add_instance|IF_ID_pipe|pc_2_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~61_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(15));

-- Location: FF_X83_Y36_N32
\add_instance|ID_RR_pipe|pc_2_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(15),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(15));

-- Location: FF_X79_Y37_N23
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(15),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(15));

-- Location: LABCELL_X70_Y38_N9
\add_instance|EXE_MEM_pipe|D3_reg|Dout[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D3_reg|Dout[15]~feeder_combout\ = \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(15),
	combout => \add_instance|EXE_MEM_pipe|D3_reg|Dout[15]~feeder_combout\);

-- Location: MLABCELL_X72_Y40_N24
\add_instance|RF|registers[4][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][15]~combout\ = ( \add_instance|cls|Mux0~0_combout\ & ( \add_instance|RF|registers[4][15]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux0~0_combout\ & ( \add_instance|RF|registers[4][15]~combout\ & ( 
-- (!\add_instance|RF|Decoder0~5_combout\ & !\input_vector[1]~input_o\) ) ) ) # ( \add_instance|cls|Mux0~0_combout\ & ( !\add_instance|RF|registers[4][15]~combout\ & ( (\add_instance|RF|Decoder0~5_combout\ & !\input_vector[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010010001000100010001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|cls|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[4][15]~combout\,
	combout => \add_instance|RF|registers[4][15]~combout\);

-- Location: LABCELL_X73_Y36_N15
\add_instance|RF|registers[5][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][15]~combout\ = ( \add_instance|RF|registers[5][15]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux0~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[5][15]~combout\ & ( (\add_instance|cls|Mux0~0_combout\ & (\add_instance|RF|Decoder0~6_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[5][15]~combout\,
	combout => \add_instance|RF|registers[5][15]~combout\);

-- Location: LABCELL_X73_Y36_N12
\add_instance|RF|registers[6][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][15]~combout\ = ( \add_instance|RF|registers[6][15]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux0~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[6][15]~combout\ & ( (\add_instance|RF|Decoder0~7_combout\ & (\add_instance|cls|Mux0~0_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datac => \add_instance|cls|ALT_INV_Mux0~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[6][15]~combout\,
	combout => \add_instance|RF|registers[6][15]~combout\);

-- Location: MLABCELL_X72_Y38_N12
\add_instance|RF|registers[7][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][15]~combout\ = ( \add_instance|cls|Mux0~0_combout\ & ( \add_instance|RF|registers[7][15]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux0~0_combout\ & ( \add_instance|RF|registers[7][15]~combout\ & ( 
-- (!\add_instance|RF|Decoder0~4_combout\ & !\input_vector[1]~input_o\) ) ) ) # ( \add_instance|cls|Mux0~0_combout\ & ( !\add_instance|RF|registers[7][15]~combout\ & ( (\add_instance|RF|Decoder0~4_combout\ & !\input_vector[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000010100000101000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|cls|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][15]~combout\,
	combout => \add_instance|RF|registers[7][15]~combout\);

-- Location: MLABCELL_X72_Y40_N39
\add_instance|RR_EXE_pipe|D2_reg|Dout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~0_combout\ = ( \add_instance|RF|registers[7][15]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) # (\add_instance|RF|registers[5][15]~combout\) ) ) ) # ( 
-- !\add_instance|RF|registers[7][15]~combout\ & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (\add_instance|RF|registers[5][15]~combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) ) # ( \add_instance|RF|registers[7][15]~combout\ & ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[4][15]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[6][15]~combout\))) ) ) ) # ( 
-- !\add_instance|RF|registers[7][15]~combout\ & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[4][15]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- ((\add_instance|RF|registers[6][15]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[4][15]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[5][15]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[6][15]~combout\,
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datae => \add_instance|RF|ALT_INV_registers[7][15]~combout\,
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~0_combout\);

-- Location: MLABCELL_X72_Y40_N42
\add_instance|RF|registers[0][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][15]~combout\ = ( \add_instance|cls|Mux0~0_combout\ & ( \add_instance|RF|registers[0][15]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux0~0_combout\ & ( \add_instance|RF|registers[0][15]~combout\ & ( 
-- (!\add_instance|RF|Decoder0~0_combout\ & !\input_vector[1]~input_o\) ) ) ) # ( \add_instance|cls|Mux0~0_combout\ & ( !\add_instance|RF|registers[0][15]~combout\ & ( (\add_instance|RF|Decoder0~0_combout\ & !\input_vector[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000010101010000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	datae => \add_instance|cls|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[0][15]~combout\,
	combout => \add_instance|RF|registers[0][15]~combout\);

-- Location: MLABCELL_X72_Y40_N15
\add_instance|RF|registers[2][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][15]~combout\ = ( \add_instance|RF|registers[2][15]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux0~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[2][15]~combout\ & ( (\add_instance|RF|Decoder0~2_combout\ & (!\input_vector[1]~input_o\ & \add_instance|cls|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|cls|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][15]~combout\,
	combout => \add_instance|RF|registers[2][15]~combout\);

-- Location: MLABCELL_X72_Y40_N12
\add_instance|RF|registers[1][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][15]~combout\ = ( \add_instance|RF|registers[1][15]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux0~0_combout\))) ) ) # ( 
-- !\add_instance|RF|registers[1][15]~combout\ & ( (!\input_vector[1]~input_o\ & (\add_instance|RF|Decoder0~1_combout\ & \add_instance|cls|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	datad => \add_instance|cls|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][15]~combout\,
	combout => \add_instance|RF|registers[1][15]~combout\);

-- Location: MLABCELL_X72_Y40_N0
\add_instance|RR_EXE_pipe|D2_reg|Dout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~1_combout\ = ( \add_instance|RF|registers[3][15]~combout\ & ( \add_instance|RF|registers[1][15]~combout\ & ( ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][15]~combout\)) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[2][15]~combout\)))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)) ) ) ) # ( !\add_instance|RF|registers[3][15]~combout\ & ( \add_instance|RF|registers[1][15]~combout\ & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][15]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[2][15]~combout\))))) # 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & (((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1))))) ) ) ) # ( \add_instance|RF|registers[3][15]~combout\ & ( !\add_instance|RF|registers[1][15]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & 
-- ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (\add_instance|RF|registers[0][15]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[2][15]~combout\))))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & 
-- (((\add_instance|ID_RR_pipe|AD2_reg|Dout\(1))))) ) ) ) # ( !\add_instance|RF|registers[3][15]~combout\ & ( !\add_instance|RF|registers[1][15]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[0][15]~combout\)) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[2][15]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][15]~combout\,
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RF|ALT_INV_registers[2][15]~combout\,
	datae => \add_instance|RF|ALT_INV_registers[3][15]~combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][15]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~1_combout\);

-- Location: LABCELL_X73_Y40_N18
\add_instance|RR_EXE_pipe|D2_reg|Dout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~2_combout\ = ( \add_instance|y\(2) & ( \add_instance|p_mem_wb|D3_reg|Dout\(15) ) ) # ( !\add_instance|y\(2) & ( \add_instance|p_mem_wb|D3_reg|Dout\(15) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & 
-- ((\add_instance|RR_EXE_pipe|D2_reg|Dout~1_combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~0_combout\)) ) ) ) # ( !\add_instance|y\(2) & ( !\add_instance|p_mem_wb|D3_reg|Dout\(15) & ( 
-- (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D2_reg|Dout~1_combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & (\add_instance|RR_EXE_pipe|D2_reg|Dout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000000000110101001101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~0_combout\,
	datab => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~1_combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datae => \add_instance|ALT_INV_y\(2),
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(15),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~2_combout\);

-- Location: FF_X75_Y36_N35
\add_instance|RR_EXE_pipe|D2_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~2_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(15));

-- Location: LABCELL_X75_Y36_N51
\add_instance|Prio_mux_2|output[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[15]~0_combout\ = ( \add_instance|Prio_mux_2|Equal0~1_combout\ & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(15) & ( ((\add_instance|Addr_cmp_3|Equal0~0_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|Addr_cmp_4|Equal0~0_combout\)))) # (\add_instance|p_mem_wb|D3_reg|Dout\(15)) ) ) ) # ( !\add_instance|Prio_mux_2|Equal0~1_combout\ & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(15) & ( ((!\add_instance|Prio_mux_2|Equal0~0_combout\) # 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(15))) # (\add_instance|Addr_cmp_4|Equal0~0_combout\) ) ) ) # ( \add_instance|Prio_mux_2|Equal0~1_combout\ & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(15) & ( (\add_instance|p_mem_wb|D3_reg|Dout\(15) & 
-- ((!\add_instance|Addr_cmp_3|Equal0~0_combout\) # ((!\add_instance|Addr_cmp_4|Equal0~0_combout\ & \add_instance|Prio_mux_2|Equal0~0_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_2|Equal0~1_combout\ & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(15) & ( 
-- (!\add_instance|Addr_cmp_4|Equal0~0_combout\ & (\add_instance|Prio_mux_2|Equal0~0_combout\ & \add_instance|p_mem_wb|D3_reg|Dout\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000011110000001011011111110111110000111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(15),
	datad => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(15),
	combout => \add_instance|Prio_mux_2|output[15]~0_combout\);

-- Location: LABCELL_X77_Y35_N39
\add_instance|Alu_Oprd_sel1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux16~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux25~2_combout\ & ( \add_instance|Prio_mux_2|output[15]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Prio_mux_2|ALT_INV_output[15]~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~2_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux16~0_combout\);

-- Location: LABCELL_X77_Y35_N45
\add_instance|main_alu|adl_temp[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp[15]~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux17~0_combout\ ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux17~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux17~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux0~0_combout\,
	combout => \add_instance|main_alu|adl_temp[15]~0_combout\);

-- Location: LABCELL_X75_Y35_N54
\add_instance|main_alu|adl_temp[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|adl_temp\(15) = ( \add_instance|main_alu|carryL~5_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( !\add_instance|main_alu|adl_temp[15]~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & 
-- !\add_instance|Alu_Oprd_sel1|Mux1~0_combout\))) ) ) ) # ( !\add_instance|main_alu|carryL~5_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( !\add_instance|main_alu|adl_temp[15]~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\) # (!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & !\add_instance|Alu_Oprd_sel1|Mux2~0_combout\)))) ) ) ) # ( 
-- \add_instance|main_alu|carryL~5_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( !\add_instance|main_alu|adl_temp[15]~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\) # 
-- (!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & !\add_instance|Alu_Oprd_sel1|Mux2~0_combout\)))) ) ) ) # ( !\add_instance|main_alu|carryL~5_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux19~0_combout\ & ( !\add_instance|main_alu|adl_temp[15]~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux18~0_combout\) # (!\add_instance|Alu_Oprd_sel1|Mux1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111101110000101111110100000010111111010000111011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux18~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_adl_temp[15]~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_carryL~5_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\,
	combout => \add_instance|main_alu|adl_temp\(15));

-- Location: LABCELL_X74_Y34_N45
\add_instance|main_alu|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Add0~61_sumout\ = SUM(( \add_instance|Alu_Oprd_sel1|Mux0~0_combout\ ) + ( (\add_instance|Prio_mux_2|output[15]~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux14~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux25~1_combout\ & (\add_instance|Alu_Oprd_sel1|Mux25~0_combout\)))) ) + ( \add_instance|main_alu|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~1_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[15]~0_combout\,
	cin => \add_instance|main_alu|Add0~58\,
	sumout => \add_instance|main_alu|Add0~61_sumout\);

-- Location: LABCELL_X79_Y37_N24
\add_instance|main_alu|dest[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[15]~15_combout\ = ( \add_instance|main_alu|adl_temp\(15) & ( \add_instance|main_alu|Add0~61_sumout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1)) ) ) ) # ( !\add_instance|main_alu|adl_temp\(15) & ( 
-- \add_instance|main_alu|Add0~61_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( \add_instance|main_alu|adl_temp\(15) & ( 
-- !\add_instance|main_alu|Add0~61_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|alu_oper_sel1|alu_op\(0))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(15) & ( 
-- !\add_instance|main_alu|Add0~61_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011110000000000101111000101010110111100101010101011110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux16~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(15),
	dataf => \add_instance|main_alu|ALT_INV_Add0~61_sumout\,
	combout => \add_instance|main_alu|dest[15]~15_combout\);

-- Location: LABCELL_X79_Y37_N42
\add_instance|main_alu|dest[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(15) = ( \add_instance|main_alu|dest[15]~15_combout\ & ( (\add_instance|main_alu|dest\(15)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest[15]~15_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest\(15),
	dataf => \add_instance|main_alu|ALT_INV_dest[15]~15_combout\,
	combout => \add_instance|main_alu|dest\(15));

-- Location: FF_X70_Y38_N10
\add_instance|EXE_MEM_pipe|D3_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[15]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(15),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(15));

-- Location: FF_X65_Y38_N11
\add_instance|EXE_MEM_pipe|D1_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D1_reg|Dout\(15),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(15));

-- Location: MLABCELL_X65_Y38_N9
\add_instance|mi|Mem_in[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(15) = ( \add_instance|mi|Mem_in\(15) & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|EXE_MEM_pipe|D1_reg|Dout\(15)) ) ) # ( !\add_instance|mi|Mem_in\(15) & ( (\add_instance|mi|Mux33~1_combout\ & 
-- \add_instance|EXE_MEM_pipe|D1_reg|Dout\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	datad => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|mi|Mem_in\(15));

-- Location: MLABCELL_X65_Y39_N48
\add_instance|data_mem1|ram_block[22][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][15]~feeder_combout\ = ( \add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[22][15]~feeder_combout\);

-- Location: FF_X65_Y39_N49
\add_instance|data_mem1|ram_block[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][15]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][15]~q\);

-- Location: MLABCELL_X65_Y39_N6
\add_instance|data_mem1|ram_block[30][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[30][15]~feeder_combout\ = ( \add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[30][15]~feeder_combout\);

-- Location: FF_X65_Y39_N7
\add_instance|data_mem1|ram_block[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[30][15]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][15]~q\);

-- Location: MLABCELL_X65_Y39_N24
\add_instance|data_mem1|ram_block[18][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[18][15]~feeder_combout\ = ( \add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[18][15]~feeder_combout\);

-- Location: FF_X65_Y39_N25
\add_instance|data_mem1|ram_block[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[18][15]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][15]~q\);

-- Location: LABCELL_X68_Y40_N33
\add_instance|data_mem1|ram_block[26][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[26][15]~feeder_combout\ = \add_instance|mi|Mem_in\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[26][15]~feeder_combout\);

-- Location: FF_X68_Y40_N34
\add_instance|data_mem1|ram_block[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[26][15]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][15]~q\);

-- Location: LABCELL_X64_Y38_N21
\add_instance|mi|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~2_combout\ = ( \add_instance|data_mem1|ram_block[18][15]~q\ & ( \add_instance|data_mem1|ram_block[26][15]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[22][15]~q\)) # 
-- (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[30][15]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[18][15]~q\ & ( \add_instance|data_mem1|ram_block[26][15]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (((\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[22][15]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[30][15]~q\))))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[18][15]~q\ & ( !\add_instance|data_mem1|ram_block[26][15]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3))))) # (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[22][15]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[30][15]~q\))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[18][15]~q\ & ( !\add_instance|data_mem1|ram_block[26][15]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[22][15]~q\)) # (\add_instance|mi|Mem_addr\(3) & ((\add_instance|data_mem1|ram_block[30][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[22][15]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[30][15]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[18][15]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[26][15]~q\,
	combout => \add_instance|mi|Mux32~2_combout\);

-- Location: FF_X65_Y38_N29
\add_instance|data_mem1|ram_block[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][15]~q\);

-- Location: FF_X64_Y39_N22
\add_instance|data_mem1|ram_block[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][15]~q\);

-- Location: FF_X65_Y38_N38
\add_instance|data_mem1|ram_block[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][15]~q\);

-- Location: FF_X65_Y40_N53
\add_instance|data_mem1|ram_block[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][15]~q\);

-- Location: MLABCELL_X65_Y38_N39
\add_instance|mi|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~0_combout\ = ( \add_instance|data_mem1|ram_block[28][15]~q\ & ( \add_instance|data_mem1|ram_block[24][15]~q\ & ( ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[16][15]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[20][15]~q\)))) # (\add_instance|mi|Mem_addr\(3)) ) ) ) # ( !\add_instance|data_mem1|ram_block[28][15]~q\ & ( \add_instance|data_mem1|ram_block[24][15]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & 
-- ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[16][15]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[20][15]~q\))))) # (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2))))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[28][15]~q\ & ( !\add_instance|data_mem1|ram_block[24][15]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[16][15]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[20][15]~q\))))) # (\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mem_addr\(2))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[28][15]~q\ & ( !\add_instance|data_mem1|ram_block[24][15]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[16][15]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[20][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[16][15]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[20][15]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[28][15]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[24][15]~q\,
	combout => \add_instance|mi|Mux32~0_combout\);

-- Location: FF_X68_Y39_N50
\add_instance|data_mem1|ram_block[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][15]~q\);

-- Location: FF_X68_Y39_N8
\add_instance|data_mem1|ram_block[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][15]~q\);

-- Location: FF_X67_Y39_N49
\add_instance|data_mem1|ram_block[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][15]~q\);

-- Location: FF_X68_Y39_N56
\add_instance|data_mem1|ram_block[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][15]~q\);

-- Location: LABCELL_X68_Y39_N51
\add_instance|mi|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~1_combout\ = ( \add_instance|data_mem1|ram_block[21][15]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[25][15]~q\))) # (\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[29][15]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[21][15]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[25][15]~q\))) # 
-- (\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[29][15]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[21][15]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[17][15]~q\) 
-- ) ) ) # ( !\add_instance|data_mem1|ram_block[21][15]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (\add_instance|data_mem1|ram_block[17][15]~q\ & !\add_instance|mi|Mem_addr\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[29][15]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[25][15]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[17][15]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[21][15]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux32~1_combout\);

-- Location: LABCELL_X66_Y40_N48
\add_instance|data_mem1|ram_block[27][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[27][15]~feeder_combout\ = \add_instance|mi|Mem_in\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[27][15]~feeder_combout\);

-- Location: FF_X66_Y40_N50
\add_instance|data_mem1|ram_block[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[27][15]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][15]~q\);

-- Location: FF_X66_Y40_N32
\add_instance|data_mem1|ram_block[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][15]~q\);

-- Location: LABCELL_X67_Y40_N42
\add_instance|data_mem1|ram_block[19][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[19][15]~feeder_combout\ = ( \add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[19][15]~feeder_combout\);

-- Location: FF_X67_Y40_N44
\add_instance|data_mem1|ram_block[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[19][15]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][15]~q\);

-- Location: FF_X66_Y39_N23
\add_instance|data_mem1|ram_block[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][15]~q\);

-- Location: LABCELL_X66_Y40_N33
\add_instance|mi|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~3_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][15]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][15]~q\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|data_mem1|ram_block[31][15]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[23][15]~q\ & ( (\add_instance|data_mem1|ram_block[19][15]~q\) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][15]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[27][15]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[31][15]~q\))) ) ) 
-- ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[23][15]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & \add_instance|data_mem1|ram_block[19][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[27][15]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[31][15]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[19][15]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[23][15]~q\,
	combout => \add_instance|mi|Mux32~3_combout\);

-- Location: MLABCELL_X65_Y38_N0
\add_instance|mi|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~4_combout\ = ( \add_instance|mi|Mux32~1_combout\ & ( \add_instance|mi|Mux32~3_combout\ & ( ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux32~0_combout\))) # (\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|mi|Mux32~2_combout\))) # (\add_instance|mi|Mem_addr\(0)) ) ) ) # ( !\add_instance|mi|Mux32~1_combout\ & ( \add_instance|mi|Mux32~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & 
-- ((\add_instance|mi|Mux32~0_combout\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux32~2_combout\)))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mem_addr\(1))) ) ) ) # ( \add_instance|mi|Mux32~1_combout\ & ( 
-- !\add_instance|mi|Mux32~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux32~0_combout\))) # (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux32~2_combout\)))) # (\add_instance|mi|Mem_addr\(0) & 
-- (!\add_instance|mi|Mem_addr\(1))) ) ) ) # ( !\add_instance|mi|Mux32~1_combout\ & ( !\add_instance|mi|Mux32~3_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|mi|Mem_addr\(1) & ((\add_instance|mi|Mux32~0_combout\))) # 
-- (\add_instance|mi|Mem_addr\(1) & (\add_instance|mi|Mux32~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|mi|ALT_INV_Mux32~2_combout\,
	datad => \add_instance|mi|ALT_INV_Mux32~0_combout\,
	datae => \add_instance|mi|ALT_INV_Mux32~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux32~3_combout\,
	combout => \add_instance|mi|Mux32~4_combout\);

-- Location: FF_X65_Y36_N17
\add_instance|data_mem1|ram_block[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][15]~q\);

-- Location: LABCELL_X64_Y36_N57
\add_instance|data_mem1|ram_block[1][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[1][15]~feeder_combout\ = \add_instance|mi|Mem_in\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[1][15]~feeder_combout\);

-- Location: FF_X64_Y36_N59
\add_instance|data_mem1|ram_block[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[1][15]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][15]~q\);

-- Location: FF_X64_Y36_N8
\add_instance|data_mem1|ram_block[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][15]~q\);

-- Location: FF_X64_Y36_N2
\add_instance|data_mem1|ram_block[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][15]~q\);

-- Location: LABCELL_X64_Y36_N3
\add_instance|mi|Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~5_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[3][15]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[1][15]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[2][15]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[2][15]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[1][15]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[0][15]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[3][15]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux32~5_combout\);

-- Location: FF_X65_Y36_N20
\add_instance|data_mem1|ram_block[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][15]~q\);

-- Location: LABCELL_X64_Y35_N15
\add_instance|data_mem1|ram_block[5][15]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][15]~35_combout\ = ( !\add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[5][15]~35_combout\);

-- Location: FF_X64_Y35_N16
\add_instance|data_mem1|ram_block[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][15]~35_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][15]~q\);

-- Location: LABCELL_X64_Y35_N21
\add_instance|data_mem1|ram_block[6][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[6][15]~feeder_combout\ = ( \add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[6][15]~feeder_combout\);

-- Location: FF_X64_Y35_N22
\add_instance|data_mem1|ram_block[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[6][15]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][15]~q\);

-- Location: LABCELL_X66_Y35_N39
\add_instance|data_mem1|ram_block[4][15]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[4][15]~34_combout\ = ( !\add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[4][15]~34_combout\);

-- Location: FF_X66_Y35_N40
\add_instance|data_mem1|ram_block[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[4][15]~34_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][15]~q\);

-- Location: MLABCELL_X65_Y36_N21
\add_instance|mi|Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~6_combout\ = ( \add_instance|data_mem1|ram_block[4][15]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|data_mem1|ram_block[5][15]~q\))) # (\add_instance|mi|Mem_addr\(1) & 
-- (\add_instance|data_mem1|ram_block[7][15]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[4][15]~q\ & ( \add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1) & ((!\add_instance|data_mem1|ram_block[5][15]~q\))) # 
-- (\add_instance|mi|Mem_addr\(1) & (\add_instance|data_mem1|ram_block[7][15]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[4][15]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (\add_instance|mi|Mem_addr\(1) & \add_instance|data_mem1|ram_block[6][15]~q\) ) ) 
-- ) # ( !\add_instance|data_mem1|ram_block[4][15]~q\ & ( !\add_instance|mi|Mem_addr\(0) & ( (!\add_instance|mi|Mem_addr\(1)) # (\add_instance|data_mem1|ram_block[6][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111000000000011001111010001110100011101000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[7][15]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[5][15]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[6][15]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[4][15]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux32~6_combout\);

-- Location: FF_X70_Y37_N50
\add_instance|data_mem1|ram_block[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][15]~q\);

-- Location: FF_X70_Y37_N14
\add_instance|data_mem1|ram_block[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][15]~q\);

-- Location: FF_X70_Y37_N47
\add_instance|data_mem1|ram_block[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][15]~q\);

-- Location: LABCELL_X71_Y38_N24
\add_instance|data_mem1|ram_block[8][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[8][15]~feeder_combout\ = ( \add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[8][15]~feeder_combout\);

-- Location: FF_X71_Y38_N26
\add_instance|data_mem1|ram_block[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[8][15]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][15]~q\);

-- Location: LABCELL_X70_Y37_N15
\add_instance|mi|Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~7_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[8][15]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][15]~q\)) # (\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[11][15]~q\))) ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[8][15]~q\ & ( (!\add_instance|mi|Mem_addr\(0)) # (\add_instance|data_mem1|ram_block[9][15]~q\) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[8][15]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[10][15]~q\)) # (\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[11][15]~q\))) ) ) ) 
-- # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[8][15]~q\ & ( (\add_instance|data_mem1|ram_block[9][15]~q\ & \add_instance|mi|Mem_addr\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[10][15]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[11][15]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[9][15]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[8][15]~q\,
	combout => \add_instance|mi|Mux32~7_combout\);

-- Location: LABCELL_X68_Y35_N33
\add_instance|data_mem1|ram_block[13][15]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][15]~37_combout\ = ( !\add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[13][15]~37_combout\);

-- Location: FF_X68_Y35_N35
\add_instance|data_mem1|ram_block[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][15]~37_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][15]~q\);

-- Location: FF_X68_Y35_N44
\add_instance|data_mem1|ram_block[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(15),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][15]~q\);

-- Location: LABCELL_X68_Y35_N27
\add_instance|data_mem1|ram_block[14][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][15]~feeder_combout\ = ( \add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[14][15]~feeder_combout\);

-- Location: FF_X68_Y35_N29
\add_instance|data_mem1|ram_block[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][15]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][15]~q\);

-- Location: LABCELL_X68_Y34_N24
\add_instance|data_mem1|ram_block[12][15]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][15]~36_combout\ = ( !\add_instance|mi|Mem_in\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(15),
	combout => \add_instance|data_mem1|ram_block[12][15]~36_combout\);

-- Location: FF_X68_Y34_N26
\add_instance|data_mem1|ram_block[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][15]~36_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][15]~q\);

-- Location: LABCELL_X68_Y35_N45
\add_instance|mi|Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~8_combout\ = ( \add_instance|data_mem1|ram_block[12][15]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][15]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[15][15]~q\)) ) ) ) # ( !\add_instance|data_mem1|ram_block[12][15]~q\ & ( \add_instance|mi|Mem_addr\(1) & ( (!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[14][15]~q\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[15][15]~q\)) ) ) ) # ( \add_instance|data_mem1|ram_block[12][15]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|data_mem1|ram_block[13][15]~q\ & \add_instance|mi|Mem_addr\(0)) 
-- ) ) ) # ( !\add_instance|data_mem1|ram_block[12][15]~q\ & ( !\add_instance|mi|Mem_addr\(1) & ( (!\add_instance|data_mem1|ram_block[13][15]~q\) # (!\add_instance|mi|Mem_addr\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000010100000101000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[13][15]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[15][15]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[14][15]~q\,
	datae => \add_instance|data_mem1|ALT_INV_ram_block[12][15]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux32~8_combout\);

-- Location: MLABCELL_X65_Y38_N24
\add_instance|mi|Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~9_combout\ = ( \add_instance|mi|Mux32~7_combout\ & ( \add_instance|mi|Mux32~8_combout\ & ( ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux32~5_combout\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|mi|Mux32~6_combout\)))) # (\add_instance|mi|Mem_addr\(3)) ) ) ) # ( !\add_instance|mi|Mux32~7_combout\ & ( \add_instance|mi|Mux32~8_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux32~5_combout\ & 
-- (!\add_instance|mi|Mem_addr\(3)))) # (\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mux32~6_combout\) # (\add_instance|mi|Mem_addr\(3))))) ) ) ) # ( \add_instance|mi|Mux32~7_combout\ & ( !\add_instance|mi|Mux32~8_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (((\add_instance|mi|Mem_addr\(3))) # (\add_instance|mi|Mux32~5_combout\))) # (\add_instance|mi|Mem_addr\(2) & (((!\add_instance|mi|Mem_addr\(3) & \add_instance|mi|Mux32~6_combout\)))) ) ) ) # ( 
-- !\add_instance|mi|Mux32~7_combout\ & ( !\add_instance|mi|Mux32~8_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & ((!\add_instance|mi|Mem_addr\(2) & (\add_instance|mi|Mux32~5_combout\)) # (\add_instance|mi|Mem_addr\(2) & 
-- ((\add_instance|mi|Mux32~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datab => \add_instance|mi|ALT_INV_Mux32~5_combout\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mux32~6_combout\,
	datae => \add_instance|mi|ALT_INV_Mux32~7_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux32~8_combout\,
	combout => \add_instance|mi|Mux32~9_combout\);

-- Location: MLABCELL_X65_Y38_N15
\add_instance|mi|Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux32~10_combout\ = ( \add_instance|mi|Mux32~4_combout\ & ( \add_instance|mi|Mux32~9_combout\ & ( ((\add_instance|mi|Mux33~0_combout\ & \add_instance|EXE_MEM_pipe|inst_reg|Dout\(13))) # (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(15)) ) ) ) 
-- # ( !\add_instance|mi|Mux32~4_combout\ & ( \add_instance|mi|Mux32~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(15))))) # (\add_instance|mi|Mux33~0_combout\ & 
-- ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(15)))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (!\add_instance|mi|Mem_addr\(4))))) ) ) ) # ( \add_instance|mi|Mux32~4_combout\ & ( 
-- !\add_instance|mi|Mux32~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(15))))) # (\add_instance|mi|Mux33~0_combout\ & ((!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & 
-- ((\add_instance|EXE_MEM_pipe|D3_reg|Dout\(15)))) # (\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13) & (\add_instance|mi|Mem_addr\(4))))) ) ) ) # ( !\add_instance|mi|Mux32~4_combout\ & ( !\add_instance|mi|Mux32~9_combout\ & ( 
-- (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(15) & ((!\add_instance|mi|Mux33~0_combout\) # (!\add_instance|EXE_MEM_pipe|inst_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000011111101100000100111111100000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(4),
	datac => \add_instance|EXE_MEM_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(15),
	datae => \add_instance|mi|ALT_INV_Mux32~4_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux32~9_combout\,
	combout => \add_instance|mi|Mux32~10_combout\);

-- Location: MLABCELL_X65_Y38_N6
\add_instance|mi|WB_d3[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(15) = ( \add_instance|mi|Mux32~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(15)) ) ) # ( !\add_instance|mi|Mux32~10_combout\ & ( (\add_instance|mi|WB_d3\(15) & \add_instance|mi|Mux33~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_WB_d3\(15),
	datac => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux32~10_combout\,
	combout => \add_instance|mi|WB_d3\(15));

-- Location: FF_X65_Y38_N8
\add_instance|p_mem_wb|D3_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(15),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(15));

-- Location: LABCELL_X73_Y36_N33
\add_instance|cls|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|cls|Mux0~0_combout\ = ( !\add_instance|cls|Mux15~0_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|cls|ALT_INV_Mux15~0_combout\,
	combout => \add_instance|cls|Mux0~0_combout\);

-- Location: MLABCELL_X72_Y38_N51
\add_instance|RF|registers[3][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[3][15]~combout\ = ( \add_instance|cls|Mux0~0_combout\ & ( \add_instance|RF|registers[3][15]~combout\ & ( !\input_vector[1]~input_o\ ) ) ) # ( !\add_instance|cls|Mux0~0_combout\ & ( \add_instance|RF|registers[3][15]~combout\ & ( 
-- (!\input_vector[1]~input_o\ & !\add_instance|RF|Decoder0~3_combout\) ) ) ) # ( \add_instance|cls|Mux0~0_combout\ & ( !\add_instance|RF|registers[3][15]~combout\ & ( (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001010001000100010001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_input_vector[1]~input_o\,
	datab => \add_instance|RF|ALT_INV_Decoder0~3_combout\,
	datae => \add_instance|cls|ALT_INV_Mux0~0_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[3][15]~combout\,
	combout => \add_instance|RF|registers[3][15]~combout\);

-- Location: MLABCELL_X72_Y38_N30
\add_instance|RR_EXE_pipe|D1_reg|Dout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~0_combout\ = ( \add_instance|RF|registers[0][15]~combout\ & ( (!\add_instance|x\(2) & (((!\add_instance|ID_RR_pipe|AD1_reg|Dout\(0))) # (\add_instance|RF|registers[3][15]~combout\))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(15))))) ) ) # ( !\add_instance|RF|registers[0][15]~combout\ & ( (!\add_instance|x\(2) & (\add_instance|RF|registers[3][15]~combout\ & (\add_instance|ID_RR_pipe|AD1_reg|Dout\(0)))) # (\add_instance|x\(2) & 
-- (((\add_instance|p_mem_wb|D3_reg|Dout\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111110111010000111100010001000011111101110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[3][15]~combout\,
	datab => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(15),
	datad => \add_instance|ALT_INV_x\(2),
	datae => \add_instance|RF|ALT_INV_registers[0][15]~combout\,
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~0_combout\);

-- Location: FF_X72_Y38_N32
\add_instance|RR_EXE_pipe|D1_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~0_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(15));

-- Location: LABCELL_X75_Y37_N45
\add_instance|Prio_mux_1|output[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[15]~0_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(15) & ( (((\add_instance|Prio_mux_1|Equal0~1_combout\ & !\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))) # (\add_instance|Prio_mux_1|Equal0~0_combout\)) # 
-- (\add_instance|RR_EXE_pipe|D1_reg|Dout\(15)) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(15) & ( (\add_instance|RR_EXE_pipe|D1_reg|Dout\(15) & (!\add_instance|Prio_mux_1|Equal0~0_combout\ & ((!\add_instance|Prio_mux_1|Equal0~1_combout\) # 
-- (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000000000010110000000001001111111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(15),
	datad => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(15),
	combout => \add_instance|Prio_mux_1|output[15]~0_combout\);

-- Location: LABCELL_X77_Y35_N48
\add_instance|Alu_Oprd_sel1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux0~0_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ((\add_instance|Prio_mux_2|output[15]~0_combout\))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & 
-- (\add_instance|RR_EXE_pipe|pc_reg|Dout\(15))) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ( \add_instance|Prio_mux_1|output[15]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_output[15]~0_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(15),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|Prio_mux_2|ALT_INV_output[15]~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux0~0_combout\);

-- Location: LABCELL_X74_Y36_N51
\add_instance|main_alu|carry~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~10_combout\ = ( \add_instance|main_alu|carry~9_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux17~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\) ) ) # ( !\add_instance|main_alu|carry~9_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux17~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux17~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~9_combout\,
	combout => \add_instance|main_alu|carry~10_combout\);

-- Location: LABCELL_X74_Y36_N30
\add_instance|main_alu|dest_temp[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[15]~14_combout\ = ( \add_instance|main_alu|adl_temp\(15) & ( \add_instance|main_alu|carry~10_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(15) & ( \add_instance|main_alu|carry~10_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)))))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|Alu_Oprd_sel1|Mux16~0_combout\)))) ) ) ) # ( \add_instance|main_alu|adl_temp\(15) & ( !\add_instance|main_alu|carry~10_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0) $ 
-- (\add_instance|alu_oper_sel1|alu_op\(1))) # (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\) # ((\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|alu_oper_sel1|alu_op\(1))))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(15) & ( !\add_instance|main_alu|carry~10_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(0) & ((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(0) & 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001011001000101101111100110110111000110000101011110111000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux16~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(15),
	dataf => \add_instance|main_alu|ALT_INV_carry~10_combout\,
	combout => \add_instance|main_alu|dest_temp[15]~14_combout\);

-- Location: LABCELL_X74_Y36_N57
\add_instance|main_alu|dest_temp[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(15) = ( \add_instance|main_alu|dest_temp[15]~14_combout\ & ( (\add_instance|main_alu|dest_temp\(15)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest_temp[15]~14_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(15),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[15]~14_combout\,
	combout => \add_instance|main_alu|dest_temp\(15));

-- Location: LABCELL_X79_Y36_N6
\add_instance|main_alu|WideOr0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|WideOr0~2_combout\ = ( !\add_instance|main_alu|dest_temp\(15) & ( (!\add_instance|main_alu|dest_temp\(13) & (!\add_instance|main_alu|dest_temp\(12) & !\add_instance|main_alu|dest_temp\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_dest_temp\(13),
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(12),
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(14),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp\(15),
	combout => \add_instance|main_alu|WideOr0~2_combout\);

-- Location: LABCELL_X73_Y35_N15
\add_instance|main_alu|carry~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~12_combout\ = ( !\add_instance|main_alu|carry~7_combout\ & ( !\add_instance|main_alu|carry~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|main_alu|ALT_INV_carry~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~7_combout\,
	combout => \add_instance|main_alu|carry~12_combout\);

-- Location: LABCELL_X73_Y35_N39
\add_instance|main_alu|carry~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~13_combout\ = ( \add_instance|main_alu|carry~12_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux21~0_combout\) ) ) # ( !\add_instance|main_alu|carry~12_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~12_combout\,
	combout => \add_instance|main_alu|carry~13_combout\);

-- Location: LABCELL_X71_Y35_N36
\add_instance|main_alu|dest_temp[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[11]~1_combout\ = ( \add_instance|main_alu|adl_temp\(11) & ( \add_instance|main_alu|carry~13_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(11) & ( \add_instance|main_alu|carry~13_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)))) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(1))))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(1) & (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\ & 
-- !\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( \add_instance|main_alu|adl_temp\(11) & ( !\add_instance|main_alu|carry~13_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1) $ 
-- (\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\) # ((\add_instance|alu_oper_sel1|alu_op\(1) & 
-- \add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(11) & ( !\add_instance|main_alu|carry~13_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux4~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- (!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux20~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101001001000110110100111101111101001010010001110100101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux20~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux4~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(11),
	dataf => \add_instance|main_alu|ALT_INV_carry~13_combout\,
	combout => \add_instance|main_alu|dest_temp[11]~1_combout\);

-- Location: LABCELL_X71_Y35_N6
\add_instance|main_alu|dest_temp[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(11) = ( \add_instance|main_alu|dest_temp[11]~1_combout\ & ( \add_instance|alu_oper_sel1|alu_en~combout\ ) ) # ( \add_instance|main_alu|dest_temp[11]~1_combout\ & ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( 
-- \add_instance|main_alu|dest_temp\(11) ) ) ) # ( !\add_instance|main_alu|dest_temp[11]~1_combout\ & ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest_temp\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(11),
	datae => \add_instance|main_alu|ALT_INV_dest_temp[11]~1_combout\,
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest_temp\(11));

-- Location: LABCELL_X73_Y34_N27
\add_instance|main_alu|carry~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~14_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\) # (\add_instance|main_alu|carry~2_combout\) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( 
-- (\add_instance|main_alu|carry~2_combout\ & \add_instance|Alu_Oprd_sel1|Mux13~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000011111111111100000000000011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_carry~2_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\,
	combout => \add_instance|main_alu|carry~14_combout\);

-- Location: LABCELL_X73_Y34_N18
\add_instance|main_alu|carry~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~15_combout\ = ( \add_instance|main_alu|carry~14_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux28~0_combout\ ) ) # ( !\add_instance|main_alu|carry~14_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & ( 
-- \add_instance|Alu_Oprd_sel1|Mux12~0_combout\ ) ) ) # ( \add_instance|main_alu|carry~14_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux12~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_carry~14_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux28~0_combout\,
	combout => \add_instance|main_alu|carry~15_combout\);

-- Location: LABCELL_X73_Y34_N48
\add_instance|main_alu|dest_temp[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[4]~5_combout\ = ( \add_instance|main_alu|adl_temp\(4) & ( \add_instance|main_alu|carry~15_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux27~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux27~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(4) & ( \add_instance|main_alu|carry~15_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux27~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)))))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|Alu_Oprd_sel1|Mux27~0_combout\)))) ) ) ) # ( \add_instance|main_alu|adl_temp\(4) & ( !\add_instance|main_alu|carry~15_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0) $ 
-- (\add_instance|alu_oper_sel1|alu_op\(1))) # (\add_instance|Alu_Oprd_sel1|Mux27~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\) # ((\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|alu_oper_sel1|alu_op\(1))))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(4) & ( !\add_instance|main_alu|carry~15_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(0) & ((!\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (\add_instance|Alu_Oprd_sel1|Mux27~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(0) & 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux11~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux27~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010010101000110101111010101111011000101001001101101110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux11~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux27~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(4),
	dataf => \add_instance|main_alu|ALT_INV_carry~15_combout\,
	combout => \add_instance|main_alu|dest_temp[4]~5_combout\);

-- Location: MLABCELL_X72_Y36_N51
\add_instance|main_alu|dest_temp[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(4) = ( \add_instance|main_alu|dest_temp\(4) & ( (!\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest_temp[4]~5_combout\) ) ) # ( !\add_instance|main_alu|dest_temp\(4) & ( 
-- (\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp[4]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datac => \add_instance|main_alu|ALT_INV_dest_temp[4]~5_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest_temp\(4),
	combout => \add_instance|main_alu|dest_temp\(4));

-- Location: MLABCELL_X72_Y36_N3
\add_instance|main_alu|dest_temp[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[1]~2_combout\ = ( \add_instance|alu_oper_sel1|alu_op\(1) & ( \add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux31~0_combout\ & 
-- ((\add_instance|alu_oper_sel1|alu_op\(0)))) # (\add_instance|Alu_Oprd_sel1|Mux31~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux15~0_combout\ & !\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_op\(1) & ( 
-- \add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ ) ) ) # ( \add_instance|alu_oper_sel1|alu_op\(1) & ( !\add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & ( !\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ $ 
-- (((!\add_instance|Alu_Oprd_sel1|Mux31~0_combout\) # ((!\add_instance|Alu_Oprd_sel1|Mux15~0_combout\ & !\add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_op\(1) & ( !\add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux14~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011001101100011110011001100110011001100100100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux15~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~2_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux31~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux30~0_combout\,
	combout => \add_instance|main_alu|dest_temp[1]~2_combout\);

-- Location: MLABCELL_X72_Y36_N12
\add_instance|main_alu|dest_temp[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(1) = ( \add_instance|main_alu|dest_temp[1]~2_combout\ & ( (\add_instance|main_alu|dest_temp\(1)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest_temp[1]~2_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(1),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[1]~2_combout\,
	combout => \add_instance|main_alu|dest_temp\(1));

-- Location: LABCELL_X73_Y34_N36
\add_instance|main_alu|dest_temp[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[2]~3_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( \add_instance|main_alu|carry~2_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)))) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(2)))))) ) ) ) # ( 
-- !\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( \add_instance|main_alu|carry~2_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # ((\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)))) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(2)))))) ) ) ) # ( 
-- \add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( !\add_instance|main_alu|carry~2_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(2)))))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux29~0_combout\ & ( 
-- !\add_instance|main_alu|carry~2_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # ((\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|Alu_Oprd_sel1|Mux13~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010011111111000001111000111001010110110111010010010110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux13~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_adl_temp\(2),
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux29~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~2_combout\,
	combout => \add_instance|main_alu|dest_temp[2]~3_combout\);

-- Location: LABCELL_X73_Y34_N54
\add_instance|main_alu|dest_temp[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(2) = ( \add_instance|main_alu|dest_temp[2]~3_combout\ & ( (\add_instance|main_alu|dest_temp\(2)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest_temp[2]~3_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(2),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[2]~3_combout\,
	combout => \add_instance|main_alu|dest_temp\(2));

-- Location: LABCELL_X75_Y34_N57
\add_instance|main_alu|dest_temp[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(0) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest[0]~0_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest[0]~0_combout\ & ( 
-- \add_instance|main_alu|dest_temp\(0) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( !\add_instance|main_alu|dest[0]~0_combout\ & ( \add_instance|main_alu|dest_temp\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(0),
	datae => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest[0]~0_combout\,
	combout => \add_instance|main_alu|dest_temp\(0));

-- Location: MLABCELL_X72_Y36_N57
\add_instance|main_alu|dest_temp[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[3]~4_combout\ = ( \add_instance|main_alu|carry~14_combout\ & ( \add_instance|main_alu|adl_temp\(3) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|main_alu|carry~14_combout\ & ( \add_instance|main_alu|adl_temp\(3) & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0) $ (\add_instance|alu_oper_sel1|alu_op\(1))) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\) # ((\add_instance|alu_oper_sel1|alu_op\(0) & \add_instance|alu_oper_sel1|alu_op\(1))))) ) ) ) # ( \add_instance|main_alu|carry~14_combout\ & ( !\add_instance|main_alu|adl_temp\(3) & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)))))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)))) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|alu_oper_sel1|alu_op\(1))))) ) ) ) # ( !\add_instance|main_alu|carry~14_combout\ & ( !\add_instance|main_alu|adl_temp\(3) & ( (!\add_instance|alu_oper_sel1|alu_op\(0) & ((!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (\add_instance|Alu_Oprd_sel1|Mux28~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(0) & 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux12~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux28~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011110000101000101111001000001010111100011111011011110011010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux12~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux28~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datae => \add_instance|main_alu|ALT_INV_carry~14_combout\,
	dataf => \add_instance|main_alu|ALT_INV_adl_temp\(3),
	combout => \add_instance|main_alu|dest_temp[3]~4_combout\);

-- Location: MLABCELL_X72_Y36_N48
\add_instance|main_alu|dest_temp[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(3) = ( \add_instance|main_alu|dest_temp[3]~4_combout\ & ( (\add_instance|main_alu|dest_temp\(3)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest_temp[3]~4_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(3),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[3]~4_combout\,
	combout => \add_instance|main_alu|dest_temp\(3));

-- Location: MLABCELL_X72_Y36_N6
\add_instance|main_alu|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|WideOr0~0_combout\ = ( !\add_instance|main_alu|dest_temp\(0) & ( !\add_instance|main_alu|dest_temp\(3) & ( (!\add_instance|main_alu|dest_temp\(4) & (!\add_instance|main_alu|dest_temp\(1) & !\add_instance|main_alu|dest_temp\(2))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_dest_temp\(4),
	datab => \add_instance|main_alu|ALT_INV_dest_temp\(1),
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(2),
	datae => \add_instance|main_alu|ALT_INV_dest_temp\(0),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp\(3),
	combout => \add_instance|main_alu|WideOr0~0_combout\);

-- Location: LABCELL_X75_Y36_N9
\add_instance|main_alu|carry~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~16_combout\ = ( \add_instance|main_alu|carry~11_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux26~0_combout\) ) ) # ( !\add_instance|main_alu|carry~11_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux26~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux10~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux26~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~11_combout\,
	combout => \add_instance|main_alu|carry~16_combout\);

-- Location: LABCELL_X75_Y36_N12
\add_instance|main_alu|dest_temp[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[6]~6_combout\ = ( \add_instance|main_alu|adl_temp\(6) & ( \add_instance|main_alu|carry~16_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(6) & ( \add_instance|main_alu|carry~16_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)))))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|Alu_Oprd_sel1|Mux25~3_combout\)))) ) ) ) # ( \add_instance|main_alu|adl_temp\(6) & ( !\add_instance|main_alu|carry~16_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0) $ 
-- (\add_instance|alu_oper_sel1|alu_op\(1))) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\) # ((\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|alu_oper_sel1|alu_op\(1))))) ) ) ) # ( !\add_instance|main_alu|adl_temp\(6) & ( !\add_instance|main_alu|carry~16_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(0) & ((!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (\add_instance|Alu_Oprd_sel1|Mux25~3_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(0) & 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux9~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux25~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010010101000110101111010101111011000101001001101101110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux9~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux25~3_combout\,
	datae => \add_instance|main_alu|ALT_INV_adl_temp\(6),
	dataf => \add_instance|main_alu|ALT_INV_carry~16_combout\,
	combout => \add_instance|main_alu|dest_temp[6]~6_combout\);

-- Location: LABCELL_X75_Y36_N24
\add_instance|main_alu|dest_temp[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(6) = ( \add_instance|main_alu|dest_temp[6]~6_combout\ & ( (\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest_temp\(6)) ) ) # ( !\add_instance|main_alu|dest_temp[6]~6_combout\ & ( 
-- (\add_instance|main_alu|dest_temp\(6) & !\add_instance|alu_oper_sel1|alu_en~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(6),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[6]~6_combout\,
	combout => \add_instance|main_alu|dest_temp\(6));

-- Location: MLABCELL_X72_Y38_N21
\add_instance|main_alu|dest_temp[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[7]~7_combout\ = ( \add_instance|main_alu|carry~5_combout\ & ( \add_instance|main_alu|adl_temp\(7) & ( (!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1) $ 
-- (\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\) # ((\add_instance|alu_oper_sel1|alu_op\(1) & 
-- \add_instance|alu_oper_sel1|alu_op\(0))))) ) ) ) # ( !\add_instance|main_alu|carry~5_combout\ & ( \add_instance|main_alu|adl_temp\(7) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( \add_instance|main_alu|carry~5_combout\ & ( !\add_instance|main_alu|adl_temp\(7) & ( 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & 
-- (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)))) ) ) ) # ( 
-- !\add_instance|main_alu|carry~5_combout\ & ( !\add_instance|main_alu|adl_temp\(7) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & 
-- (!\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100100101000101111000010100011101001011111011011110001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux24~0_combout\,
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|main_alu|ALT_INV_carry~5_combout\,
	dataf => \add_instance|main_alu|ALT_INV_adl_temp\(7),
	combout => \add_instance|main_alu|dest_temp[7]~7_combout\);

-- Location: MLABCELL_X78_Y36_N21
\add_instance|main_alu|dest_temp[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(7) = ( \add_instance|main_alu|dest_temp[7]~7_combout\ & ( (\add_instance|main_alu|dest_temp\(7)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest_temp[7]~7_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(7),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[7]~7_combout\,
	combout => \add_instance|main_alu|dest_temp\(7));

-- Location: LABCELL_X75_Y35_N6
\add_instance|main_alu|dest_temp[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[10]~10_combout\ = ( \add_instance|alu_oper_sel1|alu_op\(0) & ( \add_instance|main_alu|carry~12_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ $ 
-- (((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|adl_temp\(10))))) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_op\(0) & ( \add_instance|main_alu|carry~12_combout\ & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\))) ) ) ) # ( 
-- \add_instance|alu_oper_sel1|alu_op\(0) & ( !\add_instance|main_alu|carry~12_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\))))) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & (((\add_instance|main_alu|adl_temp\(10))))) ) ) ) # ( !\add_instance|alu_oper_sel1|alu_op\(0) & ( !\add_instance|main_alu|carry~12_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (!\add_instance|Alu_Oprd_sel1|Mux21~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux5~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(1) $ (\add_instance|Alu_Oprd_sel1|Mux21~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010011001010001111000101111011101101010100100011110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux5~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|main_alu|ALT_INV_adl_temp\(10),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux21~0_combout\,
	datae => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	dataf => \add_instance|main_alu|ALT_INV_carry~12_combout\,
	combout => \add_instance|main_alu|dest_temp[10]~10_combout\);

-- Location: LABCELL_X75_Y35_N33
\add_instance|main_alu|dest_temp[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(10) = ( \add_instance|main_alu|dest_temp[10]~10_combout\ & ( (\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest_temp\(10)) ) ) # ( !\add_instance|main_alu|dest_temp[10]~10_combout\ & ( 
-- (\add_instance|main_alu|dest_temp\(10) & !\add_instance|alu_oper_sel1|alu_en~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(10),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[10]~10_combout\,
	combout => \add_instance|main_alu|dest_temp\(10));

-- Location: LABCELL_X73_Y35_N3
\add_instance|main_alu|carry~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~17_combout\ = ( \add_instance|main_alu|carry~5_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\ & \add_instance|Alu_Oprd_sel1|Mux24~0_combout\) ) ) # ( !\add_instance|main_alu|carry~5_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux24~0_combout\) # (\add_instance|Alu_Oprd_sel1|Mux8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux8~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux24~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~5_combout\,
	combout => \add_instance|main_alu|carry~17_combout\);

-- Location: MLABCELL_X72_Y36_N42
\add_instance|main_alu|dest_temp[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[8]~8_combout\ = ( \add_instance|main_alu|carry~17_combout\ & ( \add_instance|main_alu|adl_temp\(8) & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ $ (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0)))) ) ) ) # ( !\add_instance|main_alu|carry~17_combout\ & ( \add_instance|main_alu|adl_temp\(8) & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(0) $ (\add_instance|alu_oper_sel1|alu_op\(1))) # (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\) # ((\add_instance|alu_oper_sel1|alu_op\(0) & \add_instance|alu_oper_sel1|alu_op\(1))))) ) ) ) # ( \add_instance|main_alu|carry~17_combout\ & ( !\add_instance|main_alu|adl_temp\(8) & ( 
-- (!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & (!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1)))))) # 
-- (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ((!\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|alu_oper_sel1|alu_op\(0) & 
-- \add_instance|Alu_Oprd_sel1|Mux7~0_combout\)))) ) ) ) # ( !\add_instance|main_alu|carry~17_combout\ & ( !\add_instance|main_alu|adl_temp\(8) & ( (!\add_instance|alu_oper_sel1|alu_op\(0) & ((!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(1)) # (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\))) # (\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\))))) # (\add_instance|alu_oper_sel1|alu_op\(0) & 
-- (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux7~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010010101000110110001010010011010111101010111101101110100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_carry~17_combout\,
	dataf => \add_instance|main_alu|ALT_INV_adl_temp\(8),
	combout => \add_instance|main_alu|dest_temp[8]~8_combout\);

-- Location: MLABCELL_X72_Y36_N21
\add_instance|main_alu|dest_temp[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(8) = ( \add_instance|main_alu|dest_temp[8]~8_combout\ & ( (\add_instance|main_alu|dest_temp\(8)) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|dest_temp[8]~8_combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|dest_temp\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(8),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[8]~8_combout\,
	combout => \add_instance|main_alu|dest_temp\(8));

-- Location: LABCELL_X73_Y35_N36
\add_instance|main_alu|carry~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carry~18_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ( (\add_instance|main_alu|carry~17_combout\) # (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux23~0_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux7~0_combout\ & \add_instance|main_alu|carry~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux7~0_combout\,
	datad => \add_instance|main_alu|ALT_INV_carry~17_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux23~0_combout\,
	combout => \add_instance|main_alu|carry~18_combout\);

-- Location: LABCELL_X73_Y37_N42
\add_instance|main_alu|dest_temp[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp[9]~9_combout\ = ( \add_instance|main_alu|carry~18_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux6~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux22~0_combout\)) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|Alu_Oprd_sel1|Mux22~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(9)))))) ) ) ) # ( 
-- !\add_instance|main_alu|carry~18_combout\ & ( \add_instance|Alu_Oprd_sel1|Mux6~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux22~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux22~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(9)))))) ) ) ) # ( \add_instance|main_alu|carry~18_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux6~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux22~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux22~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(9)))))) ) ) ) # ( !\add_instance|main_alu|carry~18_combout\ & ( 
-- !\add_instance|Alu_Oprd_sel1|Mux6~0_combout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (((!\add_instance|alu_oper_sel1|alu_op\(0))) # (\add_instance|Alu_Oprd_sel1|Mux22~0_combout\))) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- ((!\add_instance|alu_oper_sel1|alu_op\(0) & (\add_instance|Alu_Oprd_sel1|Mux22~0_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(0) & ((\add_instance|main_alu|adl_temp\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100100111111011100010011111001100100011011001100110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux22~0_combout\,
	datac => \add_instance|main_alu|ALT_INV_adl_temp\(9),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datae => \add_instance|main_alu|ALT_INV_carry~18_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux6~0_combout\,
	combout => \add_instance|main_alu|dest_temp[9]~9_combout\);

-- Location: LABCELL_X73_Y37_N6
\add_instance|main_alu|dest_temp[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest_temp\(9) = ( \add_instance|main_alu|dest_temp[9]~9_combout\ & ( (\add_instance|alu_oper_sel1|alu_en~combout\) # (\add_instance|main_alu|dest_temp\(9)) ) ) # ( !\add_instance|main_alu|dest_temp[9]~9_combout\ & ( 
-- (\add_instance|main_alu|dest_temp\(9) & !\add_instance|alu_oper_sel1|alu_en~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(9),
	datad => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest_temp[9]~9_combout\,
	combout => \add_instance|main_alu|dest_temp\(9));

-- Location: MLABCELL_X78_Y36_N42
\add_instance|main_alu|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|WideOr0~1_combout\ = ( !\add_instance|main_alu|dest_temp\(9) & ( (!\add_instance|main_alu|dest_temp\(6) & (!\add_instance|main_alu|dest_temp\(7) & (!\add_instance|main_alu|dest_temp\(10) & !\add_instance|main_alu|dest_temp\(8)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_dest_temp\(6),
	datab => \add_instance|main_alu|ALT_INV_dest_temp\(7),
	datac => \add_instance|main_alu|ALT_INV_dest_temp\(10),
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(8),
	dataf => \add_instance|main_alu|ALT_INV_dest_temp\(9),
	combout => \add_instance|main_alu|WideOr0~1_combout\);

-- Location: MLABCELL_X78_Y36_N12
\add_instance|main_alu|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|WideOr0~combout\ = ( \add_instance|main_alu|WideOr0~0_combout\ & ( \add_instance|main_alu|WideOr0~1_combout\ & ( ((!\add_instance|main_alu|WideOr0~2_combout\) # (\add_instance|main_alu|dest_temp\(11))) # 
-- (\add_instance|main_alu|dest_temp\(5)) ) ) ) # ( !\add_instance|main_alu|WideOr0~0_combout\ & ( \add_instance|main_alu|WideOr0~1_combout\ ) ) # ( \add_instance|main_alu|WideOr0~0_combout\ & ( !\add_instance|main_alu|WideOr0~1_combout\ ) ) # ( 
-- !\add_instance|main_alu|WideOr0~0_combout\ & ( !\add_instance|main_alu|WideOr0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|main_alu|ALT_INV_dest_temp\(5),
	datac => \add_instance|main_alu|ALT_INV_WideOr0~2_combout\,
	datad => \add_instance|main_alu|ALT_INV_dest_temp\(11),
	datae => \add_instance|main_alu|ALT_INV_WideOr0~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_WideOr0~1_combout\,
	combout => \add_instance|main_alu|WideOr0~combout\);

-- Location: MLABCELL_X78_Y36_N45
\add_instance|main_alu|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|Z~combout\ = ( \add_instance|main_alu|WideOr0~combout\ & ( (\add_instance|main_alu|Z~combout\) # (\add_instance|alu_oper_sel1|alu_en~combout\) ) ) # ( !\add_instance|main_alu|WideOr0~combout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_en~combout\ & \add_instance|main_alu|Z~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	datad => \add_instance|main_alu|ALT_INV_Z~combout\,
	dataf => \add_instance|main_alu|ALT_INV_WideOr0~combout\,
	combout => \add_instance|main_alu|Z~combout\);

-- Location: LABCELL_X74_Y36_N21
\add_instance|main_alu|C~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|C~0_combout\ = ( !\add_instance|alu_oper_sel1|alu_op\(0) & ( \add_instance|alu_oper_sel1|alu_op\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	combout => \add_instance|main_alu|C~0_combout\);

-- Location: LABCELL_X74_Y36_N3
\add_instance|main_alu|carryL~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|carryL~6_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ( ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ & (\add_instance|main_alu|carryL~5_combout\ & \add_instance|Alu_Oprd_sel1|Mux19~0_combout\)) # 
-- (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ & ((\add_instance|Alu_Oprd_sel1|Mux19~0_combout\) # (\add_instance|main_alu|carryL~5_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux18~0_combout\ & ( 
-- (\add_instance|Alu_Oprd_sel1|Mux1~0_combout\ & ((!\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ & (\add_instance|main_alu|carryL~5_combout\ & \add_instance|Alu_Oprd_sel1|Mux19~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux2~0_combout\ & 
-- ((\add_instance|Alu_Oprd_sel1|Mux19~0_combout\) # (\add_instance|main_alu|carryL~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100010111111111110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux2~0_combout\,
	datab => \add_instance|main_alu|ALT_INV_carryL~5_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux19~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux1~0_combout\,
	dataf => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux18~0_combout\,
	combout => \add_instance|main_alu|carryL~6_combout\);

-- Location: LABCELL_X74_Y36_N24
\add_instance|main_alu|C~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|C~1_combout\ = ( \add_instance|main_alu|carryL~6_combout\ & ( \add_instance|main_alu|carry~10_combout\ & ( (!\add_instance|main_alu|C~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\ $ 
-- (((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & !\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))))) # (\add_instance|main_alu|C~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux16~0_combout\)) # (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\))) ) ) ) # ( 
-- !\add_instance|main_alu|carryL~6_combout\ & ( \add_instance|main_alu|carry~10_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & (((\add_instance|Alu_Oprd_sel1|Mux16~0_combout\)))) # (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & 
-- ((!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\)) # (\add_instance|main_alu|C~0_combout\))) ) ) ) # ( \add_instance|main_alu|carryL~6_combout\ & ( !\add_instance|main_alu|carry~10_combout\ & ( 
-- (!\add_instance|main_alu|C~0_combout\ & (!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & !\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))))) # (\add_instance|main_alu|C~0_combout\ & 
-- (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) ) ) ) # ( !\add_instance|main_alu|carryL~6_combout\ & ( !\add_instance|main_alu|carry~10_combout\ & ( (!\add_instance|main_alu|C~0_combout\ & 
-- (!\add_instance|Alu_Oprd_sel1|Mux16~0_combout\ $ (((!\add_instance|Alu_Oprd_sel1|Mux0~0_combout\) # (!\add_instance|Alu_Oprd_sel1|Mux17~0_combout\))))) # (\add_instance|main_alu|C~0_combout\ & (\add_instance|Alu_Oprd_sel1|Mux0~0_combout\ & 
-- (\add_instance|Alu_Oprd_sel1|Mux16~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100101001001010011010000100011111001111010011110110110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_C~0_combout\,
	datab => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux0~0_combout\,
	datac => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux16~0_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux17~0_combout\,
	datae => \add_instance|main_alu|ALT_INV_carryL~6_combout\,
	dataf => \add_instance|main_alu|ALT_INV_carry~10_combout\,
	combout => \add_instance|main_alu|C~1_combout\);

-- Location: LABCELL_X75_Y36_N18
\add_instance|main_alu|C~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|C~2_combout\ = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|alu_oper_sel1|alu_op\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	combout => \add_instance|main_alu|C~2_combout\);

-- Location: LABCELL_X74_Y36_N45
\add_instance|main_alu|C\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|C~combout\ = ( \add_instance|main_alu|C~2_combout\ & ( \add_instance|main_alu|C~1_combout\ ) ) # ( !\add_instance|main_alu|C~2_combout\ & ( \add_instance|main_alu|C~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|main_alu|ALT_INV_C~1_combout\,
	datad => \add_instance|main_alu|ALT_INV_C~combout\,
	dataf => \add_instance|main_alu|ALT_INV_C~2_combout\,
	combout => \add_instance|main_alu|C~combout\);

-- Location: LABCELL_X74_Y36_N18
\add_instance|wb_control_EX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|wb_control_EX~0_combout\ = ( \add_instance|main_alu|C~combout\ & ( (!\add_instance|main_alu|Z~combout\ & (!\add_instance|RR_EXE_pipe|cond_reg|Dout\(1) & \add_instance|RR_EXE_pipe|cond_reg|Dout\(0))) ) ) # ( !\add_instance|main_alu|C~combout\ 
-- & ( (!\add_instance|RR_EXE_pipe|cond_reg|Dout\(1) & (!\add_instance|main_alu|Z~combout\ & \add_instance|RR_EXE_pipe|cond_reg|Dout\(0))) # (\add_instance|RR_EXE_pipe|cond_reg|Dout\(1) & ((!\add_instance|RR_EXE_pipe|cond_reg|Dout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111000000000011111100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|main_alu|ALT_INV_Z~combout\,
	datac => \add_instance|RR_EXE_pipe|cond_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RR_EXE_pipe|cond_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|main_alu|ALT_INV_C~combout\,
	combout => \add_instance|wb_control_EX~0_combout\);

-- Location: LABCELL_X75_Y38_N6
\add_instance|wb_control_EX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|wb_control_EX~1_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( \add_instance|wb_control_EX~0_combout\ & ( (\add_instance|RR_EXE_pipe|valid_reg|Dout~q\ & ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) $ 
-- (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14)))) ) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( \add_instance|wb_control_EX~0_combout\ & ( (\add_instance|RR_EXE_pipe|valid_reg|Dout~q\ & 
-- ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) $ (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14)))) ) ) ) # ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( !\add_instance|wb_control_EX~0_combout\ & ( 
-- (\add_instance|RR_EXE_pipe|valid_reg|Dout~q\ & ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14))))) ) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) 
-- & ( !\add_instance|wb_control_EX~0_combout\ & ( (\add_instance|RR_EXE_pipe|valid_reg|Dout~q\ & (((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(14))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110011001100100011001100100001001100110001001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|RR_EXE_pipe|valid_reg|ALT_INV_Dout~q\,
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	datae => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|ALT_INV_wb_control_EX~0_combout\,
	combout => \add_instance|wb_control_EX~1_combout\);

-- Location: FF_X75_Y38_N7
\add_instance|EXE_MEM_pipe|wb_cont|Dout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|wb_control_EX~1_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|wb_cont|Dout~q\);

-- Location: FF_X74_Y37_N8
\add_instance|p_mem_wb|wb_cont|Dout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|EXE_MEM_pipe|wb_cont|Dout~q\,
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|wb_cont|Dout~q\);

-- Location: LABCELL_X74_Y36_N54
\add_instance|Prio_mux_2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|Equal0~0_combout\ = ( \add_instance|p_mem_wb|wb_cont|Dout~q\ & ( (!\add_instance|RR_EXE_pipe|AD2_reg|Dout\(1) & (!\add_instance|p_mem_wb|AD3_reg|Dout\(1) & (!\add_instance|RR_EXE_pipe|AD2_reg|Dout\(0) $ 
-- (\add_instance|p_mem_wb|AD3_reg|Dout\(0))))) # (\add_instance|RR_EXE_pipe|AD2_reg|Dout\(1) & (\add_instance|p_mem_wb|AD3_reg|Dout\(1) & (!\add_instance|RR_EXE_pipe|AD2_reg|Dout\(0) $ (\add_instance|p_mem_wb|AD3_reg|Dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|RR_EXE_pipe|AD2_reg|ALT_INV_Dout\(0),
	datac => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	datad => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	combout => \add_instance|Prio_mux_2|Equal0~0_combout\);

-- Location: LABCELL_X75_Y39_N15
\add_instance|RF|registers[6][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[6][4]~combout\ = ( \add_instance|RF|registers[6][4]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~7_combout\) # (\add_instance|cls|Mux11~0_combout\))) ) ) # ( !\add_instance|RF|registers[6][4]~combout\ 
-- & ( (\add_instance|cls|Mux11~0_combout\ & (\add_instance|RF|Decoder0~7_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux11~0_combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~7_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[6][4]~combout\,
	combout => \add_instance|RF|registers[6][4]~combout\);

-- Location: LABCELL_X75_Y39_N18
\add_instance|RF|registers[4][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[4][4]~combout\ = ( \add_instance|RF|registers[4][4]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~5_combout\) # (\add_instance|cls|Mux11~0_combout\))) ) ) # ( !\add_instance|RF|registers[4][4]~combout\ 
-- & ( (\add_instance|cls|Mux11~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux11~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~5_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[4][4]~combout\,
	combout => \add_instance|RF|registers[4][4]~combout\);

-- Location: LABCELL_X75_Y39_N12
\add_instance|RF|registers[5][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[5][4]~combout\ = ( \add_instance|RF|registers[5][4]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~6_combout\) # (\add_instance|cls|Mux11~0_combout\))) ) ) # ( !\add_instance|RF|registers[5][4]~combout\ 
-- & ( (\add_instance|cls|Mux11~0_combout\ & (\add_instance|RF|Decoder0~6_combout\ & !\input_vector[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011010000110100001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux11~0_combout\,
	datab => \add_instance|RF|ALT_INV_Decoder0~6_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|RF|ALT_INV_registers[5][4]~combout\,
	combout => \add_instance|RF|registers[5][4]~combout\);

-- Location: LABCELL_X75_Y39_N21
\add_instance|RF|registers[7][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[7][4]~combout\ = ( \add_instance|RF|registers[7][4]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~4_combout\) # (\add_instance|cls|Mux11~0_combout\))) ) ) # ( !\add_instance|RF|registers[7][4]~combout\ 
-- & ( (\add_instance|cls|Mux11~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux11~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|RF|ALT_INV_Decoder0~4_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[7][4]~combout\,
	combout => \add_instance|RF|registers[7][4]~combout\);

-- Location: LABCELL_X75_Y39_N42
\add_instance|RR_EXE_pipe|D2_reg|Dout~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~33_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[7][4]~combout\ & ( (\add_instance|RF|registers[5][4]~combout\) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1)) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|RF|registers[7][4]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[4][4]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[6][4]~combout\)) ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[7][4]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & \add_instance|RF|registers[5][4]~combout\) ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|RF|registers[7][4]~combout\ & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ((\add_instance|RF|registers[4][4]~combout\))) # (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & 
-- (\add_instance|RF|registers[6][4]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|RF|ALT_INV_registers[6][4]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[4][4]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[5][4]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|RF|ALT_INV_registers[7][4]~combout\,
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~33_combout\);

-- Location: LABCELL_X75_Y39_N33
\add_instance|RF|registers[2][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[2][4]~combout\ = ( \add_instance|RF|registers[2][4]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~2_combout\) # (\add_instance|cls|Mux11~0_combout\))) ) ) # ( !\add_instance|RF|registers[2][4]~combout\ 
-- & ( (\add_instance|cls|Mux11~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux11~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~2_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[2][4]~combout\,
	combout => \add_instance|RF|registers[2][4]~combout\);

-- Location: LABCELL_X75_Y39_N30
\add_instance|RF|registers[1][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[1][4]~combout\ = ( \add_instance|RF|registers[1][4]~combout\ & ( (!\input_vector[1]~input_o\ & ((!\add_instance|RF|Decoder0~1_combout\) # (\add_instance|cls|Mux11~0_combout\))) ) ) # ( !\add_instance|RF|registers[1][4]~combout\ 
-- & ( (\add_instance|cls|Mux11~0_combout\ & (!\input_vector[1]~input_o\ & \add_instance|RF|Decoder0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010011000100110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|cls|ALT_INV_Mux11~0_combout\,
	datab => \ALT_INV_input_vector[1]~input_o\,
	datac => \add_instance|RF|ALT_INV_Decoder0~1_combout\,
	dataf => \add_instance|RF|ALT_INV_registers[1][4]~combout\,
	combout => \add_instance|RF|registers[1][4]~combout\);

-- Location: LABCELL_X75_Y39_N54
\add_instance|RR_EXE_pipe|D2_reg|Dout~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~34_combout\ = ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[3][4]~combout\ ) ) ) # ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[2][4]~combout\ ) ) ) # ( \add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[1][4]~combout\ ) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD2_reg|Dout\(0) & ( !\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & ( \add_instance|RF|registers[0][4]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[2][4]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[1][4]~combout\,
	datac => \add_instance|RF|ALT_INV_registers[0][4]~combout\,
	datad => \add_instance|RF|ALT_INV_registers[3][4]~combout\,
	datae => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~34_combout\);

-- Location: LABCELL_X71_Y39_N51
\add_instance|RR_EXE_pipe|D2_reg|Dout~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D2_reg|Dout~35_combout\ = ( \add_instance|RR_EXE_pipe|D2_reg|Dout~34_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(4) & ( ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # (\add_instance|y\(2))) # 
-- (\add_instance|RR_EXE_pipe|D2_reg|Dout~33_combout\) ) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~34_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(4) & ( ((\add_instance|RR_EXE_pipe|D2_reg|Dout~33_combout\ & 
-- \add_instance|ID_RR_pipe|AD2_reg|Dout\(2))) # (\add_instance|y\(2)) ) ) ) # ( \add_instance|RR_EXE_pipe|D2_reg|Dout~34_combout\ & ( !\add_instance|p_mem_wb|D3_reg|Dout\(4) & ( (!\add_instance|y\(2) & ((!\add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) # 
-- (\add_instance|RR_EXE_pipe|D2_reg|Dout~33_combout\))) ) ) ) # ( !\add_instance|RR_EXE_pipe|D2_reg|Dout~34_combout\ & ( !\add_instance|p_mem_wb|D3_reg|Dout\(4) & ( (\add_instance|RR_EXE_pipe|D2_reg|Dout~33_combout\ & 
-- (\add_instance|ID_RR_pipe|AD2_reg|Dout\(2) & !\add_instance|y\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000111100110000000000000011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~33_combout\,
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datad => \add_instance|ALT_INV_y\(2),
	datae => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout~34_combout\,
	dataf => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(4),
	combout => \add_instance|RR_EXE_pipe|D2_reg|Dout~35_combout\);

-- Location: FF_X74_Y36_N35
\add_instance|RR_EXE_pipe|D2_reg|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|D2_reg|Dout~35_combout\,
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D2_reg|Dout\(4));

-- Location: LABCELL_X74_Y36_N9
\add_instance|Prio_mux_2|output[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[4]~11_combout\ = ( \add_instance|p_mem_wb|D3_reg|Dout\(4) & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(4) ) ) # ( !\add_instance|p_mem_wb|D3_reg|Dout\(4) & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(4) & ( 
-- (!\add_instance|Prio_mux_2|Equal0~0_combout\ & (((!\add_instance|Prio_mux_2|Equal0~1_combout\)) # (\add_instance|Addr_cmp_3|Equal0~0_combout\))) # (\add_instance|Prio_mux_2|Equal0~0_combout\ & (\add_instance|Addr_cmp_4|Equal0~0_combout\ & 
-- ((!\add_instance|Prio_mux_2|Equal0~1_combout\) # (\add_instance|Addr_cmp_3|Equal0~0_combout\)))) ) ) ) # ( \add_instance|p_mem_wb|D3_reg|Dout\(4) & ( !\add_instance|RR_EXE_pipe|D2_reg|Dout\(4) & ( (!\add_instance|Prio_mux_2|Equal0~0_combout\ & 
-- (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & ((\add_instance|Prio_mux_2|Equal0~1_combout\)))) # (\add_instance|Prio_mux_2|Equal0~0_combout\ & ((!\add_instance|Addr_cmp_4|Equal0~0_combout\) # ((!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- \add_instance|Prio_mux_2|Equal0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100001101110010101111001000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datab => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datac => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	datae => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(4),
	dataf => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(4),
	combout => \add_instance|Prio_mux_2|output[4]~11_combout\);

-- Location: LABCELL_X77_Y38_N12
\add_instance|pc_predictor|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux11~2_combout\ = ( \add_instance|main_alu|dest\(4) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[4]~11_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(4) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|Prio_mux_2|output[4]~11_combout\ & \add_instance|pc_predictor|Mux2~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000111010001000100011101110111010001110111011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(4),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(4),
	combout => \add_instance|pc_predictor|Mux11~2_combout\);

-- Location: LABCELL_X81_Y36_N21
\add_instance|LUT_FLUSH|BA[6][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][4]~combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][4]~combout\) # (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & \add_instance|LUT_FLUSH|BA[6][4]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][4]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][4]~combout\);

-- Location: LABCELL_X77_Y38_N48
\add_instance|LUT_FLUSH|BA[5][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][4]~combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) # (\add_instance|LUT_FLUSH|BA[5][4]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[5][4]~combout\ & !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][4]~combout\);

-- Location: LABCELL_X77_Y38_N24
\add_instance|LUT_FLUSH|BA[4][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][4]~combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) # (\add_instance|LUT_FLUSH|BA[4][4]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[4][4]~combout\ & !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][4]~combout\);

-- Location: LABCELL_X77_Y38_N30
\add_instance|LUT_FLUSH|BA[0][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][4]~combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][4]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][4]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][4]~combout\);

-- Location: LABCELL_X77_Y38_N36
\add_instance|LUT_FLUSH|BA[1][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][4]~combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][4]~combout\) # (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[1][0]~73_combout\ & \add_instance|LUT_FLUSH|BA[1][4]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][4]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][4]~combout\);

-- Location: LABCELL_X77_Y38_N6
\add_instance|LUT_FLUSH|BA[2][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][4]~combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) # (\add_instance|LUT_FLUSH|BA[2][4]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[2][4]~combout\ & !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[2][4]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][4]~combout\);

-- Location: LABCELL_X77_Y38_N27
\add_instance|LUT_FLUSH|BA[3][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][4]~combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][4]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][4]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][4]~combout\);

-- Location: MLABCELL_X82_Y36_N18
\add_instance|PC|Dout~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~16_combout\ = ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|LUT_FLUSH|BA[3][4]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|PC|Dout[3]~0_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[2][4]~combout\ ) ) ) # ( \add_instance|PC|Dout[3]~2_combout\ & ( !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|LUT_FLUSH|BA[0][4]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~2_combout\ & ( 
-- !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|LUT_FLUSH|BA[1][4]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[0][4]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[1][4]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][4]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	combout => \add_instance|PC|Dout~16_combout\);

-- Location: MLABCELL_X82_Y36_N42
\add_instance|PC|Dout~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~17_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~16_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][4]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~16_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][4]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][4]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~16_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][4]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~16_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][4]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][4]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[6][4]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[5][4]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][4]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~16_combout\,
	combout => \add_instance|PC|Dout~17_combout\);

-- Location: LABCELL_X77_Y38_N9
\add_instance|LUT_FLUSH|BA[7][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][4]~combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) # (\add_instance|LUT_FLUSH|BA[7][4]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[7][4]~combout\ & !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][4]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][4]~combout\);

-- Location: MLABCELL_X82_Y36_N57
\add_instance|PC|Dout~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~18_combout\ = ( \add_instance|LUT_FLUSH|match~5_combout\ & ( (!\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & (\add_instance|PC|Dout~17_combout\)) # (\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & 
-- ((\add_instance|LUT_FLUSH|BA[7][4]~combout\))) ) ) # ( !\add_instance|LUT_FLUSH|match~5_combout\ & ( \add_instance|main_alu_1|Add0~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datab => \add_instance|main_alu_1|ALT_INV_Add0~17_sumout\,
	datac => \add_instance|PC|ALT_INV_Dout~17_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][4]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	combout => \add_instance|PC|Dout~18_combout\);

-- Location: FF_X82_Y36_N59
\add_instance|PC|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~18_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(4));

-- Location: MLABCELL_X84_Y36_N3
\add_instance|pc_IF[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[4]~4_combout\ = ( \add_instance|pc_predictor|Mux11~2_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~17_combout\) # (\add_instance|PC|Dout\(4)) ) ) # ( !\add_instance|pc_predictor|Mux11~2_combout\ & ( (\add_instance|PC|Dout\(4) & 
-- \add_instance|LUT_FLUSH|Equal0~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(4),
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux11~2_combout\,
	combout => \add_instance|pc_IF[4]~4_combout\);

-- Location: LABCELL_X85_Y36_N54
\add_instance|code_mem|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux12~0_combout\ = ( !\add_instance|pc_IF[4]~4_combout\ & ( (!\add_instance|pc_IF[3]~3_combout\ & (\add_instance|pc_IF[1]~1_combout\ & !\add_instance|pc_IF[2]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[3]~3_combout\,
	datab => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datad => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	combout => \add_instance|code_mem|Mux12~0_combout\);

-- Location: LABCELL_X85_Y36_N0
\add_instance|code_mem|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux12~1_combout\ = ( \add_instance|code_mem|Mux12~0_combout\ & ( \add_instance|pc_IF[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|ALT_INV_pc_IF[0]~0_combout\,
	dataf => \add_instance|code_mem|ALT_INV_Mux12~0_combout\,
	combout => \add_instance|code_mem|Mux12~1_combout\);

-- Location: FF_X85_Y36_N2
\add_instance|IF_ID_pipe|inst_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux12~1_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(3));

-- Location: MLABCELL_X84_Y36_N51
\add_instance|id|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux12~0_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(3) & ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ( (!\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & (!\add_instance|IF_ID_pipe|inst_reg|Dout\(14) & 
-- !\add_instance|IF_ID_pipe|inst_reg|Dout\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	datae => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|id|Mux12~0_combout\);

-- Location: MLABCELL_X84_Y36_N42
\add_instance|id|AD3[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|AD3\(2) = ( \add_instance|id|Mux12~0_combout\ & ( (!\add_instance|id|Mux18~0_combout\) # (\add_instance|id|AD3\(2)) ) ) # ( !\add_instance|id|Mux12~0_combout\ & ( (\add_instance|id|Mux18~0_combout\ & \add_instance|id|AD3\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|id|ALT_INV_Mux18~0_combout\,
	datad => \add_instance|id|ALT_INV_AD3\(2),
	dataf => \add_instance|id|ALT_INV_Mux12~0_combout\,
	combout => \add_instance|id|AD3\(2));

-- Location: FF_X84_Y36_N44
\add_instance|ID_RR_pipe|AD3_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|id|AD3\(2),
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|AD3_reg|Dout\(2));

-- Location: FF_X75_Y36_N59
\add_instance|RR_EXE_pipe|AD3_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|AD3_reg|Dout\(2),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|AD3_reg|Dout\(2));

-- Location: FF_X74_Y37_N35
\add_instance|EXE_MEM_pipe|AD3_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|AD3_reg|Dout\(2),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2));

-- Location: MLABCELL_X72_Y39_N12
\add_instance|RR_EXE_pipe|D1_reg|Dout~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RR_EXE_pipe|D1_reg|Dout~14_combout\ = ( \add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( (!\add_instance|x\(2) & (\add_instance|RF|registers[3][1]~combout\)) # (\add_instance|x\(2) & ((\add_instance|p_mem_wb|D3_reg|Dout\(1)))) ) ) # ( 
-- !\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( (!\add_instance|x\(2) & (\add_instance|RF|registers[0][1]~combout\)) # (\add_instance|x\(2) & ((\add_instance|p_mem_wb|D3_reg|Dout\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RF|ALT_INV_registers[0][1]~combout\,
	datab => \add_instance|RF|ALT_INV_registers[3][1]~combout\,
	datac => \add_instance|ALT_INV_x\(2),
	datad => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	combout => \add_instance|RR_EXE_pipe|D1_reg|Dout~14_combout\);

-- Location: FF_X72_Y39_N14
\add_instance|RR_EXE_pipe|D1_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|RR_EXE_pipe|D1_reg|Dout~14_combout\,
	sclr => \add_instance|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|D1_reg|Dout\(1));

-- Location: MLABCELL_X72_Y37_N3
\add_instance|Prio_mux_1|output[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_1|output[1]~14_combout\ = ( \add_instance|Prio_mux_1|Equal0~0_combout\ & ( \add_instance|Prio_mux_1|Equal0~1_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(1) ) ) ) # ( !\add_instance|Prio_mux_1|Equal0~0_combout\ & ( 
-- \add_instance|Prio_mux_1|Equal0~1_combout\ & ( (!\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & (\add_instance|p_mem_wb|D3_reg|Dout\(1))) # (\add_instance|EXE_MEM_pipe|AD3_reg|Dout\(2) & ((\add_instance|RR_EXE_pipe|D1_reg|Dout\(1)))) ) ) ) # ( 
-- \add_instance|Prio_mux_1|Equal0~0_combout\ & ( !\add_instance|Prio_mux_1|Equal0~1_combout\ & ( \add_instance|p_mem_wb|D3_reg|Dout\(1) ) ) ) # ( !\add_instance|Prio_mux_1|Equal0~0_combout\ & ( !\add_instance|Prio_mux_1|Equal0~1_combout\ & ( 
-- \add_instance|RR_EXE_pipe|D1_reg|Dout\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100001100001111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|AD3_reg|ALT_INV_Dout\(2),
	datac => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(1),
	datad => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(1),
	datae => \add_instance|Prio_mux_1|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|Prio_mux_1|ALT_INV_Equal0~1_combout\,
	combout => \add_instance|Prio_mux_1|output[1]~14_combout\);

-- Location: LABCELL_X73_Y35_N48
\add_instance|Alu_Oprd_sel1|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Alu_Oprd_sel1|Mux14~2_combout\ = ( \add_instance|Prio_mux_1|output[1]~14_combout\ & ( (!\add_instance|Alu_Oprd_sel1|Mux14~1_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & ((\add_instance|Prio_mux_2|output[1]~14_combout\))) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(1)))) ) ) # ( !\add_instance|Prio_mux_1|output[1]~14_combout\ & ( (\add_instance|Alu_Oprd_sel1|Mux14~1_combout\ & ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & 
-- ((\add_instance|Prio_mux_2|output[1]~14_combout\))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101111111111000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(1),
	datac => \add_instance|Prio_mux_2|ALT_INV_output[1]~14_combout\,
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~1_combout\,
	dataf => \add_instance|Prio_mux_1|ALT_INV_output[1]~14_combout\,
	combout => \add_instance|Alu_Oprd_sel1|Mux14~2_combout\);

-- Location: LABCELL_X73_Y38_N39
\add_instance|main_alu|dest[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest[1]~1_combout\ = ( \add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & ( \add_instance|main_alu|Add0~5_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux14~2_combout\)) # 
-- (\add_instance|alu_oper_sel1|alu_op\(1) & ((!\add_instance|alu_oper_sel1|alu_op\(0)) # (!\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux31~0_combout\)))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & ( 
-- \add_instance|main_alu|Add0~5_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(0)) # (!\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ $ (((!\add_instance|alu_oper_sel1|alu_op\(1)) # (!\add_instance|Alu_Oprd_sel1|Mux31~0_combout\)))) ) ) ) # ( 
-- \add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & ( !\add_instance|main_alu|Add0~5_sumout\ & ( (!\add_instance|alu_oper_sel1|alu_op\(1) & (!\add_instance|Alu_Oprd_sel1|Mux14~2_combout\)) # (\add_instance|alu_oper_sel1|alu_op\(1) & 
-- (\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ $ (!\add_instance|Alu_Oprd_sel1|Mux31~0_combout\)))) ) ) ) # ( !\add_instance|Alu_Oprd_sel1|Mux30~0_combout\ & ( !\add_instance|main_alu|Add0~5_sumout\ & ( 
-- (!\add_instance|alu_oper_sel1|alu_op\(0) & (((!\add_instance|alu_oper_sel1|alu_op\(1))))) # (\add_instance|alu_oper_sel1|alu_op\(0) & (!\add_instance|Alu_Oprd_sel1|Mux14~2_combout\ $ (((!\add_instance|alu_oper_sel1|alu_op\(1)) # 
-- (!\add_instance|Alu_Oprd_sel1|Mux31~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010111000110100010011000101011110101111101101011100110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux14~2_combout\,
	datab => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(1),
	datac => \add_instance|alu_oper_sel1|ALT_INV_alu_op\(0),
	datad => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux31~0_combout\,
	datae => \add_instance|Alu_Oprd_sel1|ALT_INV_Mux30~0_combout\,
	dataf => \add_instance|main_alu|ALT_INV_Add0~5_sumout\,
	combout => \add_instance|main_alu|dest[1]~1_combout\);

-- Location: MLABCELL_X78_Y39_N24
\add_instance|main_alu|dest[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu|dest\(1) = ( \add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest[1]~1_combout\ ) ) # ( !\add_instance|alu_oper_sel1|alu_en~combout\ & ( \add_instance|main_alu|dest\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|main_alu|ALT_INV_dest[1]~1_combout\,
	datac => \add_instance|main_alu|ALT_INV_dest\(1),
	dataf => \add_instance|alu_oper_sel1|ALT_INV_alu_en~combout\,
	combout => \add_instance|main_alu|dest\(1));

-- Location: FF_X70_Y38_N5
\add_instance|EXE_MEM_pipe|D3_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D3_reg|Dout[1]~feeder_combout\,
	asdata => \add_instance|main_alu|dest\(1),
	sclr => \input_vector[1]~input_o\,
	sload => \add_instance|D3_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D3_reg|Dout\(1));

-- Location: LABCELL_X71_Y38_N15
\add_instance|EXE_MEM_pipe|D1_reg|Dout[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|EXE_MEM_pipe|D1_reg|Dout[1]~feeder_combout\ = ( \add_instance|RR_EXE_pipe|D1_reg|Dout\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|RR_EXE_pipe|D1_reg|ALT_INV_Dout\(1),
	combout => \add_instance|EXE_MEM_pipe|D1_reg|Dout[1]~feeder_combout\);

-- Location: FF_X71_Y38_N17
\add_instance|EXE_MEM_pipe|D1_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|EXE_MEM_pipe|D1_reg|Dout[1]~feeder_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|D1_reg|Dout\(1));

-- Location: LABCELL_X71_Y38_N9
\add_instance|mi|Mem_in[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mem_in\(1) = ( \add_instance|mi|Mux33~1_combout\ & ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(1) ) ) # ( !\add_instance|mi|Mux33~1_combout\ & ( \add_instance|EXE_MEM_pipe|D1_reg|Dout\(1) & ( \add_instance|mi|Mem_in\(1) ) ) ) # ( 
-- !\add_instance|mi|Mux33~1_combout\ & ( !\add_instance|EXE_MEM_pipe|D1_reg|Dout\(1) & ( \add_instance|mi|Mem_in\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(1),
	datae => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|EXE_MEM_pipe|D1_reg|ALT_INV_Dout\(1),
	combout => \add_instance|mi|Mem_in\(1));

-- Location: FF_X71_Y37_N29
\add_instance|data_mem1|ram_block[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[30][1]~q\);

-- Location: FF_X72_Y37_N50
\add_instance|data_mem1|ram_block[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[18][1]~q\);

-- Location: LABCELL_X71_Y38_N21
\add_instance|data_mem1|ram_block[22][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[22][1]~feeder_combout\ = \add_instance|mi|Mem_in\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[22][1]~feeder_combout\);

-- Location: FF_X71_Y38_N23
\add_instance|data_mem1|ram_block[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[22][1]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[22][1]~q\);

-- Location: FF_X63_Y37_N37
\add_instance|data_mem1|ram_block[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[26][1]~q\);

-- Location: LABCELL_X71_Y37_N6
\add_instance|mi|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~2_combout\ = ( \add_instance|data_mem1|ram_block[22][1]~q\ & ( \add_instance|data_mem1|ram_block[26][1]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[18][1]~q\)))) # 
-- (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2))) # (\add_instance|data_mem1|ram_block[30][1]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[22][1]~q\ & ( \add_instance|data_mem1|ram_block[26][1]~q\ & ( 
-- (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|data_mem1|ram_block[18][1]~q\ & !\add_instance|mi|Mem_addr\(2))))) # (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2))) # (\add_instance|data_mem1|ram_block[30][1]~q\))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[22][1]~q\ & ( !\add_instance|data_mem1|ram_block[26][1]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[18][1]~q\)))) # (\add_instance|mi|Mem_addr\(3) & 
-- (\add_instance|data_mem1|ram_block[30][1]~q\ & ((\add_instance|mi|Mem_addr\(2))))) ) ) ) # ( !\add_instance|data_mem1|ram_block[22][1]~q\ & ( !\add_instance|data_mem1|ram_block[26][1]~q\ & ( (!\add_instance|mi|Mem_addr\(3) & 
-- (((\add_instance|data_mem1|ram_block[18][1]~q\ & !\add_instance|mi|Mem_addr\(2))))) # (\add_instance|mi|Mem_addr\(3) & (\add_instance|data_mem1|ram_block[30][1]~q\ & ((\add_instance|mi|Mem_addr\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[30][1]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[18][1]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[22][1]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[26][1]~q\,
	combout => \add_instance|mi|Mux18~2_combout\);

-- Location: FF_X67_Y39_N28
\add_instance|data_mem1|ram_block[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[17][1]~q\);

-- Location: FF_X68_Y39_N44
\add_instance|data_mem1|ram_block[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[29][1]~q\);

-- Location: FF_X68_Y39_N14
\add_instance|data_mem1|ram_block[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[21][1]~q\);

-- Location: FF_X68_Y39_N4
\add_instance|data_mem1|ram_block[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[25][1]~q\);

-- Location: LABCELL_X68_Y39_N45
\add_instance|mi|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~1_combout\ = ( \add_instance|data_mem1|ram_block[25][1]~q\ & ( \add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[29][1]~q\) ) ) ) # ( !\add_instance|data_mem1|ram_block[25][1]~q\ 
-- & ( \add_instance|mi|Mem_addr\(3) & ( (\add_instance|data_mem1|ram_block[29][1]~q\ & \add_instance|mi|Mem_addr\(2)) ) ) ) # ( \add_instance|data_mem1|ram_block[25][1]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( (!\add_instance|mi|Mem_addr\(2) & 
-- (\add_instance|data_mem1|ram_block[17][1]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[21][1]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[25][1]~q\ & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[17][1]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[21][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[17][1]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[29][1]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[21][1]~q\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[25][1]~q\,
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux18~1_combout\);

-- Location: FF_X72_Y37_N20
\add_instance|data_mem1|ram_block[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[31][1]~q\);

-- Location: FF_X68_Y37_N28
\add_instance|data_mem1|ram_block[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[19][1]~q\);

-- Location: LABCELL_X66_Y39_N21
\add_instance|data_mem1|ram_block[23][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[23][1]~feeder_combout\ = ( \add_instance|mi|Mem_in\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[23][1]~feeder_combout\);

-- Location: FF_X66_Y39_N22
\add_instance|data_mem1|ram_block[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[23][1]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[23][1]~q\);

-- Location: FF_X67_Y38_N56
\add_instance|data_mem1|ram_block[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[27][1]~q\);

-- Location: MLABCELL_X72_Y37_N21
\add_instance|mi|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~3_combout\ = ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[27][1]~q\ & ( (!\add_instance|mi|Mem_addr\(2)) # (\add_instance|data_mem1|ram_block[31][1]~q\) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[27][1]~q\ & ( (!\add_instance|mi|Mem_addr\(2) & (\add_instance|data_mem1|ram_block[19][1]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[23][1]~q\))) ) ) ) # ( \add_instance|mi|Mem_addr\(3) & 
-- ( !\add_instance|data_mem1|ram_block[27][1]~q\ & ( (\add_instance|data_mem1|ram_block[31][1]~q\ & \add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mem_addr\(3) & ( !\add_instance|data_mem1|ram_block[27][1]~q\ & ( (!\add_instance|mi|Mem_addr\(2) 
-- & (\add_instance|data_mem1|ram_block[19][1]~q\)) # (\add_instance|mi|Mem_addr\(2) & ((\add_instance|data_mem1|ram_block[23][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[31][1]~q\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datac => \add_instance|data_mem1|ALT_INV_ram_block[19][1]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[23][1]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(3),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[27][1]~q\,
	combout => \add_instance|mi|Mux18~3_combout\);

-- Location: FF_X63_Y39_N13
\add_instance|data_mem1|ram_block[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[16][1]~q\);

-- Location: LABCELL_X64_Y39_N42
\add_instance|data_mem1|ram_block[20][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[20][1]~feeder_combout\ = ( \add_instance|mi|Mem_in\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[20][1]~feeder_combout\);

-- Location: FF_X64_Y39_N44
\add_instance|data_mem1|ram_block[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[20][1]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[20][1]~q\);

-- Location: FF_X64_Y39_N25
\add_instance|data_mem1|ram_block[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[24][1]~q\);

-- Location: FF_X64_Y39_N50
\add_instance|data_mem1|ram_block[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[28][1]~q\);

-- Location: LABCELL_X64_Y39_N51
\add_instance|mi|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~0_combout\ = ( \add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[28][1]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( \add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[24][1]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( \add_instance|data_mem1|ram_block[20][1]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(2) & ( !\add_instance|mi|Mem_addr\(3) & ( 
-- \add_instance|data_mem1|ram_block[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[16][1]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[20][1]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[24][1]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[28][1]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(2),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(3),
	combout => \add_instance|mi|Mux18~0_combout\);

-- Location: MLABCELL_X72_Y37_N30
\add_instance|mi|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~4_combout\ = ( \add_instance|mi|Mux18~3_combout\ & ( \add_instance|mi|Mux18~0_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|mi|Mux18~2_combout\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1)) # (\add_instance|mi|Mux18~1_combout\)))) ) ) ) # ( !\add_instance|mi|Mux18~3_combout\ & ( \add_instance|mi|Mux18~0_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & 
-- (((!\add_instance|mi|Mem_addr\(1))) # (\add_instance|mi|Mux18~2_combout\))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mux18~1_combout\ & !\add_instance|mi|Mem_addr\(1))))) ) ) ) # ( \add_instance|mi|Mux18~3_combout\ & ( 
-- !\add_instance|mi|Mux18~0_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux18~2_combout\ & ((\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & (((\add_instance|mi|Mem_addr\(1)) # (\add_instance|mi|Mux18~1_combout\)))) 
-- ) ) ) # ( !\add_instance|mi|Mux18~3_combout\ & ( !\add_instance|mi|Mux18~0_combout\ & ( (!\add_instance|mi|Mem_addr\(0) & (\add_instance|mi|Mux18~2_combout\ & ((\add_instance|mi|Mem_addr\(1))))) # (\add_instance|mi|Mem_addr\(0) & 
-- (((\add_instance|mi|Mux18~1_combout\ & !\add_instance|mi|Mem_addr\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux18~2_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datac => \add_instance|mi|ALT_INV_Mux18~1_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datae => \add_instance|mi|ALT_INV_Mux18~3_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux18~0_combout\,
	combout => \add_instance|mi|Mux18~4_combout\);

-- Location: LABCELL_X66_Y37_N48
\add_instance|data_mem1|ram_block[0][1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[0][1]~5_combout\ = ( !\add_instance|mi|Mem_in\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[0][1]~5_combout\);

-- Location: FF_X66_Y37_N50
\add_instance|data_mem1|ram_block[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[0][1]~5_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[0][1]~q\);

-- Location: FF_X66_Y37_N8
\add_instance|data_mem1|ram_block[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[3][1]~q\);

-- Location: LABCELL_X66_Y37_N42
\add_instance|data_mem1|ram_block[2][1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[2][1]~6_combout\ = !\add_instance|mi|Mem_in\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[2][1]~6_combout\);

-- Location: FF_X66_Y37_N44
\add_instance|data_mem1|ram_block[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[2][1]~6_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[2][1]~q\);

-- Location: FF_X68_Y36_N52
\add_instance|data_mem1|ram_block[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[1][1]~q\);

-- Location: LABCELL_X66_Y37_N12
\add_instance|mi|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~5_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[1][1]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|data_mem1|ram_block[2][1]~q\))) # (\add_instance|mi|Mem_addr\(0) & 
-- (\add_instance|data_mem1|ram_block[3][1]~q\)) ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[1][1]~q\ & ( (!\add_instance|data_mem1|ram_block[0][1]~q\) # (\add_instance|mi|Mem_addr\(0)) ) ) ) # ( 
-- \add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[1][1]~q\ & ( (!\add_instance|mi|Mem_addr\(0) & ((!\add_instance|data_mem1|ram_block[2][1]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[3][1]~q\)) ) ) ) # ( 
-- !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[1][1]~q\ & ( (!\add_instance|data_mem1|ram_block[0][1]~q\ & !\add_instance|mi|Mem_addr\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000111100110000001110101111101011111111001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[0][1]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[3][1]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datad => \add_instance|data_mem1|ALT_INV_ram_block[2][1]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[1][1]~q\,
	combout => \add_instance|mi|Mux18~5_combout\);

-- Location: FF_X68_Y36_N26
\add_instance|data_mem1|ram_block[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[11][1]~q\);

-- Location: LABCELL_X70_Y36_N45
\add_instance|data_mem1|ram_block[10][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[10][1]~feeder_combout\ = ( \add_instance|mi|Mem_in\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[10][1]~feeder_combout\);

-- Location: FF_X70_Y36_N47
\add_instance|data_mem1|ram_block[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[10][1]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[10][1]~q\);

-- Location: FF_X67_Y34_N13
\add_instance|data_mem1|ram_block[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[9][1]~q\);

-- Location: FF_X67_Y34_N49
\add_instance|data_mem1|ram_block[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[8][1]~q\);

-- Location: LABCELL_X68_Y36_N27
\add_instance|mi|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~7_combout\ = ( \add_instance|data_mem1|ram_block[9][1]~q\ & ( \add_instance|data_mem1|ram_block[8][1]~q\ & ( (!\add_instance|mi|Mem_addr\(1)) # ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[10][1]~q\))) # 
-- (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[11][1]~q\))) ) ) ) # ( !\add_instance|data_mem1|ram_block[9][1]~q\ & ( \add_instance|data_mem1|ram_block[8][1]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & 
-- (((!\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[10][1]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[11][1]~q\)))) ) ) ) # ( 
-- \add_instance|data_mem1|ram_block[9][1]~q\ & ( !\add_instance|data_mem1|ram_block[8][1]~q\ & ( (!\add_instance|mi|Mem_addr\(1) & (((\add_instance|mi|Mem_addr\(0))))) # (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & 
-- ((\add_instance|data_mem1|ram_block[10][1]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[11][1]~q\)))) ) ) ) # ( !\add_instance|data_mem1|ram_block[9][1]~q\ & ( !\add_instance|data_mem1|ram_block[8][1]~q\ & ( 
-- (\add_instance|mi|Mem_addr\(1) & ((!\add_instance|mi|Mem_addr\(0) & ((\add_instance|data_mem1|ram_block[10][1]~q\))) # (\add_instance|mi|Mem_addr\(0) & (\add_instance|data_mem1|ram_block[11][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[11][1]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[10][1]~q\,
	datac => \add_instance|mi|ALT_INV_Mem_addr\(1),
	datad => \add_instance|mi|ALT_INV_Mem_addr\(0),
	datae => \add_instance|data_mem1|ALT_INV_ram_block[9][1]~q\,
	dataf => \add_instance|data_mem1|ALT_INV_ram_block[8][1]~q\,
	combout => \add_instance|mi|Mux18~7_combout\);

-- Location: FF_X66_Y35_N50
\add_instance|data_mem1|ram_block[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[6][1]~q\);

-- Location: MLABCELL_X65_Y35_N48
\add_instance|data_mem1|ram_block[5][1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[5][1]~7_combout\ = ( !\add_instance|mi|Mem_in\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[5][1]~7_combout\);

-- Location: FF_X65_Y35_N49
\add_instance|data_mem1|ram_block[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[5][1]~7_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[5][1]~q\);

-- Location: FF_X66_Y35_N8
\add_instance|data_mem1|ram_block[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[7][1]~q\);

-- Location: FF_X66_Y35_N56
\add_instance|data_mem1|ram_block[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|mi|Mem_in\(1),
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add_instance|data_mem1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[4][1]~q\);

-- Location: LABCELL_X66_Y35_N9
\add_instance|mi|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~6_combout\ = ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[7][1]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( \add_instance|mi|Mem_addr\(0) & ( 
-- !\add_instance|data_mem1|ram_block[5][1]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|data_mem1|ram_block[6][1]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|mi|Mem_addr\(0) & ( 
-- \add_instance|data_mem1|ram_block[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010111001100110011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[6][1]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[5][1]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[7][1]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[4][1]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(1),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(0),
	combout => \add_instance|mi|Mux18~6_combout\);

-- Location: LABCELL_X66_Y34_N0
\add_instance|data_mem1|ram_block[15][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[15][1]~feeder_combout\ = ( \add_instance|mi|Mem_in\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[15][1]~feeder_combout\);

-- Location: FF_X66_Y34_N2
\add_instance|data_mem1|ram_block[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[15][1]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[15][1]~q\);

-- Location: LABCELL_X66_Y34_N24
\add_instance|data_mem1|ram_block[13][1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[13][1]~8_combout\ = ( !\add_instance|mi|Mem_in\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[13][1]~8_combout\);

-- Location: FF_X66_Y34_N25
\add_instance|data_mem1|ram_block[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[13][1]~8_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[13][1]~q\);

-- Location: LABCELL_X66_Y34_N57
\add_instance|data_mem1|ram_block[12][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[12][1]~feeder_combout\ = ( \add_instance|mi|Mem_in\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[12][1]~feeder_combout\);

-- Location: FF_X66_Y34_N59
\add_instance|data_mem1|ram_block[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[12][1]~feeder_combout\,
	clrn => \ALT_INV_input_vector[1]~inputCLKENA0_outclk\,
	ena => \add_instance|data_mem1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[12][1]~q\);

-- Location: LABCELL_X68_Y35_N0
\add_instance|data_mem1|ram_block[14][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|data_mem1|ram_block[14][1]~feeder_combout\ = \add_instance|mi|Mem_in\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_Mem_in\(1),
	combout => \add_instance|data_mem1|ram_block[14][1]~feeder_combout\);

-- Location: FF_X68_Y35_N1
\add_instance|data_mem1|ram_block[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|data_mem1|ram_block[14][1]~feeder_combout\,
	ena => \add_instance|data_mem1|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|data_mem1|ram_block[14][1]~q\);

-- Location: LABCELL_X66_Y34_N21
\add_instance|mi|Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~8_combout\ = ( \add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(1) & ( \add_instance|data_mem1|ram_block[15][1]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( \add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|data_mem1|ram_block[14][1]~q\ ) ) ) # ( \add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( !\add_instance|data_mem1|ram_block[13][1]~q\ ) ) ) # ( !\add_instance|mi|Mem_addr\(0) & ( !\add_instance|mi|Mem_addr\(1) & ( 
-- \add_instance|data_mem1|ram_block[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111110011001100110000000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|data_mem1|ALT_INV_ram_block[15][1]~q\,
	datab => \add_instance|data_mem1|ALT_INV_ram_block[13][1]~q\,
	datac => \add_instance|data_mem1|ALT_INV_ram_block[12][1]~q\,
	datad => \add_instance|data_mem1|ALT_INV_ram_block[14][1]~q\,
	datae => \add_instance|mi|ALT_INV_Mem_addr\(0),
	dataf => \add_instance|mi|ALT_INV_Mem_addr\(1),
	combout => \add_instance|mi|Mux18~8_combout\);

-- Location: LABCELL_X67_Y37_N51
\add_instance|mi|Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~9_combout\ = ( \add_instance|mi|Mux18~6_combout\ & ( \add_instance|mi|Mux18~8_combout\ & ( ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux18~5_combout\)) # (\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux18~7_combout\)))) # (\add_instance|mi|Mem_addr\(2)) ) ) ) # ( !\add_instance|mi|Mux18~6_combout\ & ( \add_instance|mi|Mux18~8_combout\ & ( (!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux18~5_combout\ & 
-- (!\add_instance|mi|Mem_addr\(2)))) # (\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mux18~7_combout\) # (\add_instance|mi|Mem_addr\(2))))) ) ) ) # ( \add_instance|mi|Mux18~6_combout\ & ( !\add_instance|mi|Mux18~8_combout\ & ( 
-- (!\add_instance|mi|Mem_addr\(3) & (((\add_instance|mi|Mem_addr\(2))) # (\add_instance|mi|Mux18~5_combout\))) # (\add_instance|mi|Mem_addr\(3) & (((!\add_instance|mi|Mem_addr\(2) & \add_instance|mi|Mux18~7_combout\)))) ) ) ) # ( 
-- !\add_instance|mi|Mux18~6_combout\ & ( !\add_instance|mi|Mux18~8_combout\ & ( (!\add_instance|mi|Mem_addr\(2) & ((!\add_instance|mi|Mem_addr\(3) & (\add_instance|mi|Mux18~5_combout\)) # (\add_instance|mi|Mem_addr\(3) & 
-- ((\add_instance|mi|Mux18~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|mi|ALT_INV_Mux18~5_combout\,
	datab => \add_instance|mi|ALT_INV_Mem_addr\(3),
	datac => \add_instance|mi|ALT_INV_Mem_addr\(2),
	datad => \add_instance|mi|ALT_INV_Mux18~7_combout\,
	datae => \add_instance|mi|ALT_INV_Mux18~6_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux18~8_combout\,
	combout => \add_instance|mi|Mux18~9_combout\);

-- Location: MLABCELL_X72_Y37_N27
\add_instance|mi|Mux18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|Mux18~10_combout\ = ( \add_instance|mi|Mux18~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(1))) # (\add_instance|mi|Mux33~0_combout\ & (((!\add_instance|mi|Mem_addr\(4)) # 
-- (\add_instance|mi|Mux18~4_combout\)))) ) ) # ( !\add_instance|mi|Mux18~9_combout\ & ( (!\add_instance|mi|Mux33~0_combout\ & (\add_instance|EXE_MEM_pipe|D3_reg|Dout\(1))) # (\add_instance|mi|Mux33~0_combout\ & (((\add_instance|mi|Mux18~4_combout\ & 
-- \add_instance|mi|Mem_addr\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000111010001000100011101110111010001110111011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|D3_reg|ALT_INV_Dout\(1),
	datab => \add_instance|mi|ALT_INV_Mux33~0_combout\,
	datac => \add_instance|mi|ALT_INV_Mux18~4_combout\,
	datad => \add_instance|mi|ALT_INV_Mem_addr\(4),
	dataf => \add_instance|mi|ALT_INV_Mux18~9_combout\,
	combout => \add_instance|mi|Mux18~10_combout\);

-- Location: MLABCELL_X72_Y37_N24
\add_instance|mi|WB_d3[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|mi|WB_d3\(1) = ( \add_instance|mi|Mux18~10_combout\ & ( (!\add_instance|mi|Mux33~1_combout\) # (\add_instance|mi|WB_d3\(1)) ) ) # ( !\add_instance|mi|Mux18~10_combout\ & ( (\add_instance|mi|WB_d3\(1) & \add_instance|mi|Mux33~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|mi|ALT_INV_WB_d3\(1),
	datad => \add_instance|mi|ALT_INV_Mux33~1_combout\,
	dataf => \add_instance|mi|ALT_INV_Mux18~10_combout\,
	combout => \add_instance|mi|WB_d3\(1));

-- Location: FF_X72_Y37_N26
\add_instance|p_mem_wb|D3_reg|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|mi|WB_d3\(1),
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|D3_reg|Dout\(1));

-- Location: LABCELL_X73_Y35_N54
\add_instance|Prio_mux_2|output[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|Prio_mux_2|output[1]~14_combout\ = ( \add_instance|Addr_cmp_4|Equal0~0_combout\ & ( \add_instance|Prio_mux_2|Equal0~1_combout\ & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(1))) # 
-- (\add_instance|Addr_cmp_3|Equal0~0_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(1)))) ) ) ) # ( !\add_instance|Addr_cmp_4|Equal0~0_combout\ & ( \add_instance|Prio_mux_2|Equal0~1_combout\ & ( (!\add_instance|Addr_cmp_3|Equal0~0_combout\ & 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(1))) # (\add_instance|Addr_cmp_3|Equal0~0_combout\ & ((!\add_instance|Prio_mux_2|Equal0~0_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(1)))) # (\add_instance|Prio_mux_2|Equal0~0_combout\ & 
-- (\add_instance|p_mem_wb|D3_reg|Dout\(1))))) ) ) ) # ( \add_instance|Addr_cmp_4|Equal0~0_combout\ & ( !\add_instance|Prio_mux_2|Equal0~1_combout\ & ( \add_instance|RR_EXE_pipe|D2_reg|Dout\(1) ) ) ) # ( !\add_instance|Addr_cmp_4|Equal0~0_combout\ & ( 
-- !\add_instance|Prio_mux_2|Equal0~1_combout\ & ( (!\add_instance|Prio_mux_2|Equal0~0_combout\ & ((\add_instance|RR_EXE_pipe|D2_reg|Dout\(1)))) # (\add_instance|Prio_mux_2|Equal0~0_combout\ & (\add_instance|p_mem_wb|D3_reg|Dout\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110011001101010011010101010101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|p_mem_wb|D3_reg|ALT_INV_Dout\(1),
	datab => \add_instance|RR_EXE_pipe|D2_reg|ALT_INV_Dout\(1),
	datac => \add_instance|Addr_cmp_3|ALT_INV_Equal0~0_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_Equal0~0_combout\,
	datae => \add_instance|Addr_cmp_4|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_Equal0~1_combout\,
	combout => \add_instance|Prio_mux_2|output[1]~14_combout\);

-- Location: MLABCELL_X78_Y39_N57
\add_instance|pc_predictor|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux14~2_combout\ = ( \add_instance|main_alu|dest\(1) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[1]~14_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(1) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|Prio_mux_2|output[1]~14_combout\ & \add_instance|pc_predictor|Mux2~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000011010101010000001101010101111100110101010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|Prio_mux_2|ALT_INV_output[1]~14_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(1),
	combout => \add_instance|pc_predictor|Mux14~2_combout\);

-- Location: LABCELL_X77_Y36_N3
\add_instance|main_alu_1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~5_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux14~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(1)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~2\ ))
-- \add_instance|main_alu_1|Add0~6\ = CARRY(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux14~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(1)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(1),
	cin => \add_instance|main_alu_1|Add0~2\,
	sumout => \add_instance|main_alu_1|Add0~5_sumout\,
	cout => \add_instance|main_alu_1|Add0~6\);

-- Location: LABCELL_X77_Y39_N9
\add_instance|LUT_FLUSH|BA[7][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][1]~combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) # (\add_instance|LUT_FLUSH|BA[7][1]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[7][1]~combout\ & !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][1]~combout\);

-- Location: MLABCELL_X78_Y39_N21
\add_instance|LUT_FLUSH|BA[4][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][1]~combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][1]~combout\) # (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & \add_instance|LUT_FLUSH|BA[4][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][1]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][1]~combout\);

-- Location: MLABCELL_X78_Y39_N39
\add_instance|LUT_FLUSH|BA[1][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][1]~combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][1]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][1]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][1]~combout\);

-- Location: MLABCELL_X78_Y39_N33
\add_instance|LUT_FLUSH|BA[2][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][1]~combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) # (\add_instance|LUT_FLUSH|BA[2][1]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[2][1]~combout\ & !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][1]~combout\);

-- Location: LABCELL_X79_Y39_N36
\add_instance|LUT_FLUSH|BA[3][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][1]~combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][1]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][1]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][1]~combout\);

-- Location: MLABCELL_X78_Y39_N54
\add_instance|LUT_FLUSH|BA[0][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][1]~combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][1]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][1]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][1]~combout\);

-- Location: LABCELL_X81_Y37_N18
\add_instance|PC|Dout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~7_combout\ = ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[3][1]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[0][1]~combout\ ) ) ) # ( \add_instance|PC|Dout[3]~0_combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][1]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][1]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[1][1]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[2][1]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][1]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~7_combout\);

-- Location: MLABCELL_X78_Y39_N30
\add_instance|LUT_FLUSH|BA[6][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][1]~combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) # (\add_instance|LUT_FLUSH|BA[6][1]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[6][1]~combout\ & !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][1]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][1]~combout\);

-- Location: MLABCELL_X78_Y39_N42
\add_instance|LUT_FLUSH|BA[5][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][1]~combout\ = ( \add_instance|pc_predictor|Mux14~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) # (\add_instance|LUT_FLUSH|BA[5][1]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux14~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[5][1]~combout\ & !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][1]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][1]~combout\);

-- Location: LABCELL_X81_Y37_N6
\add_instance|PC|Dout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~8_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|LUT_FLUSH|BA[5][1]~combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|PC|Dout~7_combout\)) # (\add_instance|PC|Dout[3]~1_combout\ & 
-- ((\add_instance|LUT_FLUSH|BA[6][1]~combout\))) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|LUT_FLUSH|BA[5][1]~combout\ & ( (\add_instance|LUT_FLUSH|BA[4][1]~combout\) # (\add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|LUT_FLUSH|BA[5][1]~combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|PC|Dout~7_combout\)) # (\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[6][1]~combout\))) ) ) 
-- ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|LUT_FLUSH|BA[5][1]~combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & \add_instance|LUT_FLUSH|BA[4][1]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[4][1]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout~7_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][1]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[5][1]~combout\,
	combout => \add_instance|PC|Dout~8_combout\);

-- Location: LABCELL_X81_Y37_N51
\add_instance|PC|Dout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~9_combout\ = ( \add_instance|LUT_FLUSH|match~5_combout\ & ( (!\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & ((\add_instance|PC|Dout~8_combout\))) # (\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[7][1]~combout\)) ) ) # ( !\add_instance|LUT_FLUSH|match~5_combout\ & ( \add_instance|main_alu_1|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu_1|ALT_INV_Add0~5_sumout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[7][1]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout~8_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	combout => \add_instance|PC|Dout~9_combout\);

-- Location: FF_X81_Y37_N53
\add_instance|PC|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~9_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(1));

-- Location: LABCELL_X79_Y40_N36
\add_instance|pc_IF[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[1]~1_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((\add_instance|pc_predictor|Mux14~2_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- (\add_instance|PC|Dout\(1))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|pc_predictor|Mux14~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(1),
	datad => \add_instance|pc_predictor|ALT_INV_Mux14~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|pc_IF[1]~1_combout\);

-- Location: LABCELL_X85_Y36_N45
\add_instance|code_mem|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux0~0_combout\ = ( !\add_instance|pc_IF[4]~4_combout\ & ( (!\add_instance|pc_IF[1]~1_combout\ & \add_instance|pc_IF[2]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datad => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	combout => \add_instance|code_mem|Mux0~0_combout\);

-- Location: FF_X85_Y36_N47
\add_instance|IF_ID_pipe|inst_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux0~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(15));

-- Location: FF_X84_Y36_N50
\add_instance|ID_RR_pipe|inst_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|inst_reg|Dout\(15),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|inst_reg|Dout\(15));

-- Location: FF_X77_Y35_N32
\add_instance|RR_EXE_pipe|inst_reg|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|inst_reg|Dout\(15),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|inst_reg|Dout\(15));

-- Location: LABCELL_X75_Y36_N27
\add_instance|stl|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|stl|Mux0~0_combout\ = ( \add_instance|RR_EXE_pipe|AD3_reg|Dout\(1) & ( (\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (!\add_instance|RR_EXE_pipe|AD3_reg|Dout\(0) $ (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)))) ) ) # ( 
-- !\add_instance|RR_EXE_pipe|AD3_reg|Dout\(1) & ( (!\add_instance|ID_RR_pipe|AD2_reg|Dout\(1) & (!\add_instance|RR_EXE_pipe|AD3_reg|Dout\(0) $ (\add_instance|ID_RR_pipe|AD2_reg|Dout\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000000001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\(0),
	datab => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(0),
	datac => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\(1),
	combout => \add_instance|stl|Mux0~0_combout\);

-- Location: LABCELL_X75_Y36_N30
\add_instance|stl|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|stl|Mux0~1_combout\ = ( \add_instance|RR_EXE_pipe|AD3_reg|Dout\(2) & ( \add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( (\add_instance|stl|Mux0~0_combout\ & \add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) ) ) ) # ( 
-- !\add_instance|RR_EXE_pipe|AD3_reg|Dout\(2) & ( \add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( (!\add_instance|RR_EXE_pipe|AD3_reg|Dout\(0) & (((\add_instance|stl|Mux0~0_combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(2))))) # 
-- (\add_instance|RR_EXE_pipe|AD3_reg|Dout\(0) & (((\add_instance|stl|Mux0~0_combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(2))) # (\add_instance|RR_EXE_pipe|AD3_reg|Dout\(1)))) ) ) ) # ( \add_instance|RR_EXE_pipe|AD3_reg|Dout\(2) & ( 
-- !\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( (\add_instance|stl|Mux0~0_combout\ & \add_instance|ID_RR_pipe|AD2_reg|Dout\(2)) ) ) ) # ( !\add_instance|RR_EXE_pipe|AD3_reg|Dout\(2) & ( !\add_instance|ID_RR_pipe|AD1_reg|Dout\(0) & ( 
-- (!\add_instance|RR_EXE_pipe|AD3_reg|Dout\(0) & ((!\add_instance|RR_EXE_pipe|AD3_reg|Dout\(1)) # ((\add_instance|stl|Mux0~0_combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(2))))) # (\add_instance|RR_EXE_pipe|AD3_reg|Dout\(0) & 
-- (((\add_instance|stl|Mux0~0_combout\ & !\add_instance|ID_RR_pipe|AD2_reg|Dout\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110001000000000000000111100011111000100010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\(0),
	datab => \add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\(1),
	datac => \add_instance|stl|ALT_INV_Mux0~0_combout\,
	datad => \add_instance|ID_RR_pipe|AD2_reg|ALT_INV_Dout\(2),
	datae => \add_instance|RR_EXE_pipe|AD3_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|ID_RR_pipe|AD1_reg|ALT_INV_Dout\(0),
	combout => \add_instance|stl|Mux0~1_combout\);

-- Location: LABCELL_X75_Y34_N48
\add_instance|stl|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|stl|Mux0~2_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(15) & (\add_instance|stl|Mux0~1_combout\ & 
-- \add_instance|RR_EXE_pipe|inst_reg|Dout\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	datab => \add_instance|stl|ALT_INV_Mux0~1_combout\,
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	datae => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|stl|Mux0~2_combout\);

-- Location: FF_X75_Y34_N50
\add_instance|stl|CS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|stl|Mux0~2_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|stl|CS~q\);

-- Location: LABCELL_X81_Y35_N24
\add_instance|ID_RR_pipe|pc_reg|Dout[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\ = (!\add_instance|LUT_FLUSH|Equal0~12_combout\) # ((!\add_instance|LUT_FLUSH|Equal0~16_combout\) # ((!\add_instance|stl|CS~q\) # (\input_vector[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101111111111111110111111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \ALT_INV_input_vector[1]~input_o\,
	datad => \add_instance|stl|ALT_INV_CS~q\,
	combout => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\);

-- Location: FF_X84_Y36_N14
\add_instance|IF_ID_pipe|pc_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[0]~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(0));

-- Location: FF_X83_Y36_N52
\add_instance|ID_RR_pipe|pc_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(0),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(0));

-- Location: FF_X73_Y36_N2
\add_instance|RR_EXE_pipe|pc_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(0),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(0));

-- Location: LABCELL_X73_Y36_N3
\add_instance|LUT_FLUSH|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~3_combout\ = ( \add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|main_alu|dest\(0) & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) $ (((!\add_instance|pc_predictor|Mux2~9_combout\ & 
-- ((!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0)))) # (\add_instance|pc_predictor|Mux2~9_combout\ & (!\add_instance|Prio_mux_2|output[0]~15_combout\)))) ) ) ) # ( !\add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|main_alu|dest\(0) & ( 
-- !\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) $ (((!\add_instance|pc_predictor|Mux2~9_combout\ & !\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0)))) ) ) ) # ( \add_instance|pc_predictor|Mux2~8_combout\ & ( !\add_instance|main_alu|dest\(0) & ( 
-- !\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) $ (((!\add_instance|pc_predictor|Mux2~9_combout\ & ((!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0)))) # (\add_instance|pc_predictor|Mux2~9_combout\ & (!\add_instance|Prio_mux_2|output[0]~15_combout\)))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~8_combout\ & ( !\add_instance|main_alu|dest\(0) & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) $ (((!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0)) # (\add_instance|pc_predictor|Mux2~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110100101010101101010011001011010101010100101011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(0),
	datab => \add_instance|Prio_mux_2|ALT_INV_output[0]~15_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(0),
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(0),
	combout => \add_instance|LUT_FLUSH|Equal0~3_combout\);

-- Location: MLABCELL_X72_Y36_N33
\add_instance|LUT_FLUSH|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~8_combout\ = ( \add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|Prio_mux_2|output[5]~10_combout\ $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(5)) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(5) $ (!\add_instance|main_alu|dest\(5)) ) ) ) # ( \add_instance|pc_predictor|Mux2~8_combout\ & ( 
-- !\add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(5) $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(5)) ) ) ) # ( !\add_instance|pc_predictor|Mux2~8_combout\ & ( !\add_instance|pc_predictor|Mux2~9_combout\ & ( 
-- !\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(5) $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101000001111111100000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(5),
	datab => \add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\,
	datac => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(5),
	datad => \add_instance|main_alu|ALT_INV_dest\(5),
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~8_combout\);

-- Location: LABCELL_X73_Y36_N27
\add_instance|LUT_FLUSH|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~7_combout\ = ( \add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(4) $ (!\add_instance|Prio_mux_2|output[4]~11_combout\) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|main_alu|dest\(4) $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(4)) ) ) ) # ( \add_instance|pc_predictor|Mux2~8_combout\ & ( 
-- !\add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4) $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(4)) ) ) ) # ( !\add_instance|pc_predictor|Mux2~8_combout\ & ( !\add_instance|pc_predictor|Mux2~9_combout\ & ( 
-- !\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4) $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101000111100001111000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(4),
	datab => \add_instance|main_alu|ALT_INV_dest\(4),
	datac => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(4),
	datad => \add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~7_combout\);

-- Location: LABCELL_X73_Y36_N9
\add_instance|LUT_FLUSH|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~6_combout\ = ( \add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(3) $ (!\add_instance|Prio_mux_2|output[3]~12_combout\) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|main_alu|dest\(3) $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(3)) ) ) ) # ( \add_instance|pc_predictor|Mux2~8_combout\ & ( 
-- !\add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(3) $ (!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(3)) ) ) ) # ( !\add_instance|pc_predictor|Mux2~8_combout\ & ( !\add_instance|pc_predictor|Mux2~9_combout\ & ( 
-- !\add_instance|RR_EXE_pipe|pc_reg|Dout\(3) $ (!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110001100110011001100011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu|ALT_INV_dest\(3),
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(3),
	datac => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(3),
	datad => \add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~6_combout\);

-- Location: LABCELL_X73_Y36_N57
\add_instance|LUT_FLUSH|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~5_combout\ = ( \add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) $ (!\add_instance|Prio_mux_2|output[2]~13_combout\) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) $ (!\add_instance|main_alu|dest\(2)) ) ) ) # ( \add_instance|pc_predictor|Mux2~8_combout\ & ( 
-- !\add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) $ (!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(2)) ) ) ) # ( !\add_instance|pc_predictor|Mux2~8_combout\ & ( !\add_instance|pc_predictor|Mux2~9_combout\ & ( 
-- !\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) $ (!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001011010010110100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(2),
	datab => \add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\,
	datac => \add_instance|main_alu|ALT_INV_dest\(2),
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(2),
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~5_combout\);

-- Location: MLABCELL_X72_Y36_N36
\add_instance|LUT_FLUSH|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~4_combout\ = ( \add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|main_alu|dest\(1) & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(1) $ (((!\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1))) # (\add_instance|pc_predictor|Mux2~9_combout\ & ((!\add_instance|Prio_mux_2|output[1]~14_combout\))))) ) ) ) # ( !\add_instance|pc_predictor|Mux2~8_combout\ & ( \add_instance|main_alu|dest\(1) & ( 
-- !\add_instance|RR_EXE_pipe|pc_reg|Dout\(1) $ (((!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1) & !\add_instance|pc_predictor|Mux2~9_combout\))) ) ) ) # ( \add_instance|pc_predictor|Mux2~8_combout\ & ( !\add_instance|main_alu|dest\(1) & ( 
-- !\add_instance|RR_EXE_pipe|pc_reg|Dout\(1) $ (((!\add_instance|pc_predictor|Mux2~9_combout\ & (!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1))) # (\add_instance|pc_predictor|Mux2~9_combout\ & ((!\add_instance|Prio_mux_2|output[1]~14_combout\))))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~8_combout\ & ( !\add_instance|main_alu|dest\(1) & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(1) $ (((!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1)) # (\add_instance|pc_predictor|Mux2~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100011110001011010111100000101101000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(1),
	datab => \add_instance|Prio_mux_2|ALT_INV_output[1]~14_combout\,
	datac => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(1),
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(1),
	combout => \add_instance|LUT_FLUSH|Equal0~4_combout\);

-- Location: LABCELL_X73_Y36_N42
\add_instance|LUT_FLUSH|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~9_combout\ = ( !\add_instance|LUT_FLUSH|Equal0~5_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~4_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~3_combout\ & (!\add_instance|LUT_FLUSH|Equal0~8_combout\ & 
-- (!\add_instance|LUT_FLUSH|Equal0~7_combout\ & !\add_instance|LUT_FLUSH|Equal0~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~3_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~8_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~7_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~6_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~5_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~4_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~9_combout\);

-- Location: LABCELL_X77_Y35_N21
\add_instance|pc_predictor|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~7_combout\ = ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(14) & ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(14),
	combout => \add_instance|pc_predictor|Mux2~7_combout\);

-- Location: LABCELL_X74_Y37_N57
\add_instance|pc_predictor|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~3_combout\ = ( \add_instance|Prio_mux_2|output[4]~11_combout\ & ( \add_instance|Prio_mux_2|output[2]~13_combout\ & ( (\add_instance|Prio_mux_1|output[2]~13_combout\ & (\add_instance|Prio_mux_1|output[4]~11_combout\ & 
-- (!\add_instance|Prio_mux_1|output[3]~12_combout\ $ (\add_instance|Prio_mux_2|output[3]~12_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[4]~11_combout\ & ( \add_instance|Prio_mux_2|output[2]~13_combout\ & ( 
-- (\add_instance|Prio_mux_1|output[2]~13_combout\ & (!\add_instance|Prio_mux_1|output[4]~11_combout\ & (!\add_instance|Prio_mux_1|output[3]~12_combout\ $ (\add_instance|Prio_mux_2|output[3]~12_combout\)))) ) ) ) # ( 
-- \add_instance|Prio_mux_2|output[4]~11_combout\ & ( !\add_instance|Prio_mux_2|output[2]~13_combout\ & ( (!\add_instance|Prio_mux_1|output[2]~13_combout\ & (\add_instance|Prio_mux_1|output[4]~11_combout\ & (!\add_instance|Prio_mux_1|output[3]~12_combout\ $ 
-- (\add_instance|Prio_mux_2|output[3]~12_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[4]~11_combout\ & ( !\add_instance|Prio_mux_2|output[2]~13_combout\ & ( (!\add_instance|Prio_mux_1|output[2]~13_combout\ & 
-- (!\add_instance|Prio_mux_1|output[4]~11_combout\ & (!\add_instance|Prio_mux_1|output[3]~12_combout\ $ (\add_instance|Prio_mux_2|output[3]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_1|ALT_INV_output[2]~13_combout\,
	datab => \add_instance|Prio_mux_1|ALT_INV_output[3]~12_combout\,
	datac => \add_instance|Prio_mux_1|ALT_INV_output[4]~11_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\,
	combout => \add_instance|pc_predictor|Mux2~3_combout\);

-- Location: MLABCELL_X72_Y37_N42
\add_instance|pc_predictor|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~0_combout\ = ( \add_instance|Prio_mux_2|output[12]~3_combout\ & ( \add_instance|Prio_mux_2|output[11]~4_combout\ & ( (\add_instance|Prio_mux_1|output[12]~3_combout\ & (\add_instance|Prio_mux_1|output[11]~4_combout\ & 
-- (!\add_instance|Prio_mux_2|output[13]~2_combout\ $ (\add_instance|Prio_mux_1|output[13]~2_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[12]~3_combout\ & ( \add_instance|Prio_mux_2|output[11]~4_combout\ & ( 
-- (!\add_instance|Prio_mux_1|output[12]~3_combout\ & (\add_instance|Prio_mux_1|output[11]~4_combout\ & (!\add_instance|Prio_mux_2|output[13]~2_combout\ $ (\add_instance|Prio_mux_1|output[13]~2_combout\)))) ) ) ) # ( 
-- \add_instance|Prio_mux_2|output[12]~3_combout\ & ( !\add_instance|Prio_mux_2|output[11]~4_combout\ & ( (\add_instance|Prio_mux_1|output[12]~3_combout\ & (!\add_instance|Prio_mux_1|output[11]~4_combout\ & (!\add_instance|Prio_mux_2|output[13]~2_combout\ $ 
-- (\add_instance|Prio_mux_1|output[13]~2_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[12]~3_combout\ & ( !\add_instance|Prio_mux_2|output[11]~4_combout\ & ( (!\add_instance|Prio_mux_1|output[12]~3_combout\ & 
-- (!\add_instance|Prio_mux_1|output[11]~4_combout\ & (!\add_instance|Prio_mux_2|output[13]~2_combout\ $ (\add_instance|Prio_mux_1|output[13]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_output[13]~2_combout\,
	datab => \add_instance|Prio_mux_1|ALT_INV_output[12]~3_combout\,
	datac => \add_instance|Prio_mux_1|ALT_INV_output[13]~2_combout\,
	datad => \add_instance|Prio_mux_1|ALT_INV_output[11]~4_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[12]~3_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[11]~4_combout\,
	combout => \add_instance|pc_predictor|Mux2~0_combout\);

-- Location: MLABCELL_X78_Y37_N54
\add_instance|pc_predictor|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~5_combout\ = ( \add_instance|Prio_mux_2|output[14]~1_combout\ & ( (\add_instance|Prio_mux_1|output[14]~1_combout\ & (!\add_instance|Prio_mux_1|output[15]~0_combout\ $ (\add_instance|Prio_mux_2|output[15]~0_combout\))) ) ) # 
-- ( !\add_instance|Prio_mux_2|output[14]~1_combout\ & ( (!\add_instance|Prio_mux_1|output[14]~1_combout\ & (!\add_instance|Prio_mux_1|output[15]~0_combout\ $ (\add_instance|Prio_mux_2|output[15]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|Prio_mux_1|ALT_INV_output[15]~0_combout\,
	datac => \add_instance|Prio_mux_1|ALT_INV_output[14]~1_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[15]~0_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[14]~1_combout\,
	combout => \add_instance|pc_predictor|Mux2~5_combout\);

-- Location: LABCELL_X75_Y37_N24
\add_instance|pc_predictor|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~1_combout\ = ( \add_instance|Prio_mux_2|output[10]~5_combout\ & ( \add_instance|Prio_mux_1|output[9]~6_combout\ & ( (\add_instance|Prio_mux_1|output[10]~5_combout\ & (\add_instance|Prio_mux_2|output[9]~6_combout\ & 
-- (!\add_instance|Prio_mux_2|output[8]~7_combout\ $ (\add_instance|Prio_mux_1|output[8]~7_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[10]~5_combout\ & ( \add_instance|Prio_mux_1|output[9]~6_combout\ & ( 
-- (!\add_instance|Prio_mux_1|output[10]~5_combout\ & (\add_instance|Prio_mux_2|output[9]~6_combout\ & (!\add_instance|Prio_mux_2|output[8]~7_combout\ $ (\add_instance|Prio_mux_1|output[8]~7_combout\)))) ) ) ) # ( 
-- \add_instance|Prio_mux_2|output[10]~5_combout\ & ( !\add_instance|Prio_mux_1|output[9]~6_combout\ & ( (\add_instance|Prio_mux_1|output[10]~5_combout\ & (!\add_instance|Prio_mux_2|output[9]~6_combout\ & (!\add_instance|Prio_mux_2|output[8]~7_combout\ $ 
-- (\add_instance|Prio_mux_1|output[8]~7_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[10]~5_combout\ & ( !\add_instance|Prio_mux_1|output[9]~6_combout\ & ( (!\add_instance|Prio_mux_1|output[10]~5_combout\ & 
-- (!\add_instance|Prio_mux_2|output[9]~6_combout\ & (!\add_instance|Prio_mux_2|output[8]~7_combout\ $ (\add_instance|Prio_mux_1|output[8]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_output[8]~7_combout\,
	datab => \add_instance|Prio_mux_1|ALT_INV_output[10]~5_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[9]~6_combout\,
	datad => \add_instance|Prio_mux_1|ALT_INV_output[8]~7_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[10]~5_combout\,
	dataf => \add_instance|Prio_mux_1|ALT_INV_output[9]~6_combout\,
	combout => \add_instance|pc_predictor|Mux2~1_combout\);

-- Location: MLABCELL_X78_Y37_N3
\add_instance|pc_predictor|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~4_combout\ = ( \add_instance|Prio_mux_2|output[0]~15_combout\ & ( \add_instance|Prio_mux_1|output[0]~15_combout\ & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|Prio_mux_2|output[1]~14_combout\ $ 
-- (\add_instance|Prio_mux_1|output[1]~14_combout\))) ) ) ) # ( !\add_instance|Prio_mux_2|output[0]~15_combout\ & ( !\add_instance|Prio_mux_1|output[0]~15_combout\ & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & 
-- (!\add_instance|Prio_mux_2|output[1]~14_combout\ $ (\add_instance|Prio_mux_1|output[1]~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010000000000000000000000000000000001010000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|Prio_mux_2|ALT_INV_output[1]~14_combout\,
	datad => \add_instance|Prio_mux_1|ALT_INV_output[1]~14_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[0]~15_combout\,
	dataf => \add_instance|Prio_mux_1|ALT_INV_output[0]~15_combout\,
	combout => \add_instance|pc_predictor|Mux2~4_combout\);

-- Location: MLABCELL_X78_Y37_N42
\add_instance|pc_predictor|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~2_combout\ = ( \add_instance|Prio_mux_1|output[5]~10_combout\ & ( \add_instance|Prio_mux_2|output[7]~8_combout\ & ( (\add_instance|Prio_mux_2|output[5]~10_combout\ & (\add_instance|Prio_mux_1|output[7]~8_combout\ & 
-- (!\add_instance|Prio_mux_1|output[6]~9_combout\ $ (\add_instance|Prio_mux_2|output[6]~9_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_1|output[5]~10_combout\ & ( \add_instance|Prio_mux_2|output[7]~8_combout\ & ( 
-- (!\add_instance|Prio_mux_2|output[5]~10_combout\ & (\add_instance|Prio_mux_1|output[7]~8_combout\ & (!\add_instance|Prio_mux_1|output[6]~9_combout\ $ (\add_instance|Prio_mux_2|output[6]~9_combout\)))) ) ) ) # ( 
-- \add_instance|Prio_mux_1|output[5]~10_combout\ & ( !\add_instance|Prio_mux_2|output[7]~8_combout\ & ( (\add_instance|Prio_mux_2|output[5]~10_combout\ & (!\add_instance|Prio_mux_1|output[7]~8_combout\ & (!\add_instance|Prio_mux_1|output[6]~9_combout\ $ 
-- (\add_instance|Prio_mux_2|output[6]~9_combout\)))) ) ) ) # ( !\add_instance|Prio_mux_1|output[5]~10_combout\ & ( !\add_instance|Prio_mux_2|output[7]~8_combout\ & ( (!\add_instance|Prio_mux_2|output[5]~10_combout\ & 
-- (!\add_instance|Prio_mux_1|output[7]~8_combout\ & (!\add_instance|Prio_mux_1|output[6]~9_combout\ $ (\add_instance|Prio_mux_2|output[6]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\,
	datab => \add_instance|Prio_mux_1|ALT_INV_output[6]~9_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[6]~9_combout\,
	datad => \add_instance|Prio_mux_1|ALT_INV_output[7]~8_combout\,
	datae => \add_instance|Prio_mux_1|ALT_INV_output[5]~10_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[7]~8_combout\,
	combout => \add_instance|pc_predictor|Mux2~2_combout\);

-- Location: MLABCELL_X78_Y37_N6
\add_instance|pc_predictor|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~6_combout\ = ( \add_instance|pc_predictor|Mux2~4_combout\ & ( \add_instance|pc_predictor|Mux2~2_combout\ & ( (\add_instance|pc_predictor|Mux2~3_combout\ & (\add_instance|pc_predictor|Mux2~0_combout\ & 
-- (\add_instance|pc_predictor|Mux2~5_combout\ & \add_instance|pc_predictor|Mux2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux2~3_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~0_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~5_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~1_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~4_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~2_combout\,
	combout => \add_instance|pc_predictor|Mux2~6_combout\);

-- Location: MLABCELL_X78_Y38_N39
\add_instance|pc_predictor|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux7~0_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( (!\add_instance|pc_predictor|Mux2~7_combout\ & \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(8)) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & ( 
-- (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(8) & ((!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & !\add_instance|pc_predictor|Mux2~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001110101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(8),
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	combout => \add_instance|pc_predictor|Mux7~0_combout\);

-- Location: MLABCELL_X78_Y38_N30
\add_instance|pc_predictor|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux7~1_combout\ = ( \add_instance|pc_predictor|Mux2~6_combout\ & ( \add_instance|main_alu|dest\(8) & ( \add_instance|pc_predictor|Mux2~7_combout\ ) ) ) # ( !\add_instance|pc_predictor|Mux2~6_combout\ & ( 
-- \add_instance|main_alu|dest\(8) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & \add_instance|Prio_mux_2|output[8]~7_combout\)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~6_combout\ & ( !\add_instance|main_alu|dest\(8) & ( (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- \add_instance|Prio_mux_2|output[8]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000011000001110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[8]~7_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(8),
	combout => \add_instance|pc_predictor|Mux7~1_combout\);

-- Location: MLABCELL_X78_Y38_N0
\add_instance|pc_predictor|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux6~0_combout\ = ( \add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(9) & !\add_instance|pc_predictor|Mux2~7_combout\) ) ) # ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & ( 
-- (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(9) & ((!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & !\add_instance|pc_predictor|Mux2~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001000000011110000100000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datac => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(9),
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	dataf => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	combout => \add_instance|pc_predictor|Mux6~0_combout\);

-- Location: MLABCELL_X78_Y38_N48
\add_instance|pc_predictor|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux6~1_combout\ = ( \add_instance|Prio_mux_2|output[9]~6_combout\ & ( \add_instance|main_alu|dest\(9) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|pc_predictor|Mux2~6_combout\) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[9]~6_combout\ & ( \add_instance|main_alu|dest\(9) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- ((\add_instance|pc_predictor|Mux2~6_combout\) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( \add_instance|Prio_mux_2|output[9]~6_combout\ & ( !\add_instance|main_alu|dest\(9) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (\add_instance|pc_predictor|Mux2~7_combout\ & !\add_instance|pc_predictor|Mux2~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000101000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[9]~6_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(9),
	combout => \add_instance|pc_predictor|Mux6~1_combout\);

-- Location: MLABCELL_X78_Y38_N54
\add_instance|LUT_FLUSH|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~1_combout\ = ( \add_instance|pc_predictor|Mux6~0_combout\ & ( \add_instance|pc_predictor|Mux6~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(9) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(8) $ 
-- (((\add_instance|pc_predictor|Mux7~1_combout\) # (\add_instance|pc_predictor|Mux7~0_combout\))))) ) ) ) # ( !\add_instance|pc_predictor|Mux6~0_combout\ & ( \add_instance|pc_predictor|Mux6~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(9) & 
-- (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(8) $ (((\add_instance|pc_predictor|Mux7~1_combout\) # (\add_instance|pc_predictor|Mux7~0_combout\))))) ) ) ) # ( \add_instance|pc_predictor|Mux6~0_combout\ & ( !\add_instance|pc_predictor|Mux6~1_combout\ & ( 
-- (\add_instance|RR_EXE_pipe|pc_reg|Dout\(9) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(8) $ (((\add_instance|pc_predictor|Mux7~1_combout\) # (\add_instance|pc_predictor|Mux7~0_combout\))))) ) ) ) # ( !\add_instance|pc_predictor|Mux6~0_combout\ & ( 
-- !\add_instance|pc_predictor|Mux6~1_combout\ & ( (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(9) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(8) $ (((\add_instance|pc_predictor|Mux7~1_combout\) # (\add_instance|pc_predictor|Mux7~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000001010010000010000010101000001000001010100000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(9),
	datab => \add_instance|pc_predictor|ALT_INV_Mux7~0_combout\,
	datac => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(8),
	datad => \add_instance|pc_predictor|ALT_INV_Mux7~1_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux6~0_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux6~1_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~1_combout\);

-- Location: MLABCELL_X78_Y38_N51
\add_instance|pc_predictor|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux4~1_combout\ = ( \add_instance|Prio_mux_2|output[11]~4_combout\ & ( \add_instance|main_alu|dest\(11) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|pc_predictor|Mux2~6_combout\) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[11]~4_combout\ & ( \add_instance|main_alu|dest\(11) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- ((\add_instance|pc_predictor|Mux2~6_combout\) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( \add_instance|Prio_mux_2|output[11]~4_combout\ & ( !\add_instance|main_alu|dest\(11) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|pc_predictor|Mux2~6_combout\ & \add_instance|pc_predictor|Mux2~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000010111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[11]~4_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(11),
	combout => \add_instance|pc_predictor|Mux4~1_combout\);

-- Location: MLABCELL_X78_Y38_N15
\add_instance|pc_predictor|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux5~0_combout\ = ( \add_instance|pc_predictor|Mux2~7_combout\ & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|pc_predictor|Mux2~6_combout\ & 
-- \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(10)))) ) ) # ( !\add_instance|pc_predictor|Mux2~7_combout\ & ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	combout => \add_instance|pc_predictor|Mux5~0_combout\);

-- Location: MLABCELL_X78_Y38_N3
\add_instance|pc_predictor|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux4~0_combout\ = ( \add_instance|pc_predictor|Mux2~7_combout\ & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|pc_predictor|Mux2~6_combout\ & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & 
-- \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(11)))) ) ) # ( !\add_instance|pc_predictor|Mux2~7_combout\ & ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(11),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	combout => \add_instance|pc_predictor|Mux4~0_combout\);

-- Location: MLABCELL_X78_Y38_N18
\add_instance|pc_predictor|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux5~1_combout\ = ( \add_instance|pc_predictor|Mux2~6_combout\ & ( \add_instance|main_alu|dest\(10) & ( \add_instance|pc_predictor|Mux2~7_combout\ ) ) ) # ( !\add_instance|pc_predictor|Mux2~6_combout\ & ( 
-- \add_instance|main_alu|dest\(10) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & \add_instance|Prio_mux_2|output[10]~5_combout\)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~6_combout\ & ( !\add_instance|main_alu|dest\(10) & ( (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- \add_instance|Prio_mux_2|output[10]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000011000001110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[10]~5_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(10),
	combout => \add_instance|pc_predictor|Mux5~1_combout\);

-- Location: MLABCELL_X78_Y38_N6
\add_instance|LUT_FLUSH|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~0_combout\ = ( \add_instance|pc_predictor|Mux4~0_combout\ & ( \add_instance|pc_predictor|Mux5~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(11) & \add_instance|RR_EXE_pipe|pc_reg|Dout\(10)) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux4~0_combout\ & ( \add_instance|pc_predictor|Mux5~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(10) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(11) $ (\add_instance|pc_predictor|Mux4~1_combout\))) ) ) ) # ( 
-- \add_instance|pc_predictor|Mux4~0_combout\ & ( !\add_instance|pc_predictor|Mux5~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(11) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(10) $ (\add_instance|pc_predictor|Mux5~0_combout\))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux4~0_combout\ & ( !\add_instance|pc_predictor|Mux5~1_combout\ & ( (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(11) & (!\add_instance|pc_predictor|Mux4~1_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(10) $ 
-- (\add_instance|pc_predictor|Mux5~0_combout\)))) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(11) & (\add_instance|pc_predictor|Mux4~1_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(10) $ (\add_instance|pc_predictor|Mux5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001010001000001000100100001001000010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(11),
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(10),
	datac => \add_instance|pc_predictor|ALT_INV_Mux4~1_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux5~0_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux4~0_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux5~1_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~0_combout\);

-- Location: LABCELL_X77_Y36_N48
\add_instance|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|comb~1_combout\ = ( \input_vector[1]~input_o\ & ( \add_instance|LUT_FLUSH|Equal0~2_combout\ ) ) # ( !\input_vector[1]~input_o\ & ( \add_instance|LUT_FLUSH|Equal0~2_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~9_combout\) # 
-- ((!\add_instance|LUT_FLUSH|Equal0~1_combout\) # ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # (!\add_instance|LUT_FLUSH|Equal0~0_combout\))) ) ) ) # ( \input_vector[1]~input_o\ & ( !\add_instance|LUT_FLUSH|Equal0~2_combout\ ) ) # ( 
-- !\input_vector[1]~input_o\ & ( !\add_instance|LUT_FLUSH|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~9_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~0_combout\,
	datae => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~2_combout\,
	combout => \add_instance|comb~1_combout\);

-- Location: FF_X77_Y36_N23
\add_instance|IF_ID_pipe|pc_2_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~29_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(7));

-- Location: FF_X78_Y35_N2
\add_instance|ID_RR_pipe|pc_2_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(7),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(7));

-- Location: FF_X78_Y38_N35
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(7),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(7));

-- Location: MLABCELL_X78_Y37_N24
\add_instance|pc_predictor|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux8~2_combout\ = ( \add_instance|main_alu|dest\(7) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(7))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[7]~8_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(7) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(7))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|pc_predictor|Mux2~8_combout\ & \add_instance|Prio_mux_2|output[7]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010011010100000101001101011100010111110101110001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(7),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[7]~8_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(7),
	combout => \add_instance|pc_predictor|Mux8~2_combout\);

-- Location: MLABCELL_X78_Y35_N21
\add_instance|LUT_FLUSH|BA[7][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][7]~combout\ = ( \add_instance|LUT_FLUSH|BA[7][7]~combout\ & ( \add_instance|pc_predictor|Mux8~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[7][7]~combout\ & ( \add_instance|pc_predictor|Mux8~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ ) ) ) # ( \add_instance|LUT_FLUSH|BA[7][7]~combout\ & ( !\add_instance|pc_predictor|Mux8~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][7]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][7]~combout\);

-- Location: LABCELL_X79_Y35_N30
\add_instance|LUT_FLUSH|BA[5][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][7]~combout\ = ( \add_instance|pc_predictor|Mux8~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) # (\add_instance|LUT_FLUSH|BA[5][7]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux8~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[5][7]~combout\ & !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[5][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][7]~combout\);

-- Location: LABCELL_X79_Y35_N27
\add_instance|LUT_FLUSH|BA[6][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][7]~combout\ = ( \add_instance|pc_predictor|Mux8~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) # (\add_instance|LUT_FLUSH|BA[6][7]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux8~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[6][7]~combout\ & !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][7]~combout\);

-- Location: LABCELL_X79_Y35_N54
\add_instance|LUT_FLUSH|BA[4][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][7]~combout\ = ( \add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & ( \add_instance|pc_predictor|Mux8~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & ( \add_instance|pc_predictor|Mux8~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[4][7]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & ( !\add_instance|pc_predictor|Mux8~2_combout\ & ( \add_instance|LUT_FLUSH|BA[4][7]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][7]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][7]~combout\);

-- Location: LABCELL_X79_Y35_N42
\add_instance|LUT_FLUSH|BA[1][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][7]~combout\ = ( \add_instance|pc_predictor|Mux8~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][7]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux8~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][7]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[1][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][7]~combout\);

-- Location: LABCELL_X79_Y35_N24
\add_instance|LUT_FLUSH|BA[2][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][7]~combout\ = ( \add_instance|pc_predictor|Mux8~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) # (\add_instance|LUT_FLUSH|BA[2][7]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux8~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[2][7]~combout\ & !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][7]~combout\);

-- Location: MLABCELL_X78_Y36_N6
\add_instance|LUT_FLUSH|BA[3][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][7]~combout\ = ( \add_instance|pc_predictor|Mux8~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][7]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux8~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][7]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[3][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][7]~combout\);

-- Location: MLABCELL_X78_Y37_N27
\add_instance|LUT_FLUSH|BA[0][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][7]~combout\ = ( \add_instance|pc_predictor|Mux8~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][7]~combout\) # (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) ) # ( !\add_instance|pc_predictor|Mux8~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[0][0]~62_combout\ & \add_instance|LUT_FLUSH|BA[0][7]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][7]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][7]~combout\);

-- Location: MLABCELL_X78_Y37_N30
\add_instance|PC|Dout~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~37_combout\ = ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[0][7]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\) # (\add_instance|LUT_FLUSH|BA[3][7]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~2_combout\ 
-- & ( \add_instance|LUT_FLUSH|BA[0][7]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & (\add_instance|LUT_FLUSH|BA[1][7]~combout\)) # (\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[2][7]~combout\))) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[0][7]~combout\ & ( (\add_instance|PC|Dout[3]~0_combout\ & \add_instance|LUT_FLUSH|BA[3][7]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~2_combout\ & ( 
-- !\add_instance|LUT_FLUSH|BA[0][7]~combout\ & ( (!\add_instance|PC|Dout[3]~0_combout\ & (\add_instance|LUT_FLUSH|BA[1][7]~combout\)) # (\add_instance|PC|Dout[3]~0_combout\ & ((\add_instance|LUT_FLUSH|BA[2][7]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[1][7]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[2][7]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][7]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[0][7]~combout\,
	combout => \add_instance|PC|Dout~37_combout\);

-- Location: MLABCELL_X78_Y37_N18
\add_instance|PC|Dout~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~38_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~37_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][7]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~37_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][7]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][7]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~37_combout\ & ( (\add_instance|PC|Dout[3]~1_combout\ & \add_instance|LUT_FLUSH|BA[6][7]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~37_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][7]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][7]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][7]~combout\,
	datab => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][7]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][7]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~37_combout\,
	combout => \add_instance|PC|Dout~38_combout\);

-- Location: MLABCELL_X78_Y37_N12
\add_instance|PC|Dout~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~39_combout\ = ( \add_instance|PC|Dout~38_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|main_alu_1|Add0~29_sumout\)) # (\add_instance|LUT_FLUSH|match~5_combout\ & 
-- (((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\) # (\add_instance|LUT_FLUSH|BA[7][7]~combout\)))) ) ) # ( !\add_instance|PC|Dout~38_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|main_alu_1|Add0~29_sumout\)) # 
-- (\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|LUT_FLUSH|BA[7][7]~combout\ & \add_instance|LUT_FLUSH|Branch_addr~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000011010101010000001101010101111100110101010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|main_alu_1|ALT_INV_Add0~29_sumout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[7][7]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~38_combout\,
	combout => \add_instance|PC|Dout~39_combout\);

-- Location: FF_X78_Y37_N14
\add_instance|PC|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~39_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(7));

-- Location: LABCELL_X77_Y39_N36
\add_instance|pc_IF[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[7]~13_combout\ = ( \add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|PC|Dout\(7) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|pc_predictor|Mux8~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|PC|ALT_INV_Dout\(7),
	datac => \add_instance|pc_predictor|ALT_INV_Mux8~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	combout => \add_instance|pc_IF[7]~13_combout\);

-- Location: FF_X77_Y39_N37
\add_instance|IF_ID_pipe|pc_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|pc_IF[7]~13_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(7));

-- Location: FF_X78_Y35_N37
\add_instance|ID_RR_pipe|pc_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(7),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(7));

-- Location: FF_X75_Y37_N56
\add_instance|RR_EXE_pipe|pc_reg|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(7),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(7));

-- Location: MLABCELL_X78_Y38_N12
\add_instance|pc_predictor|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux8~0_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(7) & ( (!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & 
-- !\add_instance|pc_predictor|Mux2~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111000111100001111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(7),
	combout => \add_instance|pc_predictor|Mux8~0_combout\);

-- Location: MLABCELL_X78_Y38_N36
\add_instance|pc_predictor|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux9~0_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(6) & ( (!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & 
-- !\add_instance|pc_predictor|Mux2~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101010101010101110101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(6),
	combout => \add_instance|pc_predictor|Mux9~0_combout\);

-- Location: MLABCELL_X78_Y37_N39
\add_instance|pc_predictor|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux9~1_combout\ = ( \add_instance|pc_predictor|Mux2~7_combout\ & ( \add_instance|main_alu|dest\(6) & ( (((\add_instance|Prio_mux_2|output[6]~9_combout\ & \add_instance|RR_EXE_pipe|inst_reg|Dout\(13))) # 
-- (\add_instance|pc_predictor|Mux2~6_combout\)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)) ) ) ) # ( \add_instance|pc_predictor|Mux2~7_combout\ & ( !\add_instance|main_alu|dest\(6) & ( (\add_instance|Prio_mux_2|output[6]~9_combout\ & 
-- (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|pc_predictor|Mux2~6_combout\ & \add_instance|RR_EXE_pipe|inst_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_output[6]~9_combout\,
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(6),
	combout => \add_instance|pc_predictor|Mux9~1_combout\);

-- Location: MLABCELL_X78_Y37_N48
\add_instance|pc_predictor|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux8~1_combout\ = ( \add_instance|pc_predictor|Mux2~7_combout\ & ( \add_instance|main_alu|dest\(7) & ( (((\add_instance|Prio_mux_2|output[7]~8_combout\ & \add_instance|RR_EXE_pipe|inst_reg|Dout\(13))) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12))) # (\add_instance|pc_predictor|Mux2~6_combout\) ) ) ) # ( \add_instance|pc_predictor|Mux2~7_combout\ & ( !\add_instance|main_alu|dest\(7) & ( (\add_instance|Prio_mux_2|output[7]~8_combout\ & 
-- (!\add_instance|pc_predictor|Mux2~6_combout\ & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|Prio_mux_2|ALT_INV_output[7]~8_combout\,
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(7),
	combout => \add_instance|pc_predictor|Mux8~1_combout\);

-- Location: MLABCELL_X78_Y38_N45
\add_instance|LUT_FLUSH|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~2_combout\ = ( \add_instance|pc_predictor|Mux9~1_combout\ & ( \add_instance|pc_predictor|Mux8~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(7) & \add_instance|RR_EXE_pipe|pc_reg|Dout\(6)) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux9~1_combout\ & ( \add_instance|pc_predictor|Mux8~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(7) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(6) $ (\add_instance|pc_predictor|Mux9~0_combout\))) ) ) ) # ( 
-- \add_instance|pc_predictor|Mux9~1_combout\ & ( !\add_instance|pc_predictor|Mux8~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(6) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(7) $ (\add_instance|pc_predictor|Mux8~0_combout\))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux9~1_combout\ & ( !\add_instance|pc_predictor|Mux8~1_combout\ & ( (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(7) & (!\add_instance|pc_predictor|Mux8~0_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(6) $ 
-- (\add_instance|pc_predictor|Mux9~0_combout\)))) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(7) & (\add_instance|pc_predictor|Mux8~0_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(6) $ (\add_instance|pc_predictor|Mux9~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001001000010010000101000100000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(7),
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(6),
	datac => \add_instance|pc_predictor|ALT_INV_Mux8~0_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux9~0_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux9~1_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux8~1_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~2_combout\);

-- Location: LABCELL_X77_Y37_N33
\add_instance|pc_predictor|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux12~1_combout\ = ( \add_instance|Prio_mux_2|output[3]~12_combout\ & ( \add_instance|main_alu|dest\(3) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|pc_predictor|Mux2~6_combout\) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[3]~12_combout\ & ( \add_instance|main_alu|dest\(3) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- ((\add_instance|pc_predictor|Mux2~6_combout\) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( \add_instance|Prio_mux_2|output[3]~12_combout\ & ( !\add_instance|main_alu|dest\(3) & ( (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & 
-- (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (\add_instance|pc_predictor|Mux2~7_combout\ & !\add_instance|pc_predictor|Mux2~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000011000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(3),
	combout => \add_instance|pc_predictor|Mux12~1_combout\);

-- Location: LABCELL_X77_Y37_N21
\add_instance|pc_predictor|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux13~0_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(2) & ( (!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & 
-- !\add_instance|pc_predictor|Mux2~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111000111100001111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(2),
	combout => \add_instance|pc_predictor|Mux13~0_combout\);

-- Location: LABCELL_X77_Y37_N0
\add_instance|pc_predictor|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux12~0_combout\ = ( \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(3) & ( (!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & 
-- !\add_instance|pc_predictor|Mux2~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101100110011001110110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	dataf => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(3),
	combout => \add_instance|pc_predictor|Mux12~0_combout\);

-- Location: LABCELL_X77_Y37_N30
\add_instance|pc_predictor|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux13~1_combout\ = ( \add_instance|Prio_mux_2|output[2]~13_combout\ & ( \add_instance|main_alu|dest\(2) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|pc_predictor|Mux2~6_combout\) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[2]~13_combout\ & ( \add_instance|main_alu|dest\(2) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- ((\add_instance|pc_predictor|Mux2~6_combout\) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( \add_instance|Prio_mux_2|output[2]~13_combout\ & ( !\add_instance|main_alu|dest\(2) & ( (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & 
-- (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|pc_predictor|Mux2~6_combout\ & \add_instance|pc_predictor|Mux2~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000001111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(2),
	combout => \add_instance|pc_predictor|Mux13~1_combout\);

-- Location: LABCELL_X77_Y37_N54
\add_instance|LUT_FLUSH|Equal0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~15_combout\ = ( \add_instance|pc_predictor|Mux12~0_combout\ & ( \add_instance|pc_predictor|Mux13~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) & \add_instance|RR_EXE_pipe|pc_reg|Dout\(3)) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux12~0_combout\ & ( \add_instance|pc_predictor|Mux13~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) & (!\add_instance|pc_predictor|Mux12~1_combout\ $ (\add_instance|RR_EXE_pipe|pc_reg|Dout\(3)))) ) ) ) # ( 
-- \add_instance|pc_predictor|Mux12~0_combout\ & ( !\add_instance|pc_predictor|Mux13~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(3) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) $ (\add_instance|pc_predictor|Mux13~0_combout\))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux12~0_combout\ & ( !\add_instance|pc_predictor|Mux13~1_combout\ & ( (!\add_instance|pc_predictor|Mux12~1_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(3) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) $ 
-- (\add_instance|pc_predictor|Mux13~0_combout\)))) # (\add_instance|pc_predictor|Mux12~1_combout\ & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(3) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(2) $ (\add_instance|pc_predictor|Mux13~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000001100001100100010000100010000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux12~1_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(2),
	datac => \add_instance|pc_predictor|ALT_INV_Mux13~0_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(3),
	datae => \add_instance|pc_predictor|ALT_INV_Mux12~0_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~1_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~15_combout\);

-- Location: LABCELL_X77_Y38_N3
\add_instance|pc_predictor|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux10~1_combout\ = ( \add_instance|Prio_mux_2|output[5]~10_combout\ & ( \add_instance|main_alu|dest\(5) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)) # 
-- (\add_instance|pc_predictor|Mux2~6_combout\)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[5]~10_combout\ & ( \add_instance|main_alu|dest\(5) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- ((\add_instance|pc_predictor|Mux2~6_combout\) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( \add_instance|Prio_mux_2|output[5]~10_combout\ & ( !\add_instance|main_alu|dest\(5) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & 
-- (\add_instance|pc_predictor|Mux2~7_combout\ & (!\add_instance|pc_predictor|Mux2~6_combout\ & \add_instance|RR_EXE_pipe|inst_reg|Dout\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000010011000100110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datad => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|Prio_mux_2|ALT_INV_output[5]~10_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(5),
	combout => \add_instance|pc_predictor|Mux10~1_combout\);

-- Location: LABCELL_X77_Y38_N33
\add_instance|pc_predictor|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux11~0_combout\ = ( \add_instance|pc_predictor|Mux2~6_combout\ & ( (!\add_instance|pc_predictor|Mux2~7_combout\ & \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4)) ) ) # ( !\add_instance|pc_predictor|Mux2~6_combout\ & ( 
-- (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(4) & ((!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(4),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	combout => \add_instance|pc_predictor|Mux11~0_combout\);

-- Location: LABCELL_X77_Y38_N0
\add_instance|pc_predictor|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux11~1_combout\ = ( \add_instance|Prio_mux_2|output[4]~11_combout\ & ( \add_instance|main_alu|dest\(4) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|pc_predictor|Mux2~6_combout\) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[4]~11_combout\ & ( \add_instance|main_alu|dest\(4) & ( (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- ((\add_instance|pc_predictor|Mux2~6_combout\) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) ) # ( \add_instance|Prio_mux_2|output[4]~11_combout\ & ( !\add_instance|main_alu|dest\(4) & ( (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & 
-- (\add_instance|pc_predictor|Mux2~7_combout\ & (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & !\add_instance|pc_predictor|Mux2~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000010001001100110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datae => \add_instance|Prio_mux_2|ALT_INV_output[4]~11_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(4),
	combout => \add_instance|pc_predictor|Mux11~1_combout\);

-- Location: LABCELL_X77_Y38_N51
\add_instance|pc_predictor|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux10~0_combout\ = ( \add_instance|pc_predictor|Mux2~6_combout\ & ( (!\add_instance|pc_predictor|Mux2~7_combout\ & \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(5)) ) ) # ( !\add_instance|pc_predictor|Mux2~6_combout\ & ( 
-- (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(5) & ((!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & !\add_instance|RR_EXE_pipe|inst_reg|Dout\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(5),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	combout => \add_instance|pc_predictor|Mux10~0_combout\);

-- Location: LABCELL_X77_Y38_N42
\add_instance|LUT_FLUSH|Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~13_combout\ = ( \add_instance|pc_predictor|Mux11~1_combout\ & ( \add_instance|pc_predictor|Mux10~0_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(5) & \add_instance|RR_EXE_pipe|pc_reg|Dout\(4)) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux11~1_combout\ & ( \add_instance|pc_predictor|Mux10~0_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(5) & (!\add_instance|pc_predictor|Mux11~0_combout\ $ (\add_instance|RR_EXE_pipe|pc_reg|Dout\(4)))) ) ) ) # ( 
-- \add_instance|pc_predictor|Mux11~1_combout\ & ( !\add_instance|pc_predictor|Mux10~0_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(4) & (!\add_instance|pc_predictor|Mux10~1_combout\ $ (\add_instance|RR_EXE_pipe|pc_reg|Dout\(5)))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux11~1_combout\ & ( !\add_instance|pc_predictor|Mux10~0_combout\ & ( (!\add_instance|pc_predictor|Mux10~1_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(5) & (!\add_instance|pc_predictor|Mux11~0_combout\ $ 
-- (\add_instance|RR_EXE_pipe|pc_reg|Dout\(4))))) # (\add_instance|pc_predictor|Mux10~1_combout\ & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(5) & (!\add_instance|pc_predictor|Mux11~0_combout\ $ (\add_instance|RR_EXE_pipe|pc_reg|Dout\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000001001100100110000000000110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux10~1_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(5),
	datac => \add_instance|pc_predictor|ALT_INV_Mux11~0_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(4),
	datae => \add_instance|pc_predictor|ALT_INV_Mux11~1_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux10~0_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~13_combout\);

-- Location: MLABCELL_X78_Y39_N51
\add_instance|pc_predictor|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux15~0_combout\ = ( \add_instance|pc_predictor|Mux2~6_combout\ & ( (!\add_instance|pc_predictor|Mux2~7_combout\ & \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0)) ) ) # ( !\add_instance|pc_predictor|Mux2~6_combout\ & ( 
-- (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(0) & ((!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(0),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	combout => \add_instance|pc_predictor|Mux15~0_combout\);

-- Location: MLABCELL_X78_Y39_N15
\add_instance|pc_predictor|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux14~1_combout\ = ( \add_instance|main_alu|dest\(1) & ( \add_instance|Prio_mux_2|output[1]~14_combout\ & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|pc_predictor|Mux2~6_combout\) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)))) ) ) ) # ( !\add_instance|main_alu|dest\(1) & ( \add_instance|Prio_mux_2|output[1]~14_combout\ & ( (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & 
-- (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (\add_instance|pc_predictor|Mux2~7_combout\ & !\add_instance|pc_predictor|Mux2~6_combout\))) ) ) ) # ( \add_instance|main_alu|dest\(1) & ( !\add_instance|Prio_mux_2|output[1]~14_combout\ & ( 
-- (\add_instance|pc_predictor|Mux2~7_combout\ & ((\add_instance|pc_predictor|Mux2~6_combout\) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000111100000100000000000000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datae => \add_instance|main_alu|ALT_INV_dest\(1),
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[1]~14_combout\,
	combout => \add_instance|pc_predictor|Mux14~1_combout\);

-- Location: MLABCELL_X78_Y39_N45
\add_instance|pc_predictor|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux14~0_combout\ = ( \add_instance|pc_predictor|Mux2~6_combout\ & ( (!\add_instance|pc_predictor|Mux2~7_combout\ & \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1)) ) ) # ( !\add_instance|pc_predictor|Mux2~6_combout\ & ( 
-- (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(1) & ((!\add_instance|pc_predictor|Mux2~7_combout\) # ((!\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	combout => \add_instance|pc_predictor|Mux14~0_combout\);

-- Location: MLABCELL_X78_Y39_N12
\add_instance|pc_predictor|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux15~1_combout\ = ( \add_instance|main_alu|dest\(0) & ( \add_instance|Prio_mux_2|output[0]~15_combout\ & ( (\add_instance|pc_predictor|Mux2~7_combout\ & (((\add_instance|pc_predictor|Mux2~6_combout\) # 
-- (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12))) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)))) ) ) ) # ( !\add_instance|main_alu|dest\(0) & ( \add_instance|Prio_mux_2|output[0]~15_combout\ & ( (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13) & 
-- (!\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) & (!\add_instance|pc_predictor|Mux2~6_combout\ & \add_instance|pc_predictor|Mux2~7_combout\))) ) ) ) # ( \add_instance|main_alu|dest\(0) & ( !\add_instance|Prio_mux_2|output[0]~15_combout\ & ( 
-- (\add_instance|pc_predictor|Mux2~7_combout\ & ((\add_instance|pc_predictor|Mux2~6_combout\) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011111100000000010000000000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datab => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	datae => \add_instance|main_alu|ALT_INV_dest\(0),
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[0]~15_combout\,
	combout => \add_instance|pc_predictor|Mux15~1_combout\);

-- Location: MLABCELL_X78_Y39_N0
\add_instance|LUT_FLUSH|Equal0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~14_combout\ = ( \add_instance|pc_predictor|Mux14~0_combout\ & ( \add_instance|pc_predictor|Mux15~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) & \add_instance|RR_EXE_pipe|pc_reg|Dout\(1)) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux14~0_combout\ & ( \add_instance|pc_predictor|Mux15~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(1) $ (\add_instance|pc_predictor|Mux14~1_combout\))) ) ) ) # ( 
-- \add_instance|pc_predictor|Mux14~0_combout\ & ( !\add_instance|pc_predictor|Mux15~1_combout\ & ( (\add_instance|RR_EXE_pipe|pc_reg|Dout\(1) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) $ (\add_instance|pc_predictor|Mux15~0_combout\))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux14~0_combout\ & ( !\add_instance|pc_predictor|Mux15~1_combout\ & ( (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) & (!\add_instance|pc_predictor|Mux15~0_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(1) $ 
-- (\add_instance|pc_predictor|Mux14~1_combout\)))) # (\add_instance|RR_EXE_pipe|pc_reg|Dout\(0) & (\add_instance|pc_predictor|Mux15~0_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(1) $ (\add_instance|pc_predictor|Mux14~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001001000010010000101000100000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(0),
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(1),
	datac => \add_instance|pc_predictor|ALT_INV_Mux15~0_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux14~1_combout\,
	datae => \add_instance|pc_predictor|ALT_INV_Mux14~0_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~1_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~14_combout\);

-- Location: MLABCELL_X78_Y38_N24
\add_instance|LUT_FLUSH|Equal0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~16_combout\ = ( \add_instance|LUT_FLUSH|Equal0~0_combout\ & ( \add_instance|LUT_FLUSH|Equal0~14_combout\ & ( (\add_instance|LUT_FLUSH|Equal0~2_combout\ & (\add_instance|LUT_FLUSH|Equal0~1_combout\ & 
-- (\add_instance|LUT_FLUSH|Equal0~15_combout\ & \add_instance|LUT_FLUSH|Equal0~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~1_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~15_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~13_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~14_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~16_combout\);

-- Location: LABCELL_X79_Y40_N24
\add_instance|pc_IF[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[2]~2_combout\ = ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|PC|Dout\(2) ) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|pc_predictor|Mux13~2_combout\ ) ) ) # ( \add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|pc_predictor|Mux13~2_combout\ ) ) ) # ( 
-- !\add_instance|LUT_FLUSH|Equal0~12_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|pc_predictor|Mux13~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	datac => \add_instance|PC|ALT_INV_Dout\(2),
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|pc_IF[2]~2_combout\);

-- Location: LABCELL_X85_Y36_N33
\add_instance|code_mem|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux3~0_combout\ = ( !\add_instance|pc_IF[4]~4_combout\ & ( (!\add_instance|pc_IF[3]~3_combout\ & ((!\add_instance|pc_IF[0]~0_combout\ & (!\add_instance|pc_IF[2]~2_combout\)) # (\add_instance|pc_IF[0]~0_combout\ & 
-- ((!\add_instance|pc_IF[1]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010100000100010001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[3]~3_combout\,
	datab => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	datac => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datad => \add_instance|ALT_INV_pc_IF[0]~0_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	combout => \add_instance|code_mem|Mux3~0_combout\);

-- Location: FF_X85_Y36_N35
\add_instance|IF_ID_pipe|inst_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux3~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(12));

-- Location: FF_X83_Y39_N23
\add_instance|ID_RR_pipe|inst_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|inst_reg|Dout\(12),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|inst_reg|Dout\(12));

-- Location: FF_X77_Y35_N17
\add_instance|RR_EXE_pipe|inst_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|inst_reg|Dout\(12),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|inst_reg|Dout\(12));

-- Location: MLABCELL_X78_Y37_N15
\add_instance|pc_predictor|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~8_combout\ = ( !\add_instance|pc_predictor|Mux2~6_combout\ & ( !\add_instance|RR_EXE_pipe|inst_reg|Dout\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	combout => \add_instance|pc_predictor|Mux2~8_combout\);

-- Location: LABCELL_X81_Y35_N48
\add_instance|pc_predictor|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux4~2_combout\ = ( \add_instance|main_alu|dest\(11) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(11))))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- ((!\add_instance|pc_predictor|Mux2~8_combout\) # ((\add_instance|Prio_mux_2|output[11]~4_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(11) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(11))))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|pc_predictor|Mux2~8_combout\ & ((\add_instance|Prio_mux_2|output[11]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110101001100000011010100111010001111110011101000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(11),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datad => \add_instance|Prio_mux_2|ALT_INV_output[11]~4_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(11),
	combout => \add_instance|pc_predictor|Mux4~2_combout\);

-- Location: FF_X77_Y36_N37
\add_instance|IF_ID_pipe|pc_2_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~49_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(12));

-- Location: FF_X83_Y36_N23
\add_instance|ID_RR_pipe|pc_2_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(12),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(12));

-- Location: FF_X79_Y37_N32
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(12),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12));

-- Location: LABCELL_X79_Y37_N12
\add_instance|pc_predictor|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux3~0_combout\ = ( \add_instance|main_alu|dest\(12) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[12]~3_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(12) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|pc_predictor|Mux2~8_combout\ & \add_instance|Prio_mux_2|output[12]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000011010101010000001101010101110011110101010111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(12),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datac => \add_instance|Prio_mux_2|ALT_INV_output[12]~3_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(12),
	combout => \add_instance|pc_predictor|Mux3~0_combout\);

-- Location: LABCELL_X79_Y35_N45
\add_instance|LUT_FLUSH|BA[7][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][12]~combout\ = ( \add_instance|pc_predictor|Mux3~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][12]~combout\) # (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) ) # ( !\add_instance|pc_predictor|Mux3~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & \add_instance|LUT_FLUSH|BA[7][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][12]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][12]~combout\);

-- Location: MLABCELL_X82_Y35_N39
\add_instance|LUT_FLUSH|BA[5][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][12]~combout\ = ( \add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & ( \add_instance|pc_predictor|Mux3~0_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & ( \add_instance|pc_predictor|Mux3~0_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[5][12]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & ( !\add_instance|pc_predictor|Mux3~0_combout\ & ( \add_instance|LUT_FLUSH|BA[5][12]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][12]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][12]~combout\);

-- Location: MLABCELL_X82_Y35_N51
\add_instance|LUT_FLUSH|BA[6][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][12]~combout\ = ( \add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( \add_instance|pc_predictor|Mux3~0_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( \add_instance|pc_predictor|Mux3~0_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[6][12]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( !\add_instance|pc_predictor|Mux3~0_combout\ & ( \add_instance|LUT_FLUSH|BA[6][12]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][12]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][12]~combout\);

-- Location: LABCELL_X79_Y36_N54
\add_instance|LUT_FLUSH|BA[4][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][12]~combout\ = ( \add_instance|pc_predictor|Mux3~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][12]~combout\) # (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) ) # ( !\add_instance|pc_predictor|Mux3~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[4][0]~84_combout\ & \add_instance|LUT_FLUSH|BA[4][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][12]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][12]~combout\);

-- Location: LABCELL_X80_Y35_N3
\add_instance|LUT_FLUSH|BA[2][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][12]~combout\ = ( \add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( \add_instance|pc_predictor|Mux3~0_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( \add_instance|pc_predictor|Mux3~0_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[2][12]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( !\add_instance|pc_predictor|Mux3~0_combout\ & ( \add_instance|LUT_FLUSH|BA[2][12]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][12]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][12]~combout\);

-- Location: LABCELL_X80_Y35_N45
\add_instance|LUT_FLUSH|BA[3][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][12]~combout\ = ( \add_instance|pc_predictor|Mux3~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][12]~combout\) # (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) ) # ( !\add_instance|pc_predictor|Mux3~0_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & \add_instance|LUT_FLUSH|BA[3][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][12]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][12]~combout\);

-- Location: LABCELL_X79_Y37_N36
\add_instance|LUT_FLUSH|BA[0][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][12]~combout\ = ( \add_instance|pc_predictor|Mux3~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][12]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux3~0_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][12]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][12]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][12]~combout\);

-- Location: LABCELL_X79_Y37_N51
\add_instance|LUT_FLUSH|BA[1][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][12]~combout\ = ( \add_instance|pc_predictor|Mux3~0_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][12]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux3~0_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][12]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[1][12]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][12]~combout\);

-- Location: MLABCELL_X82_Y35_N30
\add_instance|PC|Dout~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~19_combout\ = ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[3][12]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[0][12]~combout\ ) ) ) # ( \add_instance|PC|Dout[3]~0_combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][12]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][12]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][12]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[3][12]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][12]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][12]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~19_combout\);

-- Location: MLABCELL_X82_Y35_N18
\add_instance|PC|Dout~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~20_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~19_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][12]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~19_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][12]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][12]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~19_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][12]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~19_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][12]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][12]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][12]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][12]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][12]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~19_combout\,
	combout => \add_instance|PC|Dout~20_combout\);

-- Location: MLABCELL_X82_Y35_N0
\add_instance|PC|Dout~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~21_combout\ = ( \add_instance|PC|Dout~20_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~49_sumout\)))) # (\add_instance|LUT_FLUSH|match~5_combout\ & 
-- (((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\)) # (\add_instance|LUT_FLUSH|BA[7][12]~combout\))) ) ) # ( !\add_instance|PC|Dout~20_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~49_sumout\)))) # 
-- (\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|LUT_FLUSH|BA[7][12]~combout\ & ((\add_instance|LUT_FLUSH|Branch_addr~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000101001100110000010100110011111101010011001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][12]~combout\,
	datab => \add_instance|main_alu_1|ALT_INV_Add0~49_sumout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~20_combout\,
	combout => \add_instance|PC|Dout~21_combout\);

-- Location: FF_X82_Y35_N2
\add_instance|PC|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~21_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(12));

-- Location: MLABCELL_X78_Y36_N18
\add_instance|pc_IF[12]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[12]~5_combout\ = ( \add_instance|LUT_FLUSH|Equal0~16_combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((\add_instance|pc_predictor|Mux3~0_combout\))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- (\add_instance|PC|Dout\(12))) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~16_combout\ & ( \add_instance|pc_predictor|Mux3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(12),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux3~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	combout => \add_instance|pc_IF[12]~5_combout\);

-- Location: FF_X78_Y36_N26
\add_instance|IF_ID_pipe|pc_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|pc_IF[12]~5_combout\,
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_reg|Dout\(12));

-- Location: FF_X78_Y36_N52
\add_instance|ID_RR_pipe|pc_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_reg|Dout\(12),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_reg|Dout\(12));

-- Location: FF_X73_Y37_N41
\add_instance|RR_EXE_pipe|pc_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_reg|Dout\(12),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_reg|Dout\(12));

-- Location: FF_X80_Y36_N26
\add_instance|EXE_MEM_pipe|pc_reg|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|pc_reg|Dout\(12),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|pc_reg|Dout\(12));

-- Location: MLABCELL_X84_Y36_N9
\add_instance|LUT_FLUSH|CA[7][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][12]~combout\ = ( \add_instance|LUT_FLUSH|CA[7][12]~combout\ & ( (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12)) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][12]~combout\ & ( 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & !\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][12]~combout\,
	combout => \add_instance|LUT_FLUSH|CA[7][12]~combout\);

-- Location: LABCELL_X83_Y36_N30
\add_instance|LUT_FLUSH|CA[7][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][13]~combout\ = ( \add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & ( \add_instance|LUT_FLUSH|CA[7][13]~combout\ ) ) # ( !\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[7][13]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	combout => \add_instance|LUT_FLUSH|CA[7][13]~combout\);

-- Location: LABCELL_X83_Y36_N57
\add_instance|LUT_FLUSH|CA[7][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][15]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][15]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & \add_instance|LUT_FLUSH|CA[7][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	combout => \add_instance|LUT_FLUSH|CA[7][15]~combout\);

-- Location: LABCELL_X83_Y36_N6
\add_instance|LUT_FLUSH|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~1_combout\ = ( \add_instance|LUT_FLUSH|CA[7][15]~combout\ & ( (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((!\add_instance|pc_predictor|Mux0~0_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (!\add_instance|pc_predictor|Mux0~0_combout\)) # (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((!\add_instance|PC|Dout\(15)))))) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][15]~combout\ & ( 
-- (!\add_instance|LUT_FLUSH|Equal0~12_combout\ & (((\add_instance|pc_predictor|Mux0~0_combout\)))) # (\add_instance|LUT_FLUSH|Equal0~12_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~16_combout\ & (\add_instance|pc_predictor|Mux0~0_combout\)) # 
-- (\add_instance|LUT_FLUSH|Equal0~16_combout\ & ((\add_instance|PC|Dout\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111111110001111000001111000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(15),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~combout\,
	combout => \add_instance|LUT_FLUSH|Equal8~1_combout\);

-- Location: LABCELL_X83_Y36_N3
\add_instance|LUT_FLUSH|CA[7][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][14]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][14]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][15]~0_combout\ & \add_instance|LUT_FLUSH|CA[7][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][14]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|CA[7][14]~combout\);

-- Location: LABCELL_X83_Y36_N9
\add_instance|LUT_FLUSH|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal8~0_combout\ = ( \add_instance|PC|Dout\(14) & ( !\add_instance|LUT_FLUSH|CA[7][14]~combout\ $ (((!\add_instance|pc_predictor|Mux1~0_combout\ & ((!\add_instance|LUT_FLUSH|Equal0~12_combout\) # 
-- (!\add_instance|LUT_FLUSH|Equal0~16_combout\))))) ) ) # ( !\add_instance|PC|Dout\(14) & ( !\add_instance|LUT_FLUSH|CA[7][14]~combout\ $ (((!\add_instance|pc_predictor|Mux1~0_combout\) # ((\add_instance|LUT_FLUSH|Equal0~12_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~16_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111011110001000011101111000100011111111000000001111111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~16_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][14]~combout\,
	dataf => \add_instance|PC|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|Equal8~0_combout\);

-- Location: LABCELL_X83_Y36_N24
\add_instance|LUT_FLUSH|Branch_addr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~0_combout\ = ( !\add_instance|LUT_FLUSH|Equal8~1_combout\ & ( !\add_instance|LUT_FLUSH|Equal8~0_combout\ & ( (!\add_instance|LUT_FLUSH|CA[7][12]~combout\ & (!\add_instance|pc_IF[12]~5_combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[7][13]~combout\ $ (\add_instance|pc_IF[13]~6_combout\)))) # (\add_instance|LUT_FLUSH|CA[7][12]~combout\ & (\add_instance|pc_IF[12]~5_combout\ & (!\add_instance|LUT_FLUSH|CA[7][13]~combout\ $ 
-- (\add_instance|pc_IF[13]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][12]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[7][13]~combout\,
	datac => \add_instance|ALT_INV_pc_IF[12]~5_combout\,
	datad => \add_instance|ALT_INV_pc_IF[13]~6_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal8~1_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal8~0_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~0_combout\);

-- Location: MLABCELL_X82_Y38_N33
\add_instance|LUT_FLUSH|Branch_addr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Branch_addr~4_combout\ = ( \add_instance|LUT_FLUSH|Branch_addr~2_combout\ & ( (\add_instance|LUT_FLUSH|Branch_addr~0_combout\ & \add_instance|LUT_FLUSH|Branch_addr~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~0_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~3_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~2_combout\,
	combout => \add_instance|LUT_FLUSH|Branch_addr~4_combout\);

-- Location: LABCELL_X77_Y39_N21
\add_instance|LUT_FLUSH|BA[6][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][2]~combout\ = ( \add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( \add_instance|pc_predictor|Mux13~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( \add_instance|pc_predictor|Mux13~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[6][2]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( \add_instance|LUT_FLUSH|BA[6][2]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][2]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][2]~combout\);

-- Location: LABCELL_X75_Y39_N39
\add_instance|LUT_FLUSH|BA[5][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][2]~combout\ = ( \add_instance|pc_predictor|Mux13~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) # (\add_instance|LUT_FLUSH|BA[5][2]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[5][2]~combout\ & !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][2]~combout\);

-- Location: LABCELL_X77_Y37_N18
\add_instance|LUT_FLUSH|BA[4][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][2]~combout\ = ( \add_instance|pc_predictor|Mux13~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) # (\add_instance|LUT_FLUSH|BA[4][2]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[4][2]~combout\ & !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][2]~combout\);

-- Location: LABCELL_X77_Y37_N3
\add_instance|LUT_FLUSH|BA[2][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][2]~combout\ = ( \add_instance|pc_predictor|Mux13~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][2]~combout\) # (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) ) # ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & \add_instance|LUT_FLUSH|BA[2][2]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][2]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][2]~combout\);

-- Location: LABCELL_X77_Y37_N36
\add_instance|LUT_FLUSH|BA[1][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][2]~combout\ = ( \add_instance|pc_predictor|Mux13~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][2]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][2]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][2]~combout\);

-- Location: LABCELL_X80_Y36_N9
\add_instance|LUT_FLUSH|BA[3][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][2]~combout\ = ( \add_instance|pc_predictor|Mux13~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][2]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][2]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][2]~combout\);

-- Location: LABCELL_X77_Y37_N48
\add_instance|LUT_FLUSH|BA[0][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][2]~combout\ = ( \add_instance|pc_predictor|Mux13~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][2]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux13~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][2]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][2]~combout\);

-- Location: MLABCELL_X82_Y39_N18
\add_instance|PC|Dout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~10_combout\ = ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[3][2]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[0][2]~combout\ ) ) ) # ( \add_instance|PC|Dout[3]~0_combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][2]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][2]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[2][2]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[1][2]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][2]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][2]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~10_combout\);

-- Location: MLABCELL_X82_Y39_N6
\add_instance|PC|Dout~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~11_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~10_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][2]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~10_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][2]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][2]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~10_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][2]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~10_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][2]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][2]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[6][2]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[5][2]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][2]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~10_combout\,
	combout => \add_instance|PC|Dout~11_combout\);

-- Location: MLABCELL_X82_Y39_N51
\add_instance|PC|Dout~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~12_combout\ = ( \add_instance|LUT_FLUSH|match~5_combout\ & ( (!\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & ((\add_instance|PC|Dout~11_combout\))) # (\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[7][2]~combout\)) ) ) # ( !\add_instance|LUT_FLUSH|match~5_combout\ & ( \add_instance|main_alu_1|Add0~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][2]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datac => \add_instance|PC|ALT_INV_Dout~11_combout\,
	datad => \add_instance|main_alu_1|ALT_INV_Add0~9_sumout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	combout => \add_instance|PC|Dout~12_combout\);

-- Location: FF_X82_Y39_N53
\add_instance|PC|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~12_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(2));

-- Location: LABCELL_X77_Y36_N6
\add_instance|main_alu_1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|main_alu_1|Add0~9_sumout\ = SUM(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(2)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~6\ ))
-- \add_instance|main_alu_1|Add0~10\ = CARRY(( (!\add_instance|LUT_FLUSH|Equal0~17_combout\ & (\add_instance|pc_predictor|Mux13~2_combout\)) # (\add_instance|LUT_FLUSH|Equal0~17_combout\ & ((\add_instance|PC|Dout\(2)))) ) + ( GND ) + ( 
-- \add_instance|main_alu_1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux13~2_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datad => \add_instance|PC|ALT_INV_Dout\(2),
	cin => \add_instance|main_alu_1|Add0~6\,
	sumout => \add_instance|main_alu_1|Add0~9_sumout\,
	cout => \add_instance|main_alu_1|Add0~10\);

-- Location: FF_X77_Y36_N8
\add_instance|IF_ID_pipe|pc_2_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~9_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(2));

-- Location: FF_X78_Y35_N25
\add_instance|ID_RR_pipe|pc_2_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(2),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(2));

-- Location: FF_X73_Y36_N56
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(2),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(2));

-- Location: LABCELL_X77_Y37_N51
\add_instance|pc_predictor|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux13~2_combout\ = ( \add_instance|main_alu|dest\(2) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(2))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[2]~13_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(2) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(2))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|Prio_mux_2|output[2]~13_combout\ & \add_instance|pc_predictor|Mux2~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000011010101010000001101010101111100110101010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(2),
	datab => \add_instance|Prio_mux_2|ALT_INV_output[2]~13_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(2),
	combout => \add_instance|pc_predictor|Mux13~2_combout\);

-- Location: FF_X77_Y36_N10
\add_instance|IF_ID_pipe|pc_2_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|main_alu_1|Add0~13_sumout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(3));

-- Location: FF_X78_Y36_N50
\add_instance|ID_RR_pipe|pc_2_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|IF_ID_pipe|pc_2_reg|Dout\(3),
	sclr => \add_instance|comb~1_combout\,
	sload => VCC,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(3));

-- Location: FF_X73_Y36_N8
\add_instance|RR_EXE_pipe|pc_2_reg|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|pc_2_reg|Dout\(3),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|pc_2_reg|Dout\(3));

-- Location: LABCELL_X77_Y37_N9
\add_instance|pc_predictor|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux12~2_combout\ = ( \add_instance|main_alu|dest\(3) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(3))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\) # (\add_instance|Prio_mux_2|output[3]~12_combout\)))) ) ) # ( !\add_instance|main_alu|dest\(3) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(3))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|Prio_mux_2|output[3]~12_combout\ & \add_instance|pc_predictor|Mux2~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000011010101010000001101010101111100110101010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(3),
	datab => \add_instance|Prio_mux_2|ALT_INV_output[3]~12_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(3),
	combout => \add_instance|pc_predictor|Mux12~2_combout\);

-- Location: MLABCELL_X82_Y35_N3
\add_instance|LUT_FLUSH|BA[7][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][3]~combout\ = ( \add_instance|pc_predictor|Mux12~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][3]~combout\) # (\add_instance|LUT_FLUSH|BA[7][0]~8_combout\) ) ) # ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ & \add_instance|LUT_FLUSH|BA[7][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][3]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][3]~combout\);

-- Location: LABCELL_X83_Y35_N36
\add_instance|LUT_FLUSH|BA[5][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][3]~combout\ = ( \add_instance|LUT_FLUSH|BA[5][3]~combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[5][3]~combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[5][0]~30_combout\ ) ) ) # ( \add_instance|LUT_FLUSH|BA[5][3]~combout\ & ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[5][3]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][3]~combout\);

-- Location: MLABCELL_X82_Y35_N6
\add_instance|LUT_FLUSH|BA[6][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][3]~combout\ = ( \add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[6][3]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( \add_instance|LUT_FLUSH|BA[6][3]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][3]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][3]~combout\);

-- Location: LABCELL_X77_Y37_N27
\add_instance|LUT_FLUSH|BA[4][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][3]~combout\ = ( \add_instance|pc_predictor|Mux12~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) # (\add_instance|LUT_FLUSH|BA[4][3]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[4][3]~combout\ & !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[4][3]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][3]~combout\);

-- Location: LABCELL_X80_Y35_N30
\add_instance|LUT_FLUSH|BA[3][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][3]~combout\ = ( \add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[3][3]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\ & ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( \add_instance|LUT_FLUSH|BA[3][3]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[3][3]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][3]~combout\);

-- Location: MLABCELL_X82_Y35_N27
\add_instance|LUT_FLUSH|BA[1][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][3]~combout\ = ( \add_instance|pc_predictor|Mux12~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][3]~combout\) # (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) ) # ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[1][0]~73_combout\ & \add_instance|LUT_FLUSH|BA[1][3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][3]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][3]~combout\);

-- Location: LABCELL_X77_Y37_N6
\add_instance|LUT_FLUSH|BA[0][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][3]~combout\ = ( \add_instance|pc_predictor|Mux12~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][3]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][3]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][3]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][3]~combout\);

-- Location: LABCELL_X77_Y39_N12
\add_instance|LUT_FLUSH|BA[2][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][3]~combout\ = ( \add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[2][3]~combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & ( !\add_instance|pc_predictor|Mux12~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][3]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][3]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][3]~combout\);

-- Location: MLABCELL_X82_Y35_N12
\add_instance|PC|Dout~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~13_combout\ = ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[3][3]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|PC|Dout[3]~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[0][3]~combout\ ) ) ) # ( \add_instance|PC|Dout[3]~0_combout\ & ( !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[2][3]~combout\ ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( 
-- !\add_instance|PC|Dout[3]~2_combout\ & ( \add_instance|LUT_FLUSH|BA[1][3]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[3][3]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[1][3]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][3]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][3]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	combout => \add_instance|PC|Dout~13_combout\);

-- Location: MLABCELL_X82_Y35_N54
\add_instance|PC|Dout~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~14_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~13_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][3]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~13_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][3]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][3]~combout\)) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~13_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][3]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~13_combout\ & ( 
-- (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][3]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][3]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][3]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][3]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][3]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~13_combout\,
	combout => \add_instance|PC|Dout~14_combout\);

-- Location: MLABCELL_X82_Y35_N24
\add_instance|PC|Dout~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~15_combout\ = ( \add_instance|LUT_FLUSH|match~5_combout\ & ( (!\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & ((\add_instance|PC|Dout~14_combout\))) # (\add_instance|LUT_FLUSH|Branch_addr~4_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[7][3]~combout\)) ) ) # ( !\add_instance|LUT_FLUSH|match~5_combout\ & ( \add_instance|main_alu_1|Add0~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][3]~combout\,
	datab => \add_instance|main_alu_1|ALT_INV_Add0~13_sumout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datad => \add_instance|PC|ALT_INV_Dout~14_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	combout => \add_instance|PC|Dout~15_combout\);

-- Location: FF_X82_Y35_N26
\add_instance|PC|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~15_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(3));

-- Location: MLABCELL_X84_Y36_N54
\add_instance|pc_IF[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[3]~3_combout\ = ( \add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|PC|Dout\(3) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|pc_predictor|Mux12~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|PC|ALT_INV_Dout\(3),
	datad => \add_instance|pc_predictor|ALT_INV_Mux12~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	combout => \add_instance|pc_IF[3]~3_combout\);

-- Location: LABCELL_X85_Y36_N39
\add_instance|code_mem|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux2~0_combout\ = ( !\add_instance|pc_IF[0]~0_combout\ & ( !\add_instance|pc_IF[4]~4_combout\ & ( (!\add_instance|pc_IF[1]~1_combout\ & (!\add_instance|pc_IF[3]~3_combout\ $ (\add_instance|pc_IF[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[3]~3_combout\,
	datac => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datad => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	datae => \add_instance|ALT_INV_pc_IF[0]~0_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	combout => \add_instance|code_mem|Mux2~0_combout\);

-- Location: FF_X85_Y36_N41
\add_instance|IF_ID_pipe|inst_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux2~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(13));

-- Location: LABCELL_X80_Y35_N12
\add_instance|ID_RR_pipe|inst_reg|Dout[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|ID_RR_pipe|inst_reg|Dout[13]~feeder_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	combout => \add_instance|ID_RR_pipe|inst_reg|Dout[13]~feeder_combout\);

-- Location: FF_X80_Y35_N14
\add_instance|ID_RR_pipe|inst_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|ID_RR_pipe|inst_reg|Dout[13]~feeder_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|inst_reg|Dout\(13));

-- Location: FF_X77_Y35_N53
\add_instance|RR_EXE_pipe|inst_reg|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|inst_reg|Dout\(13),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|inst_reg|Dout\(13));

-- Location: MLABCELL_X78_Y37_N57
\add_instance|pc_predictor|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux2~9_combout\ = ( \add_instance|pc_predictor|Mux2~6_combout\ & ( \add_instance|pc_predictor|Mux2~7_combout\ ) ) # ( !\add_instance|pc_predictor|Mux2~6_combout\ & ( (\add_instance|pc_predictor|Mux2~7_combout\ & 
-- ((\add_instance|RR_EXE_pipe|inst_reg|Dout\(12)) # (\add_instance|RR_EXE_pipe|inst_reg|Dout\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(13),
	datac => \add_instance|RR_EXE_pipe|inst_reg|ALT_INV_Dout\(12),
	datad => \add_instance|pc_predictor|ALT_INV_Mux2~7_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux2~6_combout\,
	combout => \add_instance|pc_predictor|Mux2~9_combout\);

-- Location: LABCELL_X79_Y37_N21
\add_instance|pc_predictor|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_predictor|Mux0~0_combout\ = ( \add_instance|main_alu|dest\(15) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(15))))) # (\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (((!\add_instance|pc_predictor|Mux2~8_combout\)) # (\add_instance|Prio_mux_2|output[15]~0_combout\))) ) ) # ( !\add_instance|main_alu|dest\(15) & ( (!\add_instance|pc_predictor|Mux2~9_combout\ & (((\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(15))))) # 
-- (\add_instance|pc_predictor|Mux2~9_combout\ & (\add_instance|Prio_mux_2|output[15]~0_combout\ & (\add_instance|pc_predictor|Mux2~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101010001111110110101000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datab => \add_instance|Prio_mux_2|ALT_INV_output[15]~0_combout\,
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|main_alu|ALT_INV_dest\(15),
	combout => \add_instance|pc_predictor|Mux0~0_combout\);

-- Location: LABCELL_X79_Y37_N3
\add_instance|LUT_FLUSH|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~11_combout\ = ( \add_instance|pc_predictor|Mux2~9_combout\ & ( \add_instance|Prio_mux_2|output[13]~2_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(13) $ (((!\add_instance|pc_predictor|Mux2~8_combout\ & 
-- !\add_instance|main_alu|dest\(13)))) ) ) ) # ( !\add_instance|pc_predictor|Mux2~9_combout\ & ( \add_instance|Prio_mux_2|output[13]~2_combout\ & ( !\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(13) $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(13)) ) ) ) # ( 
-- \add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|Prio_mux_2|output[13]~2_combout\ & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(13) $ (((!\add_instance|main_alu|dest\(13)) # (\add_instance|pc_predictor|Mux2~8_combout\))) ) ) ) # ( 
-- !\add_instance|pc_predictor|Mux2~9_combout\ & ( !\add_instance|Prio_mux_2|output[13]~2_combout\ & ( !\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(13) $ (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010000011001111001101010101101010100011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(13),
	datab => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datac => \add_instance|main_alu|ALT_INV_dest\(13),
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(13),
	datae => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	dataf => \add_instance|Prio_mux_2|ALT_INV_output[13]~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~11_combout\);

-- Location: LABCELL_X79_Y37_N33
\add_instance|LUT_FLUSH|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~10_combout\ = ( \add_instance|Prio_mux_2|output[12]~3_combout\ & ( \add_instance|main_alu|dest\(12) & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(12) $ (((!\add_instance|pc_predictor|Mux2~9_combout\ & 
-- !\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12)))) ) ) ) # ( !\add_instance|Prio_mux_2|output[12]~3_combout\ & ( \add_instance|main_alu|dest\(12) & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(12) $ (((!\add_instance|pc_predictor|Mux2~9_combout\ & 
-- (!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12))) # (\add_instance|pc_predictor|Mux2~9_combout\ & ((\add_instance|pc_predictor|Mux2~8_combout\))))) ) ) ) # ( \add_instance|Prio_mux_2|output[12]~3_combout\ & ( !\add_instance|main_alu|dest\(12) & ( 
-- !\add_instance|RR_EXE_pipe|pc_reg|Dout\(12) $ (((!\add_instance|pc_predictor|Mux2~9_combout\ & (!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12))) # (\add_instance|pc_predictor|Mux2~9_combout\ & ((!\add_instance|pc_predictor|Mux2~8_combout\))))) ) ) ) # ( 
-- !\add_instance|Prio_mux_2|output[12]~3_combout\ & ( !\add_instance|main_alu|dest\(12) & ( !\add_instance|RR_EXE_pipe|pc_reg|Dout\(12) $ (((!\add_instance|RR_EXE_pipe|pc_2_reg|Dout\(12)) # (\add_instance|pc_predictor|Mux2~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011011101001001111101100001110010100011010111011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux2~9_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_2_reg|ALT_INV_Dout\(12),
	datac => \add_instance|pc_predictor|ALT_INV_Mux2~8_combout\,
	datad => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(12),
	datae => \add_instance|Prio_mux_2|ALT_INV_output[12]~3_combout\,
	dataf => \add_instance|main_alu|ALT_INV_dest\(12),
	combout => \add_instance|LUT_FLUSH|Equal0~10_combout\);

-- Location: LABCELL_X79_Y37_N54
\add_instance|LUT_FLUSH|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~12_combout\ = ( !\add_instance|LUT_FLUSH|Equal0~11_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~10_combout\ & ( (!\add_instance|pc_predictor|Mux0~0_combout\ & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(15) & 
-- (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(14) $ (\add_instance|pc_predictor|Mux1~0_combout\)))) # (\add_instance|pc_predictor|Mux0~0_combout\ & (\add_instance|RR_EXE_pipe|pc_reg|Dout\(15) & (!\add_instance|RR_EXE_pipe|pc_reg|Dout\(14) $ 
-- (\add_instance|pc_predictor|Mux1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|pc_predictor|ALT_INV_Mux0~0_combout\,
	datab => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(15),
	datac => \add_instance|RR_EXE_pipe|pc_reg|ALT_INV_Dout\(14),
	datad => \add_instance|pc_predictor|ALT_INV_Mux1~0_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~11_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~10_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~12_combout\);

-- Location: LABCELL_X77_Y36_N54
\add_instance|LUT_FLUSH|Equal0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|Equal0~17_combout\ = ( \add_instance|LUT_FLUSH|Equal0~1_combout\ & ( \add_instance|LUT_FLUSH|Equal0~2_combout\ & ( (\add_instance|LUT_FLUSH|Equal0~12_combout\ & (\add_instance|LUT_FLUSH|Equal0~0_combout\ & 
-- \add_instance|LUT_FLUSH|Equal0~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_Equal0~12_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~0_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_Equal0~9_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_Equal0~1_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~2_combout\,
	combout => \add_instance|LUT_FLUSH|Equal0~17_combout\);

-- Location: LABCELL_X83_Y39_N27
\add_instance|LUT_FLUSH|CA[7][15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][15]~0_combout\ = ( \add_instance|LUT_FLUSH|process_0~1_combout\ & ( (((!\add_instance|LUT_FLUSH|v\(5)) # (!\add_instance|LUT_FLUSH|v\(6))) # (\add_instance|LUT_FLUSH|Equal0~17_combout\)) # (\add_instance|LUT_FLUSH|v\(7)) ) ) 
-- # ( !\add_instance|LUT_FLUSH|process_0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(7),
	datab => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	datad => \add_instance|LUT_FLUSH|ALT_INV_v\(6),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_process_0~1_combout\,
	combout => \add_instance|LUT_FLUSH|CA[7][15]~0_combout\);

-- Location: LABCELL_X83_Y37_N51
\add_instance|LUT_FLUSH|CA[7][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|CA[7][11]~combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( (!\add_instance|LUT_FLUSH|CA[7][15]~0_combout\) # (\add_instance|LUT_FLUSH|CA[7][11]~combout\) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11) & ( 
-- (\add_instance|LUT_FLUSH|CA[7][11]~combout\ & \add_instance|LUT_FLUSH|CA[7][15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][11]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~0_combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	combout => \add_instance|LUT_FLUSH|CA[7][11]~combout\);

-- Location: MLABCELL_X84_Y37_N12
\add_instance|LUT_FLUSH|BA[7][0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~3_combout\ = ( \add_instance|LUT_FLUSH|CA[7][12]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & (!\add_instance|LUT_FLUSH|CA[7][11]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11)))) ) ) # ( 
-- !\add_instance|LUT_FLUSH|CA[7][12]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(12) & (!\add_instance|LUT_FLUSH|CA[7][11]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][11]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(12),
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(11),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][12]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][0]~3_combout\);

-- Location: LABCELL_X81_Y40_N51
\add_instance|LUT_FLUSH|BA[7][0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~6_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (\add_instance|LUT_FLUSH|v\(7) & (\add_instance|LUT_FLUSH|CA[7][1]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][0]~combout\ $ 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0))))) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(1) & ( (\add_instance|LUT_FLUSH|v\(7) & (!\add_instance|LUT_FLUSH|CA[7][1]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][0]~combout\ $ 
-- (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100000000001000010000000000000000001000010000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][0]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(7),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(0),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][1]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(1),
	combout => \add_instance|LUT_FLUSH|BA[7][0]~6_combout\);

-- Location: LABCELL_X80_Y40_N51
\add_instance|LUT_FLUSH|BA[7][0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~5_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (\add_instance|LUT_FLUSH|CA[7][6]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[7][5]~combout\))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(6) & ( (!\add_instance|LUT_FLUSH|CA[7][6]~combout\ & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(5) $ (\add_instance|LUT_FLUSH|CA[7][5]~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][5]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][6]~combout\,
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(6),
	combout => \add_instance|LUT_FLUSH|BA[7][0]~5_combout\);

-- Location: MLABCELL_X84_Y37_N36
\add_instance|LUT_FLUSH|BA[7][0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~4_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (\add_instance|LUT_FLUSH|CA[7][9]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][8]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(9) & ( (!\add_instance|LUT_FLUSH|CA[7][9]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][8]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001000100100010000100010000100010000100010010001000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][8]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[7][9]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(8),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(9),
	combout => \add_instance|LUT_FLUSH|BA[7][0]~4_combout\);

-- Location: MLABCELL_X84_Y40_N36
\add_instance|LUT_FLUSH|BA[7][0]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~86_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (\add_instance|LUT_FLUSH|CA[7][13]~combout\ & (\add_instance|LUT_FLUSH|CA[7][2]~combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[7][3]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3))))) ) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (\add_instance|LUT_FLUSH|CA[7][13]~combout\ & 
-- (!\add_instance|LUT_FLUSH|CA[7][2]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][3]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3))))) ) ) ) # ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( 
-- (!\add_instance|LUT_FLUSH|CA[7][13]~combout\ & (\add_instance|LUT_FLUSH|CA[7][2]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][3]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3))))) ) ) ) # ( !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(2) & ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(13) & ( (!\add_instance|LUT_FLUSH|CA[7][13]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][2]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][3]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000000000001000001001000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_CA[7][13]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[7][3]~combout\,
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(3),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][2]~combout\,
	datae => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(2),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(13),
	combout => \add_instance|LUT_FLUSH|BA[7][0]~86_combout\);

-- Location: MLABCELL_X84_Y40_N42
\add_instance|LUT_FLUSH|BA[7][0]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~85_combout\ = ( \add_instance|LUT_FLUSH|CA[7][4]~combout\ & ( \add_instance|LUT_FLUSH|CA[7][7]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & 
-- (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) $ (\add_instance|LUT_FLUSH|CA[7][10]~combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][4]~combout\ & ( \add_instance|LUT_FLUSH|CA[7][7]~combout\ & ( (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & 
-- (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) $ (\add_instance|LUT_FLUSH|CA[7][10]~combout\)))) ) ) ) # ( \add_instance|LUT_FLUSH|CA[7][4]~combout\ & ( !\add_instance|LUT_FLUSH|CA[7][7]~combout\ & ( 
-- (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) $ (\add_instance|LUT_FLUSH|CA[7][10]~combout\)))) ) ) ) # ( !\add_instance|LUT_FLUSH|CA[7][4]~combout\ & ( 
-- !\add_instance|LUT_FLUSH|CA[7][7]~combout\ & ( (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(7) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(4) & (!\add_instance|EXE_MEM_pipe|pc_reg|Dout\(10) $ (\add_instance|LUT_FLUSH|CA[7][10]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(7),
	datab => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(10),
	datac => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(4),
	datad => \add_instance|LUT_FLUSH|ALT_INV_CA[7][10]~combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_CA[7][4]~combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_CA[7][7]~combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][0]~85_combout\);

-- Location: MLABCELL_X84_Y40_N0
\add_instance|LUT_FLUSH|BA[7][0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~7_combout\ = ( \add_instance|LUT_FLUSH|BA[7][0]~86_combout\ & ( \add_instance|LUT_FLUSH|BA[7][0]~85_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~3_combout\ & (\add_instance|LUT_FLUSH|BA[7][0]~6_combout\ & 
-- (\add_instance|LUT_FLUSH|BA[7][0]~5_combout\ & \add_instance|LUT_FLUSH|BA[7][0]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~3_combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~6_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~5_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~4_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~86_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~85_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][0]~7_combout\);

-- Location: LABCELL_X83_Y39_N0
\add_instance|LUT_FLUSH|BA[7][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~0_combout\ = ( \add_instance|LUT_FLUSH|process_0~1_combout\ & ( (\add_instance|LUT_FLUSH|v\(6) & (\add_instance|LUT_FLUSH|v\(5) & !\add_instance|LUT_FLUSH|v\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_v\(6),
	datab => \add_instance|LUT_FLUSH|ALT_INV_v\(5),
	datac => \add_instance|LUT_FLUSH|ALT_INV_v\(7),
	dataf => \add_instance|LUT_FLUSH|ALT_INV_process_0~1_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][0]~0_combout\);

-- Location: LABCELL_X79_Y36_N30
\add_instance|LUT_FLUSH|BA[7][0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~2_combout\ = ( \add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (\add_instance|LUT_FLUSH|CA[7][14]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][15]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15)))) ) ) # ( 
-- !\add_instance|EXE_MEM_pipe|pc_reg|Dout\(14) & ( (!\add_instance|LUT_FLUSH|CA[7][14]~combout\ & (!\add_instance|LUT_FLUSH|CA[7][15]~combout\ $ (\add_instance|EXE_MEM_pipe|pc_reg|Dout\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|LUT_FLUSH|ALT_INV_CA[7][14]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_CA[7][15]~combout\,
	datad => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(15),
	dataf => \add_instance|EXE_MEM_pipe|pc_reg|ALT_INV_Dout\(14),
	combout => \add_instance|LUT_FLUSH|BA[7][0]~2_combout\);

-- Location: MLABCELL_X78_Y35_N12
\add_instance|LUT_FLUSH|BA[7][0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ = ( \add_instance|LUT_FLUSH|BA[7][0]~0_combout\ & ( \add_instance|LUT_FLUSH|BA[7][0]~2_combout\ & ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ ) ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~0_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[7][0]~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[7][0]~7_combout\ & !\add_instance|LUT_FLUSH|Equal0~17_combout\) ) ) ) # ( \add_instance|LUT_FLUSH|BA[7][0]~0_combout\ & ( !\add_instance|LUT_FLUSH|BA[7][0]~2_combout\ & ( 
-- !\add_instance|LUT_FLUSH|Equal0~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000001111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~7_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][0]~8_combout\);

-- Location: MLABCELL_X78_Y35_N45
\add_instance|LUT_FLUSH|BA[7][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[7][0]~combout\ = ( \add_instance|LUT_FLUSH|BA[7][0]~combout\ & ( \add_instance|pc_predictor|Mux15~2_combout\ ) ) # ( !\add_instance|LUT_FLUSH|BA[7][0]~combout\ & ( \add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- \add_instance|LUT_FLUSH|BA[7][0]~8_combout\ ) ) ) # ( \add_instance|LUT_FLUSH|BA[7][0]~combout\ & ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( !\add_instance|LUT_FLUSH|BA[7][0]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~8_combout\,
	datae => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[7][0]~combout\);

-- Location: MLABCELL_X82_Y39_N57
\add_instance|LUT_FLUSH|BA[5][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[5][0]~combout\ = ( \add_instance|pc_predictor|Mux15~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[5][0]~combout\) # (\add_instance|LUT_FLUSH|BA[5][0]~30_combout\) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[5][0]~30_combout\ & \add_instance|LUT_FLUSH|BA[5][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~30_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[5][0]~combout\);

-- Location: MLABCELL_X82_Y39_N54
\add_instance|LUT_FLUSH|BA[6][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[6][0]~combout\ = ( \add_instance|pc_predictor|Mux15~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~combout\) # (\add_instance|LUT_FLUSH|BA[6][0]~19_combout\) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[6][0]~19_combout\ & \add_instance|LUT_FLUSH|BA[6][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~19_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[6][0]~combout\);

-- Location: MLABCELL_X78_Y39_N18
\add_instance|LUT_FLUSH|BA[4][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[4][0]~combout\ = ( \add_instance|pc_predictor|Mux15~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) # (\add_instance|LUT_FLUSH|BA[4][0]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[4][0]~combout\ & !\add_instance|LUT_FLUSH|BA[4][0]~84_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~84_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[4][0]~combout\);

-- Location: MLABCELL_X78_Y39_N48
\add_instance|LUT_FLUSH|BA[1][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[1][0]~combout\ = ( \add_instance|pc_predictor|Mux15~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) # (\add_instance|LUT_FLUSH|BA[1][0]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[1][0]~combout\ & !\add_instance|LUT_FLUSH|BA[1][0]~73_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~73_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[1][0]~combout\);

-- Location: MLABCELL_X78_Y39_N6
\add_instance|LUT_FLUSH|BA[0][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[0][0]~combout\ = ( \add_instance|pc_predictor|Mux15~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) # (\add_instance|LUT_FLUSH|BA[0][0]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[0][0]~combout\ & !\add_instance|LUT_FLUSH|BA[0][0]~62_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~62_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[0][0]~combout\);

-- Location: MLABCELL_X78_Y39_N27
\add_instance|LUT_FLUSH|BA[2][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[2][0]~combout\ = ( \add_instance|pc_predictor|Mux15~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~combout\) # (\add_instance|LUT_FLUSH|BA[2][0]~52_combout\) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- (!\add_instance|LUT_FLUSH|BA[2][0]~52_combout\ & \add_instance|LUT_FLUSH|BA[2][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~52_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[2][0]~combout\);

-- Location: LABCELL_X81_Y39_N57
\add_instance|LUT_FLUSH|BA[3][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|LUT_FLUSH|BA[3][0]~combout\ = ( \add_instance|pc_predictor|Mux15~2_combout\ & ( (\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) # (\add_instance|LUT_FLUSH|BA[3][0]~combout\) ) ) # ( !\add_instance|pc_predictor|Mux15~2_combout\ & ( 
-- (\add_instance|LUT_FLUSH|BA[3][0]~combout\ & !\add_instance|LUT_FLUSH|BA[3][0]~41_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~41_combout\,
	dataf => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	combout => \add_instance|LUT_FLUSH|BA[3][0]~combout\);

-- Location: MLABCELL_X82_Y39_N24
\add_instance|PC|Dout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~3_combout\ = ( \add_instance|PC|Dout[3]~0_combout\ & ( \add_instance|LUT_FLUSH|BA[3][0]~combout\ & ( (\add_instance|PC|Dout[3]~2_combout\) # (\add_instance|LUT_FLUSH|BA[2][0]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & 
-- ( \add_instance|LUT_FLUSH|BA[3][0]~combout\ & ( (!\add_instance|PC|Dout[3]~2_combout\ & (\add_instance|LUT_FLUSH|BA[1][0]~combout\)) # (\add_instance|PC|Dout[3]~2_combout\ & ((\add_instance|LUT_FLUSH|BA[0][0]~combout\))) ) ) ) # ( 
-- \add_instance|PC|Dout[3]~0_combout\ & ( !\add_instance|LUT_FLUSH|BA[3][0]~combout\ & ( (\add_instance|LUT_FLUSH|BA[2][0]~combout\ & !\add_instance|PC|Dout[3]~2_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~0_combout\ & ( 
-- !\add_instance|LUT_FLUSH|BA[3][0]~combout\ & ( (!\add_instance|PC|Dout[3]~2_combout\ & (\add_instance|LUT_FLUSH|BA[1][0]~combout\)) # (\add_instance|PC|Dout[3]~2_combout\ & ((\add_instance|LUT_FLUSH|BA[0][0]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[1][0]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[0][0]~combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_BA[2][0]~combout\,
	datad => \add_instance|PC|ALT_INV_Dout[3]~2_combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~0_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_BA[3][0]~combout\,
	combout => \add_instance|PC|Dout~3_combout\);

-- Location: MLABCELL_X82_Y39_N12
\add_instance|PC|Dout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~5_combout\ = ( \add_instance|PC|Dout[3]~4_combout\ & ( \add_instance|PC|Dout~3_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\) # (\add_instance|LUT_FLUSH|BA[6][0]~combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( 
-- \add_instance|PC|Dout~3_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & ((\add_instance|LUT_FLUSH|BA[4][0]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][0]~combout\)) ) ) ) # ( \add_instance|PC|Dout[3]~4_combout\ 
-- & ( !\add_instance|PC|Dout~3_combout\ & ( (\add_instance|LUT_FLUSH|BA[6][0]~combout\ & \add_instance|PC|Dout[3]~1_combout\) ) ) ) # ( !\add_instance|PC|Dout[3]~4_combout\ & ( !\add_instance|PC|Dout~3_combout\ & ( (!\add_instance|PC|Dout[3]~1_combout\ & 
-- ((\add_instance|LUT_FLUSH|BA[4][0]~combout\))) # (\add_instance|PC|Dout[3]~1_combout\ & (\add_instance|LUT_FLUSH|BA[5][0]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[5][0]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_BA[6][0]~combout\,
	datac => \add_instance|PC|ALT_INV_Dout[3]~1_combout\,
	datad => \add_instance|LUT_FLUSH|ALT_INV_BA[4][0]~combout\,
	datae => \add_instance|PC|ALT_INV_Dout[3]~4_combout\,
	dataf => \add_instance|PC|ALT_INV_Dout~3_combout\,
	combout => \add_instance|PC|Dout~5_combout\);

-- Location: MLABCELL_X82_Y39_N0
\add_instance|PC|Dout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|PC|Dout~6_combout\ = ( \add_instance|PC|Dout~5_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~1_sumout\)))) # (\add_instance|LUT_FLUSH|match~5_combout\ & 
-- (((!\add_instance|LUT_FLUSH|Branch_addr~4_combout\)) # (\add_instance|LUT_FLUSH|BA[7][0]~combout\))) ) ) # ( !\add_instance|PC|Dout~5_combout\ & ( (!\add_instance|LUT_FLUSH|match~5_combout\ & (((\add_instance|main_alu_1|Add0~1_sumout\)))) # 
-- (\add_instance|LUT_FLUSH|match~5_combout\ & (\add_instance|LUT_FLUSH|BA[7][0]~combout\ & (\add_instance|LUT_FLUSH|Branch_addr~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000000011111000100001101111111010000110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|LUT_FLUSH|ALT_INV_BA[7][0]~combout\,
	datab => \add_instance|LUT_FLUSH|ALT_INV_Branch_addr~4_combout\,
	datac => \add_instance|LUT_FLUSH|ALT_INV_match~5_combout\,
	datad => \add_instance|main_alu_1|ALT_INV_Add0~1_sumout\,
	dataf => \add_instance|PC|ALT_INV_Dout~5_combout\,
	combout => \add_instance|PC|Dout~6_combout\);

-- Location: FF_X82_Y39_N2
\add_instance|PC|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|PC|Dout~6_combout\,
	sclr => \input_vector[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|PC|Dout\(0));

-- Location: MLABCELL_X84_Y36_N12
\add_instance|pc_IF[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|pc_IF[0]~0_combout\ = ( \add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|PC|Dout\(0) ) ) # ( !\add_instance|LUT_FLUSH|Equal0~17_combout\ & ( \add_instance|pc_predictor|Mux15~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|PC|ALT_INV_Dout\(0),
	datad => \add_instance|pc_predictor|ALT_INV_Mux15~2_combout\,
	dataf => \add_instance|LUT_FLUSH|ALT_INV_Equal0~17_combout\,
	combout => \add_instance|pc_IF[0]~0_combout\);

-- Location: LABCELL_X85_Y36_N48
\add_instance|code_mem|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|code_mem|Mux1~0_combout\ = ( !\add_instance|pc_IF[4]~4_combout\ & ( (!\add_instance|pc_IF[3]~3_combout\ & (!\add_instance|pc_IF[2]~2_combout\ & ((!\add_instance|pc_IF[0]~0_combout\) # (\add_instance|pc_IF[1]~1_combout\)))) # 
-- (\add_instance|pc_IF[3]~3_combout\ & (\add_instance|pc_IF[0]~0_combout\ & (!\add_instance|pc_IF[1]~1_combout\ & \add_instance|pc_IF[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000000100101100000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|ALT_INV_pc_IF[0]~0_combout\,
	datab => \add_instance|ALT_INV_pc_IF[1]~1_combout\,
	datac => \add_instance|ALT_INV_pc_IF[3]~3_combout\,
	datad => \add_instance|ALT_INV_pc_IF[2]~2_combout\,
	dataf => \add_instance|ALT_INV_pc_IF[4]~4_combout\,
	combout => \add_instance|code_mem|Mux1~0_combout\);

-- Location: FF_X85_Y36_N50
\add_instance|IF_ID_pipe|inst_reg|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|code_mem|Mux1~0_combout\,
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|IF_ID_pipe|inst_reg|Dout\(14));

-- Location: MLABCELL_X84_Y36_N0
\add_instance|id|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux18~0_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(15) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(14) & \add_instance|IF_ID_pipe|inst_reg|Dout\(13)) ) ) # ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & ( 
-- (\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & (!\add_instance|IF_ID_pipe|inst_reg|Dout\(14) $ (!\add_instance|IF_ID_pipe|inst_reg|Dout\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	combout => \add_instance|id|Mux18~0_combout\);

-- Location: LABCELL_X85_Y36_N18
\add_instance|id|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux10~0_combout\ = ( \add_instance|IF_ID_pipe|inst_reg|Dout\(10) & ( \add_instance|IF_ID_pipe|inst_reg|Dout\(6) & ( (!\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & ((!\add_instance|IF_ID_pipe|inst_reg|Dout\(15)) # 
-- ((\add_instance|IF_ID_pipe|inst_reg|Dout\(13))))) # (\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & (((\add_instance|IF_ID_pipe|inst_reg|Dout\(14) & \add_instance|IF_ID_pipe|inst_reg|Dout\(13))))) ) ) ) # ( !\add_instance|IF_ID_pipe|inst_reg|Dout\(10) & ( 
-- \add_instance|IF_ID_pipe|inst_reg|Dout\(6) & ( (!\add_instance|IF_ID_pipe|inst_reg|Dout\(12) & (!\add_instance|IF_ID_pipe|inst_reg|Dout\(15) & !\add_instance|IF_ID_pipe|inst_reg|Dout\(13))) ) ) ) # ( \add_instance|IF_ID_pipe|inst_reg|Dout\(10) & ( 
-- !\add_instance|IF_ID_pipe|inst_reg|Dout\(6) & ( (\add_instance|IF_ID_pipe|inst_reg|Dout\(13) & ((!\add_instance|IF_ID_pipe|inst_reg|Dout\(12)) # (\add_instance|IF_ID_pipe|inst_reg|Dout\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010111110001000000000001000100010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(12),
	datab => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(15),
	datac => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(14),
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(13),
	datae => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(10),
	dataf => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(6),
	combout => \add_instance|id|Mux10~0_combout\);

-- Location: LABCELL_X85_Y36_N42
\add_instance|id|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|Mux10~1_combout\ = ( \add_instance|id|Mux10~0_combout\ & ( (!\add_instance|id|Mux11~0_combout\) # (\add_instance|IF_ID_pipe|inst_reg|Dout\(3)) ) ) # ( !\add_instance|id|Mux10~0_combout\ & ( (!\add_instance|id|Mux11~0_combout\ & 
-- (\add_instance|id|Mux11~1_combout\)) # (\add_instance|id|Mux11~0_combout\ & ((\add_instance|IF_ID_pipe|inst_reg|Dout\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|id|ALT_INV_Mux11~0_combout\,
	datac => \add_instance|id|ALT_INV_Mux11~1_combout\,
	datad => \add_instance|IF_ID_pipe|inst_reg|ALT_INV_Dout\(3),
	dataf => \add_instance|id|ALT_INV_Mux10~0_combout\,
	combout => \add_instance|id|Mux10~1_combout\);

-- Location: LABCELL_X85_Y36_N30
\add_instance|id|AD3[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|id|AD3\(0) = ( \add_instance|id|Mux10~1_combout\ & ( (!\add_instance|id|Mux18~0_combout\) # (\add_instance|id|AD3\(0)) ) ) # ( !\add_instance|id|Mux10~1_combout\ & ( (\add_instance|id|AD3\(0) & \add_instance|id|Mux18~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add_instance|id|ALT_INV_AD3\(0),
	datad => \add_instance|id|ALT_INV_Mux18~0_combout\,
	dataf => \add_instance|id|ALT_INV_Mux10~1_combout\,
	combout => \add_instance|id|AD3\(0));

-- Location: FF_X85_Y36_N32
\add_instance|ID_RR_pipe|AD3_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	d => \add_instance|id|AD3\(0),
	sclr => \add_instance|comb~1_combout\,
	ena => \add_instance|ID_RR_pipe|pc_reg|Dout[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|ID_RR_pipe|AD3_reg|Dout\(0));

-- Location: FF_X75_Y36_N23
\add_instance|RR_EXE_pipe|AD3_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|ID_RR_pipe|AD3_reg|Dout\(0),
	sclr => \add_instance|comb~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|RR_EXE_pipe|AD3_reg|Dout\(0));

-- Location: FF_X74_Y37_N56
\add_instance|EXE_MEM_pipe|AD3_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|RR_EXE_pipe|AD3_reg|Dout\(0),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(0));

-- Location: FF_X74_Y37_N47
\add_instance|p_mem_wb|AD3_reg|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \input_vector[0]~inputCLKENA0_outclk\,
	asdata => \add_instance|EXE_MEM_pipe|AD3_reg|Dout\(0),
	sclr => \input_vector[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add_instance|p_mem_wb|AD3_reg|Dout\(0));

-- Location: LABCELL_X74_Y37_N30
\add_instance|RF|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|Decoder0~0_combout\ = ( !\add_instance|p_mem_wb|AD3_reg|Dout\(2) & ( (!\add_instance|p_mem_wb|AD3_reg|Dout\(0) & (\add_instance|p_mem_wb|wb_cont|Dout~q\ & !\add_instance|p_mem_wb|AD3_reg|Dout\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(0),
	datac => \add_instance|p_mem_wb|wb_cont|ALT_INV_Dout~q\,
	datad => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(1),
	dataf => \add_instance|p_mem_wb|AD3_reg|ALT_INV_Dout\(2),
	combout => \add_instance|RF|Decoder0~0_combout\);

-- Location: MLABCELL_X72_Y39_N30
\add_instance|RF|registers[0][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \add_instance|RF|registers[0][0]~combout\ = ( \add_instance|cls|Mux15~1_combout\ & ( ((\input_vector[1]~input_o\) # (\add_instance|RF|Decoder0~0_combout\)) # (\add_instance|RF|registers[0][0]~combout\) ) ) # ( !\add_instance|cls|Mux15~1_combout\ & ( 
-- ((\add_instance|RF|registers[0][0]~combout\ & !\add_instance|RF|Decoder0~0_combout\)) # (\input_vector[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add_instance|RF|ALT_INV_registers[0][0]~combout\,
	datac => \add_instance|RF|ALT_INV_Decoder0~0_combout\,
	datad => \ALT_INV_input_vector[1]~input_o\,
	dataf => \add_instance|cls|ALT_INV_Mux15~1_combout\,
	combout => \add_instance|RF|registers[0][0]~combout\);

-- Location: MLABCELL_X39_Y27_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


