Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Dec 10 01:23:05 2018
| Host         : DESKTOP-QA2Q75J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.086     -320.141                     85                 2162        0.105        0.000                      0                 2162        2.867        0.000                       0                   776  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
nolabel_line53/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0         {0.000 20.000}       40.000          25.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line53/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              -7.055     -211.053                     72                  731        0.138        0.000                      0                  731        2.867        0.000                       0                   132  
  clkfbout_clk_wiz_0                                                                                                                                                          37.845        0.000                       0                     3  
sys_clk_pin                        2.135        0.000                      0                 1431        0.105        0.000                      0                 1431        4.500        0.000                       0                   640  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -9.086     -180.549                     25                   25        0.791        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line53/inst/clk_in1
  To Clock:  nolabel_line53/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line53/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line53/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           72  Failing Endpoints,  Worst Slack       -7.055ns,  Total Violation     -211.053ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.055ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.557ns  (logic 4.773ns (35.208%)  route 8.784ns (64.792%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 8.237 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 r  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.842    11.864    nolabel_line68/x_counter_reg[11]
    SLICE_X7Y125         LUT6 (Prop_lut6_I4_O)        0.328    12.192 r  nolabel_line68/vga[7]_i_62/O
                         net (fo=1, routed)           0.749    12.940    nolabel_line68/vga[7]_i_62_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I1_O)        0.124    13.064 r  nolabel_line68/vga[7]_i_15/O
                         net (fo=1, routed)           0.806    13.870    nolabel_line68/vga1514_out
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.124    13.994 r  nolabel_line68/vga[7]_i_4/O
                         net (fo=1, routed)           0.797    14.791    nolabel_line68/vga[7]_i_4_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I1_O)        0.124    14.915 r  nolabel_line68/vga[7]_i_2/O
                         net (fo=2, routed)           0.166    15.081    nolabel_line55/nolabel_line46/snake_piece_is_display_reg[24]
    SLICE_X9Y120         LUT6 (Prop_lut6_I5_O)        0.124    15.205 r  nolabel_line55/nolabel_line46/vga[7]_i_1/O
                         net (fo=1, routed)           0.000    15.205    nolabel_line55/p_1_in[7]
    SLICE_X9Y120         FDRE                                         r  nolabel_line55/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.500     8.237    nolabel_line55/CLK
    SLICE_X9Y120         FDRE                                         r  nolabel_line55/vga_reg[7]/C
                         clock pessimism             -0.001     8.236    
                         clock uncertainty           -0.114     8.121    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)        0.029     8.150    nolabel_line55/vga_reg[7]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 -7.055    

Slack (VIOLATED) :        -7.050ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.554ns  (logic 4.773ns (35.216%)  route 8.781ns (64.784%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 8.237 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 r  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.842    11.864    nolabel_line68/x_counter_reg[11]
    SLICE_X7Y125         LUT6 (Prop_lut6_I4_O)        0.328    12.192 r  nolabel_line68/vga[7]_i_62/O
                         net (fo=1, routed)           0.749    12.940    nolabel_line68/vga[7]_i_62_n_0
    SLICE_X5Y122         LUT5 (Prop_lut5_I1_O)        0.124    13.064 r  nolabel_line68/vga[7]_i_15/O
                         net (fo=1, routed)           0.806    13.870    nolabel_line68/vga1514_out
    SLICE_X9Y121         LUT4 (Prop_lut4_I2_O)        0.124    13.994 r  nolabel_line68/vga[7]_i_4/O
                         net (fo=1, routed)           0.797    14.791    nolabel_line68/vga[7]_i_4_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I1_O)        0.124    14.915 r  nolabel_line68/vga[7]_i_2/O
                         net (fo=2, routed)           0.163    15.078    nolabel_line55/nolabel_line46/snake_piece_is_display_reg[24]
    SLICE_X9Y120         LUT6 (Prop_lut6_I4_O)        0.124    15.202 r  nolabel_line55/nolabel_line46/vga[1]_i_1/O
                         net (fo=1, routed)           0.000    15.202    nolabel_line55/p_1_in[1]
    SLICE_X9Y120         FDRE                                         r  nolabel_line55/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.500     8.237    nolabel_line55/CLK
    SLICE_X9Y120         FDRE                                         r  nolabel_line55/vga_reg[1]/C
                         clock pessimism             -0.001     8.236    
                         clock uncertainty           -0.114     8.121    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)        0.031     8.152    nolabel_line55/vga_reg[1]
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -7.050    

Slack (VIOLATED) :        -6.102ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.551ns  (logic 4.525ns (36.052%)  route 8.026ns (63.947%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 8.241 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 f  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.108    11.130    nolabel_line55/nolabel_line46/vga_reg[5]_4
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.328    11.458 f  nolabel_line55/nolabel_line46/vga[11]_i_14/O
                         net (fo=1, routed)           1.053    12.511    nolabel_line55/nolabel_line46/vga[11]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  nolabel_line55/nolabel_line46/vga[11]_i_5/O
                         net (fo=6, routed)           0.836    13.471    nolabel_line55/nolabel_line46/vga13_out
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  nolabel_line55/nolabel_line46/vga[11]_i_2/O
                         net (fo=2, routed)           0.604    14.200    nolabel_line55/p_1_in[11]
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.504     8.241    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[11]/C
                         clock pessimism             -0.001     8.240    
                         clock uncertainty           -0.114     8.125    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)       -0.028     8.097    nolabel_line55/vga_reg[11]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 -6.102    

Slack (VIOLATED) :        -6.102ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.551ns  (logic 4.525ns (36.052%)  route 8.026ns (63.947%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 8.241 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 f  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.108    11.130    nolabel_line55/nolabel_line46/vga_reg[5]_4
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.328    11.458 f  nolabel_line55/nolabel_line46/vga[11]_i_14/O
                         net (fo=1, routed)           1.053    12.511    nolabel_line55/nolabel_line46/vga[11]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  nolabel_line55/nolabel_line46/vga[11]_i_5/O
                         net (fo=6, routed)           0.836    13.471    nolabel_line55/nolabel_line46/vga13_out
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  nolabel_line55/nolabel_line46/vga[11]_i_2/O
                         net (fo=2, routed)           0.604    14.200    nolabel_line55/p_1_in[11]
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.504     8.241    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[11]_lopt_replica/C
                         clock pessimism             -0.001     8.240    
                         clock uncertainty           -0.114     8.125    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)       -0.028     8.097    nolabel_line55/vga_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                 -6.102    

Slack (VIOLATED) :        -6.038ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.470ns  (logic 4.525ns (36.286%)  route 7.945ns (63.714%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 8.241 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 f  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.108    11.130    nolabel_line55/nolabel_line46/vga_reg[5]_4
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.328    11.458 f  nolabel_line55/nolabel_line46/vga[11]_i_14/O
                         net (fo=1, routed)           1.053    12.511    nolabel_line55/nolabel_line46/vga[11]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  nolabel_line55/nolabel_line46/vga[11]_i_5/O
                         net (fo=6, routed)           0.839    13.474    nolabel_line55/nolabel_line46/vga13_out
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124    13.598 r  nolabel_line55/nolabel_line46/vga[10]_i_1/O
                         net (fo=2, routed)           0.521    14.119    nolabel_line55/p_1_in[10]
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.504     8.241    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]_lopt_replica/C
                         clock pessimism             -0.001     8.240    
                         clock uncertainty           -0.114     8.125    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)       -0.045     8.080    nolabel_line55/vga_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                 -6.038    

Slack (VIOLATED) :        -5.881ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 4.525ns (36.699%)  route 7.805ns (63.301%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 8.244 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 f  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.108    11.130    nolabel_line55/nolabel_line46/vga_reg[5]_4
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.328    11.458 f  nolabel_line55/nolabel_line46/vga[11]_i_14/O
                         net (fo=1, routed)           1.053    12.511    nolabel_line55/nolabel_line46/vga[11]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  nolabel_line55/nolabel_line46/vga[11]_i_5/O
                         net (fo=6, routed)           0.640    13.276    nolabel_line55/nolabel_line46/vga13_out
    SLICE_X13Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.400 r  nolabel_line55/nolabel_line46/vga[5]_i_1/O
                         net (fo=2, routed)           0.579    13.979    nolabel_line55/p_1_in[5]
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.507     8.244    nolabel_line55/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]/C
                         clock pessimism             -0.001     8.243    
                         clock uncertainty           -0.114     8.128    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)       -0.031     8.097    nolabel_line55/vga_reg[5]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                 -5.881    

Slack (VIOLATED) :        -5.784ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.237ns  (logic 4.525ns (36.977%)  route 7.712ns (63.023%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 f  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.108    11.130    nolabel_line55/nolabel_line46/vga_reg[5]_4
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.328    11.458 f  nolabel_line55/nolabel_line46/vga[11]_i_14/O
                         net (fo=1, routed)           1.053    12.511    nolabel_line55/nolabel_line46/vga[11]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  nolabel_line55/nolabel_line46/vga[11]_i_5/O
                         net (fo=6, routed)           0.588    13.223    nolabel_line55/nolabel_line46/vga13_out
    SLICE_X9Y115         LUT5 (Prop_lut5_I3_O)        0.124    13.347 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.539    13.886    nolabel_line55/p_1_in[9]
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.508     8.245    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica_2/C
                         clock pessimism             -0.001     8.244    
                         clock uncertainty           -0.114     8.129    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)       -0.028     8.101    nolabel_line55/vga_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                 -5.784    

Slack (VIOLATED) :        -5.732ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.182ns  (logic 4.525ns (37.144%)  route 7.657ns (62.856%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 f  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.108    11.130    nolabel_line55/nolabel_line46/vga_reg[5]_4
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.328    11.458 f  nolabel_line55/nolabel_line46/vga[11]_i_14/O
                         net (fo=1, routed)           1.053    12.511    nolabel_line55/nolabel_line46/vga[11]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  nolabel_line55/nolabel_line46/vga[11]_i_5/O
                         net (fo=6, routed)           0.588    13.223    nolabel_line55/nolabel_line46/vga13_out
    SLICE_X9Y115         LUT5 (Prop_lut5_I3_O)        0.124    13.347 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.484    13.831    nolabel_line55/p_1_in[9]
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.508     8.245    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]/C
                         clock pessimism             -0.001     8.244    
                         clock uncertainty           -0.114     8.129    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)       -0.031     8.098    nolabel_line55/vga_reg[9]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                 -5.732    

Slack (VIOLATED) :        -5.612ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.048ns  (logic 4.525ns (37.558%)  route 7.523ns (62.442%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 f  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.108    11.130    nolabel_line55/nolabel_line46/vga_reg[5]_4
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.328    11.458 f  nolabel_line55/nolabel_line46/vga[11]_i_14/O
                         net (fo=1, routed)           1.053    12.511    nolabel_line55/nolabel_line46/vga[11]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  nolabel_line55/nolabel_line46/vga[11]_i_5/O
                         net (fo=6, routed)           0.588    13.223    nolabel_line55/nolabel_line46/vga13_out
    SLICE_X9Y115         LUT5 (Prop_lut5_I3_O)        0.124    13.347 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.349    13.696    nolabel_line55/p_1_in[9]
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.508     8.245    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica/C
                         clock pessimism             -0.001     8.244    
                         clock uncertainty           -0.114     8.129    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)       -0.045     8.084    nolabel_line55/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.084    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                 -5.612    

Slack (VIOLATED) :        -5.517ns  (required time - arrival time)
  Source:                 nolabel_line55/nolabel_line46/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/vga_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.952ns  (logic 4.525ns (37.861%)  route 7.427ns (62.139%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 8.244 - 6.734 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.809     1.809    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.646     1.648    nolabel_line55/nolabel_line46/CLK
    SLICE_X11Y97         FDRE                                         r  nolabel_line55/nolabel_line46/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 r  nolabel_line55/nolabel_line46/x_counter_reg[9]/Q
                         net (fo=24, routed)          1.182     3.286    nolabel_line55/nolabel_line46/x_counter[9]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.124     3.410 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10/O
                         net (fo=2, routed)           0.536     3.946    nolabel_line55/nolabel_line46/vga5__1_carry__1_i_10_n_0
    SLICE_X12Y91         LUT5 (Prop_lut5_I1_O)        0.124     4.070 r  nolabel_line55/nolabel_line46/vga5__1_carry__1_i_2/O
                         net (fo=2, routed)           0.531     4.601    nolabel_line55/nolabel_line46_n_35
    SLICE_X13Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.999 r  nolabel_line55/vga5__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.999    nolabel_line55/vga5__1_carry__1_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.333 r  nolabel_line55/vga5__1_carry__2/O[1]
                         net (fo=7, routed)           0.661     5.994    nolabel_line55/vga5__1_carry__2_n_6
    SLICE_X13Y98         LUT2 (Prop_lut2_I0_O)        0.303     6.297 r  nolabel_line55/vga5__40_carry_i_3/O
                         net (fo=1, routed)           0.000     6.297    nolabel_line55/vga5__40_carry_i_3_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.847 r  nolabel_line55/vga5__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.847    nolabel_line55/vga5__40_carry_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.181 r  nolabel_line55/vga5__40_carry__0/O[1]
                         net (fo=3, routed)           0.680     7.861    nolabel_line55/nolabel_line46/x_counter_reg[11]_0[1]
    SLICE_X12Y98         LUT4 (Prop_lut4_I1_O)        0.303     8.164 r  nolabel_line55/nolabel_line46/vga5__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.164    nolabel_line55/nolabel_line46_n_119
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.540 r  nolabel_line55/vga5__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.540    nolabel_line55/vga5__61_carry__0_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.794 r  nolabel_line55/vga5__61_carry__1/CO[0]
                         net (fo=5, routed)           0.835     9.629    nolabel_line55/nolabel_line46/x_counter_reg[10]_0[0]
    SLICE_X12Y100        LUT4 (Prop_lut4_I2_O)        0.393    10.022 f  nolabel_line55/nolabel_line46/vga[11]_i_38/O
                         net (fo=35, routed)          1.108    11.130    nolabel_line55/nolabel_line46/vga_reg[5]_4
    SLICE_X8Y106         LUT4 (Prop_lut4_I2_O)        0.328    11.458 f  nolabel_line55/nolabel_line46/vga[11]_i_14/O
                         net (fo=1, routed)           1.053    12.511    nolabel_line55/nolabel_line46/vga[11]_i_14_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124    12.635 r  nolabel_line55/nolabel_line46/vga[11]_i_5/O
                         net (fo=6, routed)           0.640    13.276    nolabel_line55/nolabel_line46/vga13_out
    SLICE_X13Y112        LUT6 (Prop_lut6_I5_O)        0.124    13.400 r  nolabel_line55/nolabel_line46/vga[5]_i_1/O
                         net (fo=2, routed)           0.200    13.600    nolabel_line55/p_1_in[5]
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683     8.417    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.507     8.244    nolabel_line55/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]_lopt_replica/C
                         clock pessimism             -0.001     8.243    
                         clock uncertainty           -0.114     8.128    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)       -0.045     8.083    nolabel_line55/vga_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.083    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                 -5.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.126ns (23.215%)  route 0.417ns (76.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[13]
                         net (fo=32, routed)          0.417     1.207    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.884     0.886    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.069    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.126ns (23.069%)  route 0.420ns (76.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[12]
                         net (fo=32, routed)          0.420     1.210    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.884     0.886    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.069    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.126ns (19.913%)  route 0.507ns (80.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[1]
                         net (fo=32, routed)          0.507     1.297    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.884     0.886    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.069    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.126ns (19.855%)  route 0.509ns (80.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[4]
                         net (fo=32, routed)          0.509     1.299    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.884     0.886    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.069    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.126ns (19.851%)  route 0.509ns (80.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[10]
                         net (fo=32, routed)          0.509     1.299    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.884     0.886    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.069    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.126ns (19.850%)  route 0.509ns (80.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[2]
                         net (fo=32, routed)          0.509     1.299    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.884     0.886    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.069    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.126ns (19.811%)  route 0.510ns (80.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[9]
                         net (fo=32, routed)          0.510     1.300    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.884     0.886    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.069    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.126ns (19.422%)  route 0.523ns (80.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[13]
                         net (fo=32, routed)          0.523     1.313    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y21         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.883     0.885    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.885    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.068    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.126ns (29.946%)  route 0.295ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[1]
                         net (fo=32, routed)          0.295     1.085    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y18         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.886     0.888    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.654    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     0.837    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line55/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.126ns (19.320%)  route 0.526ns (80.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.624     0.624    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.662     0.664    nolabel_line55/CLK
    DSP48_X0Y37          DSP48E1                                      r  nolabel_line55/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     0.790 r  nolabel_line55/address_reg/P[12]
                         net (fo=32, routed)          0.526     1.316    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y21         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.883     0.885    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.885    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.068    nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { nolabel_line53/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y12     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y22     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y19     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y20     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y13     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y23     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X1Y11     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y21     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y14     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.734       3.842      RAMB36_X0Y16     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X67Y80     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y57      nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_22_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y57      nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_34_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y115    nolabel_line55/vga_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y115    nolabel_line55/vga_reg[9]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y115    nolabel_line55/vga_reg[9]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y72     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X68Y73     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X10Y91     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_37_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y83      nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_31_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X67Y80     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_7_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X68Y73     nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y95     nolabel_line55/nolabel_line46/h_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X12Y95     nolabel_line55/nolabel_line46/h_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X10Y97     nolabel_line55/nolabel_line46/in_display_area_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X11Y98     nolabel_line55/nolabel_line46/v_sync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y64      nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y93      nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y93      nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y94      nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/nolabel_line55/nolabel_line81/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { nolabel_line53/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    nolabel_line53/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  nolabel_line53/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.704ns (9.163%)  route 6.979ns (90.836%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.675    12.912    nolabel_line68/snake_piece_is_display0
    SLICE_X6Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.570    14.992    nolabel_line68/CLK100MHZ
    SLICE_X6Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[20]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_CE)      -0.169    15.047    nolabel_line68/snake_piece_is_display_reg[20]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.704ns (9.163%)  route 6.979ns (90.836%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.675    12.912    nolabel_line68/snake_piece_is_display0
    SLICE_X6Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.570    14.992    nolabel_line68/CLK100MHZ
    SLICE_X6Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[21]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_CE)      -0.169    15.047    nolabel_line68/snake_piece_is_display_reg[21]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 0.704ns (9.452%)  route 6.744ns (90.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.440    12.677    nolabel_line68/snake_piece_is_display0
    SLICE_X8Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.491    14.913    nolabel_line68/CLK100MHZ
    SLICE_X8Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[19]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y124         FDRE (Setup_fdre_C_CE)      -0.169    14.968    nolabel_line68/snake_piece_is_display_reg[19]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 0.704ns (9.452%)  route 6.744ns (90.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.440    12.677    nolabel_line68/snake_piece_is_display0
    SLICE_X8Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.491    14.913    nolabel_line68/CLK100MHZ
    SLICE_X8Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[22]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y124         FDRE (Setup_fdre_C_CE)      -0.169    14.968    nolabel_line68/snake_piece_is_display_reg[22]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.704ns (9.650%)  route 6.592ns (90.350%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.288    12.525    nolabel_line68/snake_piece_is_display0
    SLICE_X9Y122         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.494    14.916    nolabel_line68/CLK100MHZ
    SLICE_X9Y122         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[30]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.205    14.935    nolabel_line68/snake_piece_is_display_reg[30]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.704ns (9.650%)  route 6.592ns (90.350%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.288    12.525    nolabel_line68/snake_piece_is_display0
    SLICE_X9Y122         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.494    14.916    nolabel_line68/CLK100MHZ
    SLICE_X9Y122         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[31]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.205    14.935    nolabel_line68/snake_piece_is_display_reg[31]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.704ns (9.650%)  route 6.592ns (90.350%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.288    12.525    nolabel_line68/snake_piece_is_display0
    SLICE_X9Y122         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.494    14.916    nolabel_line68/CLK100MHZ
    SLICE_X9Y122         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.205    14.935    nolabel_line68/snake_piece_is_display_reg[4]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.704ns (9.650%)  route 6.592ns (90.350%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.288    12.525    nolabel_line68/snake_piece_is_display0
    SLICE_X9Y122         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.494    14.916    nolabel_line68/CLK100MHZ
    SLICE_X9Y122         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[6]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X9Y122         FDRE (Setup_fdre_C_CE)      -0.205    14.935    nolabel_line68/snake_piece_is_display_reg[6]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.704ns (9.855%)  route 6.440ns (90.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.136    12.373    nolabel_line68/snake_piece_is_display0
    SLICE_X8Y121         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.496    14.918    nolabel_line68/CLK100MHZ
    SLICE_X8Y121         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[5]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X8Y121         FDRE (Setup_fdre_C_CE)      -0.169    14.973    nolabel_line68/snake_piece_is_display_reg[5]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 0.704ns (9.895%)  route 6.411ns (90.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.627     5.229    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          2.878     8.563    nolabel_line85/game_status[1]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.687 r  nolabel_line85/count_two[27]_i_2/O
                         net (fo=31, routed)          1.426    10.113    nolabel_line68/game_status_reg[1]_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  nolabel_line68/snake_piece_is_display[31]_i_2/O
                         net (fo=32, routed)          2.107    12.344    nolabel_line68/snake_piece_is_display0
    SLICE_X5Y120         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.576    14.998    nolabel_line68/CLK100MHZ
    SLICE_X5Y120         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[26]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X5Y120         FDRE (Setup_fdre_C_CE)      -0.205    15.017    nolabel_line68/snake_piece_is_display_reg[26]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  2.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line68/count_two_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/count_two_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.605     1.524    nolabel_line68/CLK100MHZ
    SLICE_X1Y99          FDRE                                         r  nolabel_line68/count_two_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line68/count_two_reg[10]/Q
                         net (fo=5, routed)           0.122     1.787    nolabel_line68/sel0[10]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  nolabel_line68/count_two_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    nolabel_line68/count_two_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  nolabel_line68/count_two_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    nolabel_line68/count_two_reg[12]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  nolabel_line68/count_two_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.872     2.037    nolabel_line68/CLK100MHZ
    SLICE_X1Y100         FDRE                                         r  nolabel_line68/count_two_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line68/count_two_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line68/count_two_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/count_two_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.605     1.524    nolabel_line68/CLK100MHZ
    SLICE_X1Y99          FDRE                                         r  nolabel_line68/count_two_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line68/count_two_reg[10]/Q
                         net (fo=5, routed)           0.122     1.787    nolabel_line68/sel0[10]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  nolabel_line68/count_two_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    nolabel_line68/count_two_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.013 r  nolabel_line68/count_two_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    nolabel_line68/count_two_reg[12]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  nolabel_line68/count_two_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.872     2.037    nolabel_line68/CLK100MHZ
    SLICE_X1Y100         FDRE                                         r  nolabel_line68/count_two_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line68/count_two_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line85/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line85/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.604     1.523    nolabel_line85/CLK100MHZ
    SLICE_X4Y99          FDRE                                         r  nolabel_line85/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line85/count_reg[27]/Q
                         net (fo=3, routed)           0.134     1.798    nolabel_line85/count_reg_n_0_[27]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  nolabel_line85/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.959    nolabel_line85/count0_carry__5_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  nolabel_line85/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.013    nolabel_line85/count0_carry__6_n_7
    SLICE_X4Y100         FDRE                                         r  nolabel_line85/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.868     2.034    nolabel_line85/CLK100MHZ
    SLICE_X4Y100         FDRE                                         r  nolabel_line85/count_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    nolabel_line85/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line68/snake_piece_is_display_origin_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_piece_is_display_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.556     1.475    nolabel_line68/CLK100MHZ
    SLICE_X9Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_origin_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line68/snake_piece_is_display_origin_reg[19]/Q
                         net (fo=1, routed)           0.087     1.704    nolabel_line68/snake_piece_is_display_origin[19]
    SLICE_X8Y124         LUT4 (Prop_lut4_I0_O)        0.045     1.749 r  nolabel_line68/snake_piece_is_display[19]_i_1/O
                         net (fo=1, routed)           0.000     1.749    nolabel_line68/p_3_in[19]
    SLICE_X8Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.824     1.989    nolabel_line68/CLK100MHZ
    SLICE_X8Y124         FDRE                                         r  nolabel_line68/snake_piece_is_display_reg[19]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X8Y124         FDRE (Hold_fdre_C_D)         0.120     1.608    nolabel_line68/snake_piece_is_display_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line68/count_two_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/count_two_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.605     1.524    nolabel_line68/CLK100MHZ
    SLICE_X1Y99          FDRE                                         r  nolabel_line68/count_two_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line68/count_two_reg[10]/Q
                         net (fo=5, routed)           0.122     1.787    nolabel_line68/sel0[10]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  nolabel_line68/count_two_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    nolabel_line68/count_two_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.038 r  nolabel_line68/count_two_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.038    nolabel_line68/count_two_reg[12]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  nolabel_line68/count_two_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.872     2.037    nolabel_line68/CLK100MHZ
    SLICE_X1Y100         FDRE                                         r  nolabel_line68/count_two_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line68/count_two_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line68/count_two_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/count_two_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.605     1.524    nolabel_line68/CLK100MHZ
    SLICE_X1Y99          FDRE                                         r  nolabel_line68/count_two_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line68/count_two_reg[10]/Q
                         net (fo=5, routed)           0.122     1.787    nolabel_line68/sel0[10]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  nolabel_line68/count_two_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    nolabel_line68/count_two_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.038 r  nolabel_line68/count_two_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.038    nolabel_line68/count_two_reg[12]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  nolabel_line68/count_two_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.872     2.037    nolabel_line68/CLK100MHZ
    SLICE_X1Y100         FDRE                                         r  nolabel_line68/count_two_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line68/count_two_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line68/count_two_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/count_two_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.317%)  route 0.122ns (23.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.605     1.524    nolabel_line68/CLK100MHZ
    SLICE_X1Y99          FDRE                                         r  nolabel_line68/count_two_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line68/count_two_reg[10]/Q
                         net (fo=5, routed)           0.122     1.787    nolabel_line68/sel0[10]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  nolabel_line68/count_two_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    nolabel_line68/count_two_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  nolabel_line68/count_two_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    nolabel_line68/count_two_reg[12]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.041 r  nolabel_line68/count_two_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    nolabel_line68/count_two_reg[16]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  nolabel_line68/count_two_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.872     2.037    nolabel_line68/CLK100MHZ
    SLICE_X1Y101         FDRE                                         r  nolabel_line68/count_two_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line68/count_two_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line68/snake_y_reg[16][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_y_reg[17][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.232%)  route 0.082ns (36.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.588     1.507    nolabel_line68/CLK100MHZ
    SLICE_X0Y121         FDRE                                         r  nolabel_line68/snake_y_reg[16][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  nolabel_line68/snake_y_reg[16][5]/Q
                         net (fo=3, routed)           0.082     1.730    nolabel_line68/snake_y_temp[101]
    SLICE_X0Y121         FDRE                                         r  nolabel_line68/snake_y_reg[17][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.859     2.024    nolabel_line68/CLK100MHZ
    SLICE_X0Y121         FDRE                                         r  nolabel_line68/snake_y_reg[17][5]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.076     1.583    nolabel_line68/snake_y_reg[17][5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 nolabel_line68/count_two_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/count_two_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.811%)  route 0.122ns (23.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.605     1.524    nolabel_line68/CLK100MHZ
    SLICE_X1Y99          FDRE                                         r  nolabel_line68/count_two_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  nolabel_line68/count_two_reg[10]/Q
                         net (fo=5, routed)           0.122     1.787    nolabel_line68/sel0[10]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  nolabel_line68/count_two_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    nolabel_line68/count_two_reg[8]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  nolabel_line68/count_two_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.987    nolabel_line68/count_two_reg[12]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.052 r  nolabel_line68/count_two_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    nolabel_line68/count_two_reg[16]_i_1_n_5
    SLICE_X1Y101         FDRE                                         r  nolabel_line68/count_two_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.872     2.037    nolabel_line68/CLK100MHZ
    SLICE_X1Y101         FDRE                                         r  nolabel_line68/count_two_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    nolabel_line68/count_two_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line68/snake_x_reg[12][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/snake_x_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.306%)  route 0.139ns (49.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.593     1.512    nolabel_line68/CLK100MHZ
    SLICE_X4Y115         FDRE                                         r  nolabel_line68/snake_x_reg[12][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  nolabel_line68/snake_x_reg[12][5]/Q
                         net (fo=3, routed)           0.139     1.793    nolabel_line68/snake_x_temp[77]
    SLICE_X3Y115         FDRE                                         r  nolabel_line68/snake_x_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.865     2.030    nolabel_line68/CLK100MHZ
    SLICE_X3Y115         FDRE                                         r  nolabel_line68/snake_x_reg[13][5]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.070     1.620    nolabel_line68/snake_x_reg[13][5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y113    nolabel_line107/apple_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y113    nolabel_line107/apple_x_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y113    nolabel_line107/apple_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114    nolabel_line107/apple_x_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114    nolabel_line107/apple_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114    nolabel_line107/apple_x_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y115    nolabel_line107/apple_y_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114    nolabel_line107/apple_y_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114    nolabel_line107/apple_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    nolabel_line107/apple_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    nolabel_line107/apple_x_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    nolabel_line107/apple_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    nolabel_line107/apple_x_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    nolabel_line107/apple_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    nolabel_line107/apple_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    nolabel_line107/apple_y_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    nolabel_line107/apple_y_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    nolabel_line107/apple_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    nolabel_line107/apple_y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    nolabel_line107/random_for_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    nolabel_line107/random_for_x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    nolabel_line68/hit_wall_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    nolabel_line68/snake_piece_is_display_origin_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    nolabel_line68/snake_piece_is_display_origin_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y123    nolabel_line68/snake_piece_is_display_origin_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   nolabel_line68/snake_piece_is_display_origin_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y123    nolabel_line68/snake_piece_is_display_origin_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   nolabel_line68/snake_piece_is_display_origin_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y123    nolabel_line68/snake_piece_is_display_origin_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           25  Failing Endpoints,  Worst Slack       -9.086ns,  Total Violation     -180.549ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.086ns  (required time - arrival time)
  Source:                 nolabel_line68/snake_y_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        4.990ns  (logic 1.214ns (24.330%)  route 3.776ns (75.670%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 1671.536 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 1675.302 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.700  1675.302    nolabel_line68/CLK100MHZ
    SLICE_X0Y117         FDRE                                         r  nolabel_line68/snake_y_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.419  1675.721 r  nolabel_line68/snake_y_reg[14][2]/Q
                         net (fo=3, routed)           1.027  1676.748    nolabel_line68/snake_y_temp[86]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.299  1677.047 r  nolabel_line68/vga[7]_i_133/O
                         net (fo=1, routed)           0.799  1677.847    nolabel_line68/vga[7]_i_133_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.124  1677.971 r  nolabel_line68/vga[7]_i_31/O
                         net (fo=1, routed)           0.724  1678.695    nolabel_line68/nolabel_line55/vga1922_out
    SLICE_X0Y120         LUT4 (Prop_lut4_I2_O)        0.124  1678.819 r  nolabel_line68/vga[7]_i_7/O
                         net (fo=1, routed)           1.059  1679.878    nolabel_line68/vga[7]_i_7_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I4_O)        0.124  1680.002 r  nolabel_line68/vga[7]_i_2/O
                         net (fo=2, routed)           0.166  1680.168    nolabel_line55/nolabel_line46/snake_piece_is_display_reg[24]
    SLICE_X9Y120         LUT6 (Prop_lut6_I5_O)        0.124  1680.292 r  nolabel_line55/nolabel_line46/vga[7]_i_1/O
                         net (fo=1, routed)           0.000  1680.292    nolabel_line55/p_1_in[7]
    SLICE_X9Y120         FDRE                                         r  nolabel_line55/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.500  1671.536    nolabel_line55/CLK
    SLICE_X9Y120         FDRE                                         r  nolabel_line55/vga_reg[7]/C
                         clock pessimism              0.000  1671.536    
                         clock uncertainty           -0.360  1671.177    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)        0.029  1671.206    nolabel_line55/vga_reg[7]
  -------------------------------------------------------------------
                         required time                       1671.206    
                         arrival time                       -1680.292    
  -------------------------------------------------------------------
                         slack                                 -9.086    

Slack (VIOLATED) :        -9.081ns  (required time - arrival time)
  Source:                 nolabel_line68/snake_y_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        4.987ns  (logic 1.214ns (24.345%)  route 3.773ns (75.655%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 1671.536 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.302ns = ( 1675.302 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.700  1675.302    nolabel_line68/CLK100MHZ
    SLICE_X0Y117         FDRE                                         r  nolabel_line68/snake_y_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.419  1675.721 r  nolabel_line68/snake_y_reg[14][2]/Q
                         net (fo=3, routed)           1.027  1676.748    nolabel_line68/snake_y_temp[86]
    SLICE_X1Y117         LUT6 (Prop_lut6_I0_O)        0.299  1677.047 r  nolabel_line68/vga[7]_i_133/O
                         net (fo=1, routed)           0.799  1677.847    nolabel_line68/vga[7]_i_133_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.124  1677.971 r  nolabel_line68/vga[7]_i_31/O
                         net (fo=1, routed)           0.724  1678.695    nolabel_line68/nolabel_line55/vga1922_out
    SLICE_X0Y120         LUT4 (Prop_lut4_I2_O)        0.124  1678.819 r  nolabel_line68/vga[7]_i_7/O
                         net (fo=1, routed)           1.059  1679.878    nolabel_line68/vga[7]_i_7_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I4_O)        0.124  1680.002 r  nolabel_line68/vga[7]_i_2/O
                         net (fo=2, routed)           0.163  1680.165    nolabel_line55/nolabel_line46/snake_piece_is_display_reg[24]
    SLICE_X9Y120         LUT6 (Prop_lut6_I4_O)        0.124  1680.289 r  nolabel_line55/nolabel_line46/vga[1]_i_1/O
                         net (fo=1, routed)           0.000  1680.289    nolabel_line55/p_1_in[1]
    SLICE_X9Y120         FDRE                                         r  nolabel_line55/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.500  1671.536    nolabel_line55/CLK
    SLICE_X9Y120         FDRE                                         r  nolabel_line55/vga_reg[1]/C
                         clock pessimism              0.000  1671.536    
                         clock uncertainty           -0.360  1671.177    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)        0.031  1671.208    nolabel_line55/vga_reg[1]
  -------------------------------------------------------------------
                         required time                       1671.208    
                         arrival time                       -1680.289    
  -------------------------------------------------------------------
                         slack                                 -9.081    

Slack (VIOLATED) :        -7.776ns  (required time - arrival time)
  Source:                 nolabel_line107/apple_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.624ns  (logic 0.828ns (22.850%)  route 2.796ns (77.150%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 1671.540 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.305ns = ( 1675.305 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703  1675.305    nolabel_line107/CLK100MHZ
    SLICE_X7Y114         FDRE                                         r  nolabel_line107/apple_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456  1675.761 r  nolabel_line107/apple_y_reg[1]/Q
                         net (fo=2, routed)           0.819  1676.581    nolabel_line107/apple_y[1]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124  1676.705 r  nolabel_line107/vga[11]_i_26/O
                         net (fo=1, routed)           0.907  1677.612    nolabel_line107/vga[11]_i_26_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124  1677.736 r  nolabel_line107/vga[11]_i_7/O
                         net (fo=5, routed)           0.465  1678.201    nolabel_line55/nolabel_line46/vga168_out
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124  1678.325 r  nolabel_line55/nolabel_line46/vga[11]_i_2/O
                         net (fo=2, routed)           0.604  1678.929    nolabel_line55/p_1_in[11]
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.504  1671.540    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[11]/C
                         clock pessimism              0.000  1671.540    
                         clock uncertainty           -0.360  1671.180    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)       -0.028  1671.152    nolabel_line55/vga_reg[11]
  -------------------------------------------------------------------
                         required time                       1671.152    
                         arrival time                       -1678.929    
  -------------------------------------------------------------------
                         slack                                 -7.776    

Slack (VIOLATED) :        -7.776ns  (required time - arrival time)
  Source:                 nolabel_line107/apple_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.624ns  (logic 0.828ns (22.850%)  route 2.796ns (77.150%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 1671.540 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.305ns = ( 1675.305 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703  1675.305    nolabel_line107/CLK100MHZ
    SLICE_X7Y114         FDRE                                         r  nolabel_line107/apple_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456  1675.761 r  nolabel_line107/apple_y_reg[1]/Q
                         net (fo=2, routed)           0.819  1676.581    nolabel_line107/apple_y[1]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124  1676.705 r  nolabel_line107/vga[11]_i_26/O
                         net (fo=1, routed)           0.907  1677.612    nolabel_line107/vga[11]_i_26_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124  1677.736 r  nolabel_line107/vga[11]_i_7/O
                         net (fo=5, routed)           0.465  1678.201    nolabel_line55/nolabel_line46/vga168_out
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.124  1678.325 r  nolabel_line55/nolabel_line46/vga[11]_i_2/O
                         net (fo=2, routed)           0.604  1678.929    nolabel_line55/p_1_in[11]
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.504  1671.540    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[11]_lopt_replica/C
                         clock pessimism              0.000  1671.540    
                         clock uncertainty           -0.360  1671.180    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)       -0.028  1671.152    nolabel_line55/vga_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1671.152    
                         arrival time                       -1678.929    
  -------------------------------------------------------------------
                         slack                                 -7.776    

Slack (VIOLATED) :        -7.699ns  (required time - arrival time)
  Source:                 nolabel_line107/apple_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.529ns  (logic 0.828ns (23.464%)  route 2.701ns (76.536%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 1671.540 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.305ns = ( 1675.305 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703  1675.305    nolabel_line107/CLK100MHZ
    SLICE_X7Y114         FDRE                                         r  nolabel_line107/apple_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456  1675.761 r  nolabel_line107/apple_y_reg[1]/Q
                         net (fo=2, routed)           0.819  1676.581    nolabel_line107/apple_y[1]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124  1676.705 f  nolabel_line107/vga[11]_i_26/O
                         net (fo=1, routed)           0.907  1677.612    nolabel_line107/vga[11]_i_26_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124  1677.736 f  nolabel_line107/vga[11]_i_7/O
                         net (fo=5, routed)           0.454  1678.190    nolabel_line55/nolabel_line46/vga168_out
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.124  1678.314 r  nolabel_line55/nolabel_line46/vga[10]_i_1/O
                         net (fo=2, routed)           0.521  1678.834    nolabel_line55/p_1_in[10]
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.504  1671.540    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]_lopt_replica/C
                         clock pessimism              0.000  1671.540    
                         clock uncertainty           -0.360  1671.180    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)       -0.045  1671.135    nolabel_line55/vga_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1671.136    
                         arrival time                       -1678.834    
  -------------------------------------------------------------------
                         slack                                 -7.699    

Slack (VIOLATED) :        -7.564ns  (required time - arrival time)
  Source:                 nolabel_line107/apple_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.416ns  (logic 0.828ns (24.241%)  route 2.588ns (75.759%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 1671.544 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.305ns = ( 1675.305 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703  1675.305    nolabel_line107/CLK100MHZ
    SLICE_X7Y114         FDRE                                         r  nolabel_line107/apple_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456  1675.761 r  nolabel_line107/apple_y_reg[1]/Q
                         net (fo=2, routed)           0.819  1676.581    nolabel_line107/apple_y[1]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124  1676.705 r  nolabel_line107/vga[11]_i_26/O
                         net (fo=1, routed)           0.907  1677.612    nolabel_line107/vga[11]_i_26_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124  1677.736 r  nolabel_line107/vga[11]_i_7/O
                         net (fo=5, routed)           0.323  1678.059    nolabel_line55/nolabel_line46/vga168_out
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124  1678.183 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.539  1678.721    nolabel_line55/p_1_in[9]
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.508  1671.544    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica_2/C
                         clock pessimism              0.000  1671.544    
                         clock uncertainty           -0.360  1671.184    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)       -0.028  1671.156    nolabel_line55/vga_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1671.157    
                         arrival time                       -1678.721    
  -------------------------------------------------------------------
                         slack                                 -7.564    

Slack (VIOLATED) :        -7.512ns  (required time - arrival time)
  Source:                 nolabel_line107/apple_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.638%)  route 2.533ns (75.362%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 1671.544 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.305ns = ( 1675.305 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703  1675.305    nolabel_line107/CLK100MHZ
    SLICE_X7Y114         FDRE                                         r  nolabel_line107/apple_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456  1675.761 r  nolabel_line107/apple_y_reg[1]/Q
                         net (fo=2, routed)           0.819  1676.581    nolabel_line107/apple_y[1]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124  1676.705 r  nolabel_line107/vga[11]_i_26/O
                         net (fo=1, routed)           0.907  1677.612    nolabel_line107/vga[11]_i_26_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124  1677.736 r  nolabel_line107/vga[11]_i_7/O
                         net (fo=5, routed)           0.323  1678.059    nolabel_line55/nolabel_line46/vga168_out
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124  1678.183 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.484  1678.666    nolabel_line55/p_1_in[9]
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.508  1671.544    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]/C
                         clock pessimism              0.000  1671.544    
                         clock uncertainty           -0.360  1671.184    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)       -0.031  1671.153    nolabel_line55/vga_reg[9]
  -------------------------------------------------------------------
                         required time                       1671.154    
                         arrival time                       -1678.666    
  -------------------------------------------------------------------
                         slack                                 -7.512    

Slack (VIOLATED) :        -7.392ns  (required time - arrival time)
  Source:                 nolabel_line107/apple_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.226ns  (logic 0.828ns (25.663%)  route 2.398ns (74.337%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 1671.544 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.305ns = ( 1675.305 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703  1675.305    nolabel_line107/CLK100MHZ
    SLICE_X7Y114         FDRE                                         r  nolabel_line107/apple_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456  1675.761 r  nolabel_line107/apple_y_reg[1]/Q
                         net (fo=2, routed)           0.819  1676.581    nolabel_line107/apple_y[1]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124  1676.705 r  nolabel_line107/vga[11]_i_26/O
                         net (fo=1, routed)           0.907  1677.612    nolabel_line107/vga[11]_i_26_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124  1677.736 r  nolabel_line107/vga[11]_i_7/O
                         net (fo=5, routed)           0.323  1678.059    nolabel_line55/nolabel_line46/vga168_out
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124  1678.183 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.349  1678.532    nolabel_line55/p_1_in[9]
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.508  1671.544    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica/C
                         clock pessimism              0.000  1671.544    
                         clock uncertainty           -0.360  1671.184    
    SLICE_X10Y115        FDRE (Setup_fdre_C_D)       -0.045  1671.139    nolabel_line55/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1671.140    
                         arrival time                       -1678.532    
  -------------------------------------------------------------------
                         slack                                 -7.392    

Slack (VIOLATED) :        -7.056ns  (required time - arrival time)
  Source:                 nolabel_line107/apple_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.008ns  (logic 0.828ns (27.525%)  route 2.180ns (72.475%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 1671.540 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.305ns = ( 1675.305 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.703  1675.305    nolabel_line107/CLK100MHZ
    SLICE_X7Y114         FDRE                                         r  nolabel_line107/apple_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456  1675.761 r  nolabel_line107/apple_y_reg[1]/Q
                         net (fo=2, routed)           0.819  1676.581    nolabel_line107/apple_y[1]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124  1676.705 f  nolabel_line107/vga[11]_i_26/O
                         net (fo=1, routed)           0.907  1677.612    nolabel_line107/vga[11]_i_26_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I3_O)        0.124  1677.736 f  nolabel_line107/vga[11]_i_7/O
                         net (fo=5, routed)           0.454  1678.190    nolabel_line55/nolabel_line46/vga168_out
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.124  1678.314 r  nolabel_line55/nolabel_line46/vga[10]_i_1/O
                         net (fo=2, routed)           0.000  1678.314    nolabel_line55/p_1_in[10]
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.504  1671.540    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]/C
                         clock pessimism              0.000  1671.540    
                         clock uncertainty           -0.360  1671.180    
    SLICE_X8Y116         FDRE (Setup_fdre_C_D)        0.077  1671.257    nolabel_line55/vga_reg[10]
  -------------------------------------------------------------------
                         required time                       1671.258    
                         arrival time                       -1678.314    
  -------------------------------------------------------------------
                         slack                                 -7.056    

Slack (VIOLATED) :        -7.037ns  (required time - arrival time)
  Source:                 nolabel_line85/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.460ns  (logic 0.580ns (23.573%)  route 1.880ns (76.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 1671.540 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 1675.233 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.631  1675.233    nolabel_line85/CLK100MHZ
    SLICE_X13Y102        FDRE                                         r  nolabel_line85/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.456  1675.689 r  nolabel_line85/game_status_reg[0]/Q
                         net (fo=64, routed)          1.035  1676.724    nolabel_line55/nolabel_line46/game_status[0]
    SLICE_X13Y112        LUT4 (Prop_lut4_I1_O)        0.124  1676.848 r  nolabel_line55/nolabel_line46/vga[11]_i_1/O
                         net (fo=12, routed)          0.846  1677.694    nolabel_line55/nolabel_line46_n_18
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         1.683  1671.717    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.022 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.946    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         1.504  1671.540    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]/C
                         clock pessimism              0.000  1671.540    
                         clock uncertainty           -0.360  1671.180    
    SLICE_X8Y116         FDRE (Setup_fdre_C_R)       -0.524  1670.656    nolabel_line55/vga_reg[10]
  -------------------------------------------------------------------
                         required time                       1670.657    
                         arrival time                       -1677.694    
  -------------------------------------------------------------------
                         slack                                 -7.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.314%)  route 0.408ns (68.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.408     2.034    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X9Y115         LUT5 (Prop_lut5_I2_O)        0.045     2.079 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.000     2.079    nolabel_line55/p_1_in[9]
    SLICE_X9Y115         FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.836     0.837    nolabel_line55/CLK
    SLICE_X9Y115         FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica_3/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.360     1.197    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.091     1.288    nolabel_line55/vga_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.645%)  route 0.487ns (72.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.487     2.113    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X8Y116         LUT6 (Prop_lut6_I2_O)        0.045     2.158 r  nolabel_line55/nolabel_line46/vga[10]_i_1/O
                         net (fo=2, routed)           0.000     2.158    nolabel_line55/p_1_in[10]
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.835     0.836    nolabel_line55/CLK
    SLICE_X8Y116         FDRE                                         r  nolabel_line55/vga_reg[10]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.360     1.196    
    SLICE_X8Y116         FDRE (Hold_fdre_C_D)         0.120     1.316    nolabel_line55/vga_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.554%)  route 0.403ns (68.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.206     1.833    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X13Y112        LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  nolabel_line55/nolabel_line46/vga[11]_i_1/O
                         net (fo=12, routed)          0.197     2.075    nolabel_line55/nolabel_line46_n_18
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.838     0.840    nolabel_line55/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.360     1.199    
    SLICE_X12Y112        FDRE (Hold_fdre_C_R)         0.009     1.208    nolabel_line55/vga_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[5]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.554%)  route 0.403ns (68.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.206     1.833    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X13Y112        LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  nolabel_line55/nolabel_line46/vga[11]_i_1/O
                         net (fo=12, routed)          0.197     2.075    nolabel_line55/nolabel_line46_n_18
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.838     0.840    nolabel_line55/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]_lopt_replica/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.360     1.199    
    SLICE_X12Y112        FDRE (Hold_fdre_C_R)         0.009     1.208    nolabel_line55/vga_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.553%)  route 0.489ns (72.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.570     1.489    nolabel_line85/CLK100MHZ
    SLICE_X13Y102        FDRE                                         r  nolabel_line85/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  nolabel_line85/game_status_reg[0]/Q
                         net (fo=64, routed)          0.423     2.053    nolabel_line55/nolabel_line46/game_status[0]
    SLICE_X13Y112        LUT6 (Prop_lut6_I4_O)        0.045     2.098 r  nolabel_line55/nolabel_line46/vga[5]_i_1/O
                         net (fo=2, routed)           0.066     2.165    nolabel_line55/p_1_in[5]
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.838     0.840    nolabel_line55/CLK
    SLICE_X12Y112        FDRE                                         r  nolabel_line55/vga_reg[5]_lopt_replica/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.360     1.199    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.052     1.251    nolabel_line55/vga_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.787%)  route 0.535ns (74.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.408     2.034    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X9Y115         LUT5 (Prop_lut5_I2_O)        0.045     2.079 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.127     2.207    nolabel_line55/p_1_in[9]
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.836     0.837    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.360     1.197    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.052     1.249    nolabel_line55/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.297%)  route 0.580ns (75.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.408     2.034    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X9Y115         LUT5 (Prop_lut5_I2_O)        0.045     2.079 r  nolabel_line55/nolabel_line46/vga[9]_i_1/O
                         net (fo=4, routed)           0.172     2.251    nolabel_line55/p_1_in[9]
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.836     0.837    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.360     1.197    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.059     1.256    nolabel_line55/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.906%)  route 0.505ns (73.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.206     1.833    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X13Y112        LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  nolabel_line55/nolabel_line46/vga[11]_i_1/O
                         net (fo=12, routed)          0.299     2.177    nolabel_line55/nolabel_line46_n_18
    SLICE_X9Y115         FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.836     0.837    nolabel_line55/CLK
    SLICE_X9Y115         FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica_3/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.360     1.197    
    SLICE_X9Y115         FDRE (Hold_fdre_C_R)        -0.018     1.179    nolabel_line55/vga_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.700%)  route 0.538ns (74.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.206     1.833    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X13Y112        LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  nolabel_line55/nolabel_line46/vga[11]_i_1/O
                         net (fo=12, routed)          0.331     2.209    nolabel_line55/nolabel_line46_n_18
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.836     0.837    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.360     1.197    
    SLICE_X10Y115        FDRE (Hold_fdre_C_R)         0.009     1.206    nolabel_line55/vga_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 nolabel_line85/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/vga_reg[9]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.700%)  route 0.538ns (74.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.566     1.485    nolabel_line85/CLK100MHZ
    SLICE_X11Y112        FDRE                                         r  nolabel_line85/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line85/game_status_reg[1]/Q
                         net (fo=64, routed)          0.206     1.833    nolabel_line55/nolabel_line46/game_status[1]
    SLICE_X13Y112        LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  nolabel_line55/nolabel_line46/vga[11]_i_1/O
                         net (fo=12, routed)          0.331     2.209    nolabel_line55/nolabel_line46_n_18
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=640, routed)         0.898     0.898    nolabel_line53/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line53/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line53/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line53/inst/clkout1_buf/O
                         net (fo=130, routed)         0.836     0.837    nolabel_line55/CLK
    SLICE_X10Y115        FDRE                                         r  nolabel_line55/vga_reg[9]_lopt_replica/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.360     1.197    
    SLICE_X10Y115        FDRE (Hold_fdre_C_R)         0.009     1.206    nolabel_line55/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  1.003    





