# compile vhdl design source files
vhdl xil_defaultlib  "../../../VHDL sources/TopLevelStateMachine.vhd"
vhdl xil_defaultlib  "../../../VHDL sources/negEdgeSIPO.vhd"
vhdl xil_defaultlib  "../../../Term_Project.srcs/sources_1/new/RSACore.vhd"
vhdl xil_defaultlib  "../../../testbenches/RSACORE_tb.vhd"

# Do not sort compile order
nosort
