# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl" --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../intelight.srcs/sources_1/new/enable_file.v" \
"../../../../intelight.srcs/sources_1/new/max_file.v" \
"../../../../intelight.srcs/sources_1/new/mux_file.v" \
"../../../../intelight.srcs/sources_1/new/register_file.v" \
"../../../../intelight.srcs/sources_1/new/PG.v" \
"../../../../intelight.srcs/sources_1/new/arith_file.v" \
"../../../../intelight.srcs/sources_1/new/QA.v" \
"../../../../intelight.srcs/sources_1/new/CU.v" \
"../../../../intelight.srcs/sources_1/new/SD.v" \
"../../../../intelight.srcs/sources_1/new/RD.v" \
"../../../../intelight.srcs/sources_1/new/bram_interface.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_PG_0_0/sim/testbench_PG_0_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_QA_0_0/sim/testbench_QA_0_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_CU_0_0/sim/testbench_CU_0_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_SD_0_0/sim/testbench_SD_0_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_RD_0_0/sim/testbench_RD_0_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_cnst_0_4bit_0/sim/testbench_cnst_0_4bit_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_cnst_1_1bit_0/sim/testbench_cnst_1_1bit_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_2_0/sim/testbench_Action_RAM_2_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_2_0/sim/testbench_PL_RAM_2_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_1_0/sim/testbench_Action_RAM_1_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_1_0/sim/testbench_PL_RAM_1_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_3_0/sim/testbench_Action_RAM_3_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_3_0/sim/testbench_PL_RAM_3_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_PL_RAM_0_0/sim/testbench_PL_RAM_0_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_Action_RAM_0_0/sim/testbench_Action_RAM_0_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/ip/testbench_bram_interface_0_0/sim/testbench_bram_interface_0_0.v" \
"../../../../intelight.ip_user_files/bd/testbench/sim/testbench.v" \
"../../../../intelight.gen/sources_1/bd/testbench/hdl/testbench_wrapper.v" \
"../../../../intelight.srcs/sim_1/new/testbench_wrapper_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
