
SD_MMC_EXAMPLE21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b0f4  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040b0f4  0040b0f4  000130f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008d4  20000000  0040b0fc  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000023d8  200008d4  0040b9d0  000188d4  2**2
                  ALLOC
  4 .stack        00003004  20002cac  0040dda8  000188d4  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000188d4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188fe  2**0
                  CONTENTS, READONLY
  7 .debug_info   00013120  00000000  00000000  00018959  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000324f  00000000  00000000  0002ba79  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000dd5e  00000000  00000000  0002ecc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ed8  00000000  00000000  0003ca26  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ec0  00000000  00000000  0003d8fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000177f3  00000000  00000000  0003e7be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00011f37  00000000  00000000  00055fb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00059f60  00000000  00000000  00067ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000034fc  00000000  00000000  000c1e48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20005cb0 	.word	0x20005cb0
  400004:	00401b2d 	.word	0x00401b2d
  400008:	00401b29 	.word	0x00401b29
  40000c:	00401b29 	.word	0x00401b29
  400010:	00401b29 	.word	0x00401b29
  400014:	00401b29 	.word	0x00401b29
  400018:	00401b29 	.word	0x00401b29
	...
  40002c:	00401b29 	.word	0x00401b29
  400030:	00401b29 	.word	0x00401b29
  400034:	00000000 	.word	0x00000000
  400038:	00401b29 	.word	0x00401b29
  40003c:	00403871 	.word	0x00403871
  400040:	00401b29 	.word	0x00401b29
  400044:	00401b29 	.word	0x00401b29
  400048:	00401b29 	.word	0x00401b29
  40004c:	00401b29 	.word	0x00401b29
  400050:	00401b29 	.word	0x00401b29
  400054:	00401b29 	.word	0x00401b29
  400058:	00401b29 	.word	0x00401b29
  40005c:	00000000 	.word	0x00000000
  400060:	00403c3d 	.word	0x00403c3d
  400064:	00401b29 	.word	0x00401b29
  400068:	00000000 	.word	0x00000000
  40006c:	0040182d 	.word	0x0040182d
  400070:	00401841 	.word	0x00401841
  400074:	00401855 	.word	0x00401855
  400078:	00401b29 	.word	0x00401b29
  40007c:	00401b29 	.word	0x00401b29
	...
  400088:	00401b29 	.word	0x00401b29
  40008c:	00401b29 	.word	0x00401b29
  400090:	00401b29 	.word	0x00401b29
  400094:	00401b29 	.word	0x00401b29
  400098:	00401b29 	.word	0x00401b29
  40009c:	00401b29 	.word	0x00401b29
  4000a0:	00401b29 	.word	0x00401b29
  4000a4:	00401b29 	.word	0x00401b29
  4000a8:	00401b29 	.word	0x00401b29
  4000ac:	00401b29 	.word	0x00401b29
  4000b0:	00401b29 	.word	0x00401b29
  4000b4:	00401b29 	.word	0x00401b29
  4000b8:	00401b29 	.word	0x00401b29
  4000bc:	00401b29 	.word	0x00401b29
  4000c0:	00401b29 	.word	0x00401b29
  4000c4:	00401b29 	.word	0x00401b29
  4000c8:	00401b29 	.word	0x00401b29

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200008d4 	.word	0x200008d4
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040b0fc 	.word	0x0040b0fc

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040b0fc 	.word	0x0040b0fc
  40011c:	200008d8 	.word	0x200008d8
  400120:	0040b0fc 	.word	0x0040b0fc
  400124:	00000000 	.word	0x00000000

00400128 <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
  400128:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  40012a:	4b07      	ldr	r3, [pc, #28]	; (400148 <sd_mmc_configure_slot+0x20>)
  40012c:	681a      	ldr	r2, [r3, #0]
  40012e:	f892 3022 	ldrb.w	r3, [r2, #34]	; 0x22
  400132:	4906      	ldr	r1, [pc, #24]	; (40014c <sd_mmc_configure_slot+0x24>)
  400134:	7808      	ldrb	r0, [r1, #0]
  400136:	6811      	ldr	r1, [r2, #0]
  400138:	7c52      	ldrb	r2, [r2, #17]
  40013a:	3300      	adds	r3, #0
  40013c:	bf18      	it	ne
  40013e:	2301      	movne	r3, #1
  400140:	4c03      	ldr	r4, [pc, #12]	; (400150 <sd_mmc_configure_slot+0x28>)
  400142:	47a0      	blx	r4
  400144:	bd10      	pop	{r4, pc}
  400146:	bf00      	nop
  400148:	200008f4 	.word	0x200008f4
  40014c:	200008fa 	.word	0x200008fa
  400150:	004010d1 	.word	0x004010d1

00400154 <sd_mmc_cmd9_mci>:
 * data (CSD) on the CMD line mci.
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_cmd9_mci(void)
{
  400154:	b510      	push	{r4, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
  400156:	4b08      	ldr	r3, [pc, #32]	; (400178 <sd_mmc_cmd9_mci+0x24>)
  400158:	681b      	ldr	r3, [r3, #0]
  40015a:	8999      	ldrh	r1, [r3, #12]
  40015c:	f641 3009 	movw	r0, #6921	; 0x1b09
  400160:	0409      	lsls	r1, r1, #16
  400162:	4b06      	ldr	r3, [pc, #24]	; (40017c <sd_mmc_cmd9_mci+0x28>)
  400164:	4798      	blx	r3
  400166:	4604      	mov	r4, r0
  400168:	b120      	cbz	r0, 400174 <sd_mmc_cmd9_mci+0x20>
		return false;
	}
	driver_get_response_128(sd_mmc_card->csd);
  40016a:	4b03      	ldr	r3, [pc, #12]	; (400178 <sd_mmc_cmd9_mci+0x24>)
  40016c:	6818      	ldr	r0, [r3, #0]
  40016e:	3012      	adds	r0, #18
  400170:	4b03      	ldr	r3, [pc, #12]	; (400180 <sd_mmc_cmd9_mci+0x2c>)
  400172:	4798      	blx	r3
	return true;
}
  400174:	4620      	mov	r0, r4
  400176:	bd10      	pop	{r4, pc}
  400178:	200008f4 	.word	0x200008f4
  40017c:	00401169 	.word	0x00401169
  400180:	0040119d 	.word	0x0040119d

00400184 <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
  400184:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
  400186:	4b03      	ldr	r3, [pc, #12]	; (400194 <sd_mmc_deselect_slot+0x10>)
  400188:	781b      	ldrb	r3, [r3, #0]
  40018a:	b913      	cbnz	r3, 400192 <sd_mmc_deselect_slot+0xe>
		driver_deselect_device(sd_mmc_slot_sel);
  40018c:	2000      	movs	r0, #0
  40018e:	4b02      	ldr	r3, [pc, #8]	; (400198 <sd_mmc_deselect_slot+0x14>)
  400190:	4798      	blx	r3
  400192:	bd08      	pop	{r3, pc}
  400194:	200008fa 	.word	0x200008fa
  400198:	00401141 	.word	0x00401141

0040019c <sd_mmc_select_slot>:
 * \retval SD_MMC_ERR_UNUSABLE Unusable card
 * \retval SD_MMC_INIT_ONGOING Card initialization requested
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
  40019c:	b510      	push	{r4, lr}
	if (slot >= SD_MMC_MEM_CNT) {
  40019e:	2800      	cmp	r0, #0
  4001a0:	d157      	bne.n	400252 <sd_mmc_select_slot+0xb6>
	}
	Assert(sd_mmc_nb_block_remaining == 0);

#if (defined SD_MMC_0_CD_GPIO)
	//! Card Detect pins
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
  4001a2:	4b34      	ldr	r3, [pc, #208]	; (400274 <sd_mmc_select_slot+0xd8>)
  4001a4:	689a      	ldr	r2, [r3, #8]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4001a6:	0953      	lsrs	r3, r2, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4001a8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4001ac:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4001b0:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4001b2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4001b4:	f002 021f 	and.w	r2, r2, #31
  4001b8:	2301      	movs	r3, #1
  4001ba:	4093      	lsls	r3, r2
  4001bc:	420b      	tst	r3, r1
  4001be:	d00e      	beq.n	4001de <sd_mmc_select_slot+0x42>
			!= SD_MMC_0_CD_DETECT_VALUE) {
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  4001c0:	4b2c      	ldr	r3, [pc, #176]	; (400274 <sd_mmc_select_slot+0xd8>)
  4001c2:	7b9b      	ldrb	r3, [r3, #14]
  4001c4:	2b01      	cmp	r3, #1
  4001c6:	d105      	bne.n	4001d4 <sd_mmc_select_slot+0x38>
	return false;
}

static inline void SD_MMC_STOP_TIMEOUT(void)
{
	if (sd_mmc_sam_systick_used) {
  4001c8:	4b2b      	ldr	r3, [pc, #172]	; (400278 <sd_mmc_select_slot+0xdc>)
  4001ca:	781b      	ldrb	r3, [r3, #0]
  4001cc:	b113      	cbz	r3, 4001d4 <sd_mmc_select_slot+0x38>
		SysTick->CTRL = 0;
  4001ce:	2200      	movs	r2, #0
  4001d0:	4b2a      	ldr	r3, [pc, #168]	; (40027c <sd_mmc_select_slot+0xe0>)
  4001d2:	601a      	str	r2, [r3, #0]
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
			!= SD_MMC_0_CD_DETECT_VALUE) {
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
			SD_MMC_STOP_TIMEOUT();
		}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  4001d4:	2204      	movs	r2, #4
  4001d6:	4b27      	ldr	r3, [pc, #156]	; (400274 <sd_mmc_select_slot+0xd8>)
  4001d8:	739a      	strb	r2, [r3, #14]
		return SD_MMC_ERR_NO_CARD;
  4001da:	2002      	movs	r0, #2
  4001dc:	bd10      	pop	{r4, pc}
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
  4001de:	4b25      	ldr	r3, [pc, #148]	; (400274 <sd_mmc_select_slot+0xd8>)
  4001e0:	7b9b      	ldrb	r3, [r3, #14]
  4001e2:	2b04      	cmp	r3, #4
  4001e4:	d115      	bne.n	400212 <sd_mmc_select_slot+0x76>
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
  4001e6:	2201      	movs	r2, #1
  4001e8:	4b22      	ldr	r3, [pc, #136]	; (400274 <sd_mmc_select_slot+0xd8>)
  4001ea:	739a      	strb	r2, [r3, #14]
		static xTimeOutType xTimeOut;
#endif

static inline void SD_MMC_START_TIMEOUT(void)
{
	if (!SysTick->CTRL) {
  4001ec:	4b23      	ldr	r3, [pc, #140]	; (40027c <sd_mmc_select_slot+0xe0>)
  4001ee:	681b      	ldr	r3, [r3, #0]
  4001f0:	b93b      	cbnz	r3, 400202 <sd_mmc_select_slot+0x66>
		sd_mmc_sam_systick_used = true;
  4001f2:	4b21      	ldr	r3, [pc, #132]	; (400278 <sd_mmc_select_slot+0xdc>)
  4001f4:	701a      	strb	r2, [r3, #0]
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
  4001f6:	4b21      	ldr	r3, [pc, #132]	; (40027c <sd_mmc_select_slot+0xe0>)
  4001f8:	4921      	ldr	r1, [pc, #132]	; (400280 <sd_mmc_select_slot+0xe4>)
  4001fa:	6059      	str	r1, [r3, #4]
				* SD_MMC_DEBOUNCE_TIMEOUT;
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
  4001fc:	601a      	str	r2, [r3, #0]
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
		// Debounce + Power On Setup
		SD_MMC_START_TIMEOUT();
		return SD_MMC_ERR_NO_CARD;
  4001fe:	2002      	movs	r0, #2
  400200:	bd10      	pop	{r4, pc}
		sd_mmc_sam_systick_used = true;
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
				* SD_MMC_DEBOUNCE_TIMEOUT;
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
	} else {
		sd_mmc_sam_systick_used = false;
  400202:	2200      	movs	r2, #0
  400204:	4b1c      	ldr	r3, [pc, #112]	; (400278 <sd_mmc_select_slot+0xdc>)
  400206:	701a      	strb	r2, [r3, #0]
#ifdef FREERTOS_USED
		// Note: the define INCLUDE_vTaskDelay must be set to one
		// in FreeRTOSConfig.h file.
		vTaskSetTimeOutState(&xTimeOut);
#else
		delay_ms(SD_MMC_DEBOUNCE_TIMEOUT);
  400208:	481e      	ldr	r0, [pc, #120]	; (400284 <sd_mmc_select_slot+0xe8>)
  40020a:	4b1f      	ldr	r3, [pc, #124]	; (400288 <sd_mmc_select_slot+0xec>)
  40020c:	4798      	blx	r3
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
		// A card plug on going, but this is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
		// Debounce + Power On Setup
		SD_MMC_START_TIMEOUT();
		return SD_MMC_ERR_NO_CARD;
  40020e:	2002      	movs	r0, #2
  400210:	bd10      	pop	{r4, pc}
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  400212:	2b01      	cmp	r3, #1
  400214:	d10b      	bne.n	40022e <sd_mmc_select_slot+0x92>
	}
}

static inline bool SD_MMC_IS_TIMEOUT(void)
{
	if (!sd_mmc_sam_systick_used) {
  400216:	4b18      	ldr	r3, [pc, #96]	; (400278 <sd_mmc_select_slot+0xdc>)
  400218:	781b      	ldrb	r3, [r3, #0]
  40021a:	b303      	cbz	r3, 40025e <sd_mmc_select_slot+0xc2>
		return (xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdTRUE);
#else
		return true;
#endif
	}
	if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
  40021c:	4b17      	ldr	r3, [pc, #92]	; (40027c <sd_mmc_select_slot+0xe0>)
  40021e:	681b      	ldr	r3, [r3, #0]
  400220:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400224:	d017      	beq.n	400256 <sd_mmc_select_slot+0xba>
		SysTick->CTRL = 0;
  400226:	2200      	movs	r2, #0
  400228:	4b14      	ldr	r3, [pc, #80]	; (40027c <sd_mmc_select_slot+0xe0>)
  40022a:	601a      	str	r2, [r3, #0]
  40022c:	e017      	b.n	40025e <sd_mmc_select_slot+0xc2>
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
		sd_mmc_cards[slot].bus_width = 1;
		sd_mmc_cards[slot].high_speed = 0;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
  40022e:	4b11      	ldr	r3, [pc, #68]	; (400274 <sd_mmc_select_slot+0xd8>)
  400230:	7b9b      	ldrb	r3, [r3, #14]
  400232:	2b03      	cmp	r3, #3
  400234:	d011      	beq.n	40025a <sd_mmc_select_slot+0xbe>
		sd_mmc_cards[slot].high_speed = 0;
	}
#endif

	// Initialize interface
	sd_mmc_slot_sel = slot;
  400236:	2200      	movs	r2, #0
  400238:	4b14      	ldr	r3, [pc, #80]	; (40028c <sd_mmc_select_slot+0xf0>)
  40023a:	701a      	strb	r2, [r3, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
  40023c:	4c0d      	ldr	r4, [pc, #52]	; (400274 <sd_mmc_select_slot+0xd8>)
  40023e:	4b14      	ldr	r3, [pc, #80]	; (400290 <sd_mmc_select_slot+0xf4>)
  400240:	601c      	str	r4, [r3, #0]
	sd_mmc_configure_slot();
  400242:	4b14      	ldr	r3, [pc, #80]	; (400294 <sd_mmc_select_slot+0xf8>)
  400244:	4798      	blx	r3
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ?
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
  400246:	7ba0      	ldrb	r0, [r4, #14]

	// Initialize interface
	sd_mmc_slot_sel = slot;
	sd_mmc_card = &sd_mmc_cards[slot];
	sd_mmc_configure_slot();
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ?
  400248:	2802      	cmp	r0, #2
  40024a:	bf14      	ite	ne
  40024c:	2000      	movne	r0, #0
  40024e:	2001      	moveq	r0, #1
  400250:	bd10      	pop	{r4, pc}
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
	if (slot >= SD_MMC_MEM_CNT) {
		return SD_MMC_ERR_SLOT;
  400252:	2004      	movs	r0, #4
  400254:	bd10      	pop	{r4, pc}
		return SD_MMC_ERR_NO_CARD;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
		if (!SD_MMC_IS_TIMEOUT()) {
			// Debounce on going
			return SD_MMC_ERR_NO_CARD;
  400256:	2002      	movs	r0, #2
  400258:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
		sd_mmc_cards[slot].bus_width = 1;
		sd_mmc_cards[slot].high_speed = 0;
	}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
		return SD_MMC_ERR_UNUSABLE;
  40025a:	2003      	movs	r0, #3
  40025c:	bd10      	pop	{r4, pc}
		if (!SD_MMC_IS_TIMEOUT()) {
			// Debounce on going
			return SD_MMC_ERR_NO_CARD;
		}
		// Card is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
  40025e:	4b05      	ldr	r3, [pc, #20]	; (400274 <sd_mmc_select_slot+0xd8>)
  400260:	2202      	movs	r2, #2
  400262:	739a      	strb	r2, [r3, #14]
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
  400264:	4a0c      	ldr	r2, [pc, #48]	; (400298 <sd_mmc_select_slot+0xfc>)
  400266:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
  400268:	2201      	movs	r2, #1
  40026a:	745a      	strb	r2, [r3, #17]
		sd_mmc_cards[slot].high_speed = 0;
  40026c:	2200      	movs	r2, #0
  40026e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  400272:	e7dc      	b.n	40022e <sd_mmc_select_slot+0x92>
  400274:	2000000c 	.word	0x2000000c
  400278:	200008f2 	.word	0x200008f2
  40027c:	e000e010 	.word	0xe000e010
  400280:	00e4e1c0 	.word	0x00e4e1c0
  400284:	0082ca25 	.word	0x0082ca25
  400288:	20000001 	.word	0x20000001
  40028c:	200008fa 	.word	0x200008fa
  400290:	200008f4 	.word	0x200008f4
  400294:	00400129 	.word	0x00400129
  400298:	00061a80 	.word	0x00061a80

0040029c <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
  40029c:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  40029e:	2204      	movs	r2, #4
  4002a0:	4b03      	ldr	r3, [pc, #12]	; (4002b0 <sd_mmc_init+0x14>)
  4002a2:	739a      	strb	r2, [r3, #14]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
  4002a4:	22ff      	movs	r2, #255	; 0xff
  4002a6:	4b03      	ldr	r3, [pc, #12]	; (4002b4 <sd_mmc_init+0x18>)
  4002a8:	701a      	strb	r2, [r3, #0]
	driver_init();
  4002aa:	4b03      	ldr	r3, [pc, #12]	; (4002b8 <sd_mmc_init+0x1c>)
  4002ac:	4798      	blx	r3
  4002ae:	bd08      	pop	{r3, pc}
  4002b0:	2000000c 	.word	0x2000000c
  4002b4:	200008fa 	.word	0x200008fa
  4002b8:	00401099 	.word	0x00401099

004002bc <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
  4002bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002c0:	b094      	sub	sp, #80	; 0x50
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
  4002c2:	4b9b      	ldr	r3, [pc, #620]	; (400530 <sd_mmc_check+0x274>)
  4002c4:	4798      	blx	r3
  4002c6:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
  4002c8:	2801      	cmp	r0, #1
  4002ca:	d003      	beq.n	4002d4 <sd_mmc_check+0x18>
		sd_mmc_deselect_slot();
  4002cc:	4b99      	ldr	r3, [pc, #612]	; (400534 <sd_mmc_check+0x278>)
  4002ce:	4798      	blx	r3
		return sd_mmc_err;
  4002d0:	4620      	mov	r0, r4
  4002d2:	e310      	b.n	4008f6 <sd_mmc_check+0x63a>
static bool sd_mmc_mci_card_init(void)
{
	uint8_t v2 = 0;

	// In first, try to install SD/SDIO card
	sd_mmc_card->type = CARD_TYPE_SD;
  4002d4:	4b98      	ldr	r3, [pc, #608]	; (400538 <sd_mmc_check+0x27c>)
  4002d6:	681b      	ldr	r3, [r3, #0]
  4002d8:	2201      	movs	r2, #1
  4002da:	73da      	strb	r2, [r3, #15]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
  4002dc:	2400      	movs	r4, #0
  4002de:	741c      	strb	r4, [r3, #16]
	sd_mmc_card->rca = 0;
  4002e0:	819c      	strh	r4, [r3, #12]
	sd_mmc_debug("Start SD card install\n\r");

	// Card need of 74 cycles clock minimum to start
	driver_send_clock();
  4002e2:	4b96      	ldr	r3, [pc, #600]	; (40053c <sd_mmc_check+0x280>)
  4002e4:	4798      	blx	r3

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  4002e6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4002ea:	4621      	mov	r1, r4
  4002ec:	4b94      	ldr	r3, [pc, #592]	; (400540 <sd_mmc_check+0x284>)
  4002ee:	4798      	blx	r3
  4002f0:	2800      	cmp	r0, #0
  4002f2:	f000 82c9 	beq.w	400888 <sd_mmc_check+0x5cc>
{
	uint32_t resp;

	*v2 = 0;
	// Test for SD version 2
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
  4002f6:	f245 5008 	movw	r0, #21768	; 0x5508
  4002fa:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  4002fe:	4b90      	ldr	r3, [pc, #576]	; (400540 <sd_mmc_check+0x284>)
  400300:	4798      	blx	r3
  400302:	2800      	cmp	r0, #0
  400304:	f000 82c8 	beq.w	400898 <sd_mmc_check+0x5dc>
			SD_CMD8_PATTERN | SD_CMD8_HIGH_VOLTAGE)) {
		return true; // It is not a V2
	}
	// Check R7 response
	resp = driver_get_response();
  400308:	4b8e      	ldr	r3, [pc, #568]	; (400544 <sd_mmc_check+0x288>)
  40030a:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
  40030c:	f1b0 3fff 	cmp.w	r0, #4294967295
  400310:	f000 82c4 	beq.w	40089c <sd_mmc_check+0x5e0>
		// No compliance R7 value
		return true; // It is not a V2
	}
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
  400314:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400318:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
  40031c:	f040 82b4 	bne.w	400888 <sd_mmc_check+0x5cc>
		sd_mmc_debug("%s: CMD8 resp32 0x%08x UNUSABLE CARD\n\r",
				__func__, resp);
		return false;
	}
	sd_mmc_debug("SD card V2\n\r");
	*v2 = 1;
  400320:	2601      	movs	r6, #1
  400322:	e2bc      	b.n	40089e <sd_mmc_check+0x5e2>
	// Try to get the SDIO card's operating condition
	if (!sdio_op_cond()) {
		return false;
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400324:	f640 0435 	movw	r4, #2101	; 0x835
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  400328:	4d85      	ldr	r5, [pc, #532]	; (400540 <sd_mmc_check+0x284>)
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
		if (v2) {
			arg |= SD_ACMD41_HCS;
  40032a:	4f87      	ldr	r7, [pc, #540]	; (400548 <sd_mmc_check+0x28c>)
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
  40032c:	f8df 8214 	ldr.w	r8, [pc, #532]	; 400544 <sd_mmc_check+0x288>
	 */
	retry = 2100;
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  400330:	f241 1037 	movw	r0, #4407	; 0x1137
  400334:	2100      	movs	r1, #0
  400336:	47a8      	blx	r5
  400338:	2800      	cmp	r0, #0
  40033a:	f000 82b8 	beq.w	4008ae <sd_mmc_check+0x5f2>
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
		if (v2) {
			arg |= SD_ACMD41_HCS;
  40033e:	2e00      	cmp	r6, #0
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
  400340:	f244 5029 	movw	r0, #17705	; 0x4529
  400344:	bf0c      	ite	eq
  400346:	f44f 11fc 	moveq.w	r1, #2064384	; 0x1f8000
  40034a:	4639      	movne	r1, r7
  40034c:	47a8      	blx	r5
  40034e:	2800      	cmp	r0, #0
  400350:	f000 82ad 	beq.w	4008ae <sd_mmc_check+0x5f2>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
		}
		resp = driver_get_response();
  400354:	47c0      	blx	r8
		if (resp & OCR_POWER_UP_BUSY) {
  400356:	2800      	cmp	r0, #0
  400358:	da0a      	bge.n	400370 <sd_mmc_check+0xb4>
			// Card is ready
			if ((resp & OCR_CCS) != 0) {
  40035a:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
  40035e:	f000 82b2 	beq.w	4008c6 <sd_mmc_check+0x60a>
				sd_mmc_card->type |= CARD_TYPE_HC;
  400362:	4b75      	ldr	r3, [pc, #468]	; (400538 <sd_mmc_check+0x27c>)
  400364:	681a      	ldr	r2, [r3, #0]
  400366:	7bd3      	ldrb	r3, [r2, #15]
  400368:	f043 0308 	orr.w	r3, r3, #8
  40036c:	73d3      	strb	r3, [r2, #15]
  40036e:	e2aa      	b.n	4008c6 <sd_mmc_check+0x60a>
			}
			break;
		}
		if (retry-- == 0) {
  400370:	3c01      	subs	r4, #1
  400372:	d1dd      	bne.n	400330 <sd_mmc_check+0x74>
  400374:	e29b      	b.n	4008ae <sd_mmc_check+0x5f2>
static bool sd_mmc_mci_install_mmc(void)
{
	uint8_t b_authorize_high_speed;

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  400376:	f241 0469 	movw	r4, #4201	; 0x1069
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  40037a:	4f73      	ldr	r7, [pc, #460]	; (400548 <sd_mmc_check+0x28c>)
  40037c:	4e70      	ldr	r6, [pc, #448]	; (400540 <sd_mmc_check+0x284>)
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
  40037e:	4d71      	ldr	r5, [pc, #452]	; (400544 <sd_mmc_check+0x288>)
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  400380:	f244 5001 	movw	r0, #17665	; 0x4501
  400384:	4639      	mov	r1, r7
  400386:	47b0      	blx	r6
  400388:	2800      	cmp	r0, #0
  40038a:	f000 827d 	beq.w	400888 <sd_mmc_check+0x5cc>
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
		}
		// Check busy flag
		resp = driver_get_response();
  40038e:	47a8      	blx	r5
		if (resp & OCR_POWER_UP_BUSY) {
  400390:	2800      	cmp	r0, #0
  400392:	da0c      	bge.n	4003ae <sd_mmc_check+0xf2>
			// Check OCR value
			if ((resp & OCR_ACCESS_MODE_MASK)
  400394:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
  400398:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  40039c:	f040 829b 	bne.w	4008d6 <sd_mmc_check+0x61a>
					== OCR_ACCESS_MODE_SECTOR) {
				sd_mmc_card->type |= CARD_TYPE_HC;
  4003a0:	4b65      	ldr	r3, [pc, #404]	; (400538 <sd_mmc_check+0x27c>)
  4003a2:	681a      	ldr	r2, [r3, #0]
  4003a4:	7bd3      	ldrb	r3, [r2, #15]
  4003a6:	f043 0308 	orr.w	r3, r3, #8
  4003aa:	73d3      	strb	r3, [r2, #15]
  4003ac:	e293      	b.n	4008d6 <sd_mmc_check+0x61a>
			}
			break;
		}
		if (retry-- == 0) {
  4003ae:	3c01      	subs	r4, #1
  4003b0:	d1e6      	bne.n	400380 <sd_mmc_check+0xc4>
  4003b2:	e269      	b.n	400888 <sd_mmc_check+0x5cc>
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
		return false;
	}
	// Assign relative address to the card.
	sd_mmc_card->rca = 1;
  4003b4:	4b60      	ldr	r3, [pc, #384]	; (400538 <sd_mmc_check+0x27c>)
  4003b6:	681b      	ldr	r3, [r3, #0]
  4003b8:	2201      	movs	r2, #1
  4003ba:	819a      	strh	r2, [r3, #12]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
  4003bc:	f241 1003 	movw	r0, #4355	; 0x1103
  4003c0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4003c4:	4b5e      	ldr	r3, [pc, #376]	; (400540 <sd_mmc_check+0x284>)
  4003c6:	4798      	blx	r3
  4003c8:	2800      	cmp	r0, #0
  4003ca:	f000 825d 	beq.w	400888 <sd_mmc_check+0x5cc>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	// Get the Card-Specific Data
	if (!sd_mmc_cmd9_mci()) {
  4003ce:	4b5f      	ldr	r3, [pc, #380]	; (40054c <sd_mmc_check+0x290>)
  4003d0:	4798      	blx	r3
  4003d2:	2800      	cmp	r0, #0
  4003d4:	f000 8258 	beq.w	400888 <sd_mmc_check+0x5cc>
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get MMC System Specification version supported by the card
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
  4003d8:	4b57      	ldr	r3, [pc, #348]	; (400538 <sd_mmc_check+0x27c>)
  4003da:	6819      	ldr	r1, [r3, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4003dc:	7c8b      	ldrb	r3, [r1, #18]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
  4003de:	f3c3 0383 	ubfx	r3, r3, #2, #4
  4003e2:	3b01      	subs	r3, #1
  4003e4:	2b03      	cmp	r3, #3
  4003e6:	d803      	bhi.n	4003f0 <sd_mmc_check+0x134>
  4003e8:	e8df f003 	tbb	[pc, r3]
  4003ec:	0e0b0805 	.word	0x0e0b0805
	default:
	case 0:
		sd_mmc_card->version = CARD_VER_MMC_1_2;
  4003f0:	2312      	movs	r3, #18
  4003f2:	740b      	strb	r3, [r1, #16]
  4003f4:	e00a      	b.n	40040c <sd_mmc_check+0x150>
		break;

	case 1:
		sd_mmc_card->version = CARD_VER_MMC_1_4;
  4003f6:	2314      	movs	r3, #20
  4003f8:	740b      	strb	r3, [r1, #16]
  4003fa:	e007      	b.n	40040c <sd_mmc_check+0x150>
		break;

	case 2:
		sd_mmc_card->version = CARD_VER_MMC_2_2;
  4003fc:	2322      	movs	r3, #34	; 0x22
  4003fe:	740b      	strb	r3, [r1, #16]
  400400:	e004      	b.n	40040c <sd_mmc_check+0x150>
		break;

	case 3:
		sd_mmc_card->version = CARD_VER_MMC_3;
  400402:	2330      	movs	r3, #48	; 0x30
  400404:	740b      	strb	r3, [r1, #16]
  400406:	e001      	b.n	40040c <sd_mmc_check+0x150>
		break;

	case 4:
		sd_mmc_card->version = CARD_VER_MMC_4;
  400408:	2340      	movs	r3, #64	; 0x40
  40040a:	740b      	strb	r3, [r1, #16]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40040c:	7d4b      	ldrb	r3, [r1, #21]
		break;
	}

	// Get MMC memory max transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  40040e:	f003 0007 	and.w	r0, r3, #7
  400412:	4a4f      	ldr	r2, [pc, #316]	; (400550 <sd_mmc_check+0x294>)
  400414:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
  400418:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40041c:	fb02 f200 	mul.w	r2, r2, r0
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
  400420:	f3c3 03c3 	ubfx	r3, r3, #3, #4
	sd_mmc_card->clock = unit * mul * 1000;
  400424:	484b      	ldr	r0, [pc, #300]	; (400554 <sd_mmc_check+0x298>)
  400426:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  40042a:	fb03 f302 	mul.w	r3, r3, r2
  40042e:	600b      	str	r3, [r1, #0]
  400430:	7e88      	ldrb	r0, [r1, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400432:	7e0b      	ldrb	r3, [r1, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400434:	7e4a      	ldrb	r2, [r1, #25]
  400436:	0092      	lsls	r2, r2, #2
  400438:	ea42 2383 	orr.w	r3, r2, r3, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40043c:	ea43 13a0 	orr.w	r3, r3, r0, asr #6
	}
	value &=  ((uint32_t)1 << size) - 1;
  400440:	f3c3 030b 	ubfx	r3, r3, #0, #12
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD/MMC card:
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
  400444:	f640 72ff 	movw	r2, #4095	; 0xfff
  400448:	4293      	cmp	r3, r2
  40044a:	d00f      	beq.n	40046c <sd_mmc_check+0x1b0>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40044c:	7f08      	ldrb	r0, [r1, #28]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  40044e:	7eca      	ldrb	r2, [r1, #27]
  400450:	0052      	lsls	r2, r2, #1
  400452:	ea42 12e0 	orr.w	r2, r2, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  400456:	3301      	adds	r3, #1
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
  400458:	f002 0207 	and.w	r2, r2, #7
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  40045c:	3202      	adds	r2, #2
	 * ----------------------------------------------------
	 * For high capacity SD/MMC card:
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  40045e:	4093      	lsls	r3, r2
  400460:	7dca      	ldrb	r2, [r1, #23]
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
  400462:	f002 020f 	and.w	r2, r2, #15
  400466:	4093      	lsls	r3, r2
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
  400468:	0a9b      	lsrs	r3, r3, #10
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
  40046a:	604b      	str	r3, [r1, #4]
		return false;
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
  40046c:	8989      	ldrh	r1, [r1, #12]
	if (!sd_mmc_cmd9_mci()) {
		return false;
	}
	mmc_decode_csd();
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  40046e:	f243 1007 	movw	r0, #12551	; 0x3107
  400472:	0409      	lsls	r1, r1, #16
  400474:	4b32      	ldr	r3, [pc, #200]	; (400540 <sd_mmc_check+0x284>)
  400476:	4798      	blx	r3
  400478:	2800      	cmp	r0, #0
  40047a:	f000 8205 	beq.w	400888 <sd_mmc_check+0x5cc>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
  40047e:	4b2e      	ldr	r3, [pc, #184]	; (400538 <sd_mmc_check+0x27c>)
  400480:	681b      	ldr	r3, [r3, #0]
  400482:	7c1b      	ldrb	r3, [r3, #16]
  400484:	2b3f      	cmp	r3, #63	; 0x3f
  400486:	f240 80a4 	bls.w	4005d2 <sd_mmc_check+0x316>
{
	uint16_t i;
	uint32_t ext_csd;
	uint32_t sec_count;

	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
  40048a:	2100      	movs	r1, #0
  40048c:	9100      	str	r1, [sp, #0]
  40048e:	4832      	ldr	r0, [pc, #200]	; (400558 <sd_mmc_check+0x29c>)
  400490:	f44f 7200 	mov.w	r2, #512	; 0x200
  400494:	2301      	movs	r3, #1
  400496:	4c31      	ldr	r4, [pc, #196]	; (40055c <sd_mmc_check+0x2a0>)
  400498:	47a0      	blx	r4
  40049a:	2800      	cmp	r0, #0
  40049c:	f000 81f4 	beq.w	400888 <sd_mmc_check+0x5cc>
  4004a0:	2400      	movs	r4, #0
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
		if (!driver_read_word(&ext_csd)) {
  4004a2:	4d2f      	ldr	r5, [pc, #188]	; (400560 <sd_mmc_check+0x2a4>)
  4004a4:	a803      	add	r0, sp, #12
  4004a6:	47a8      	blx	r5
  4004a8:	2800      	cmp	r0, #0
  4004aa:	f000 81ed 	beq.w	400888 <sd_mmc_check+0x5cc>
	//** Read and decode Extended Extended CSD
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  4004ae:	3401      	adds	r4, #1
  4004b0:	b2a4      	uxth	r4, r4
  4004b2:	2c32      	cmp	r4, #50	; 0x32
  4004b4:	d1f6      	bne.n	4004a4 <sd_mmc_check+0x1e8>
		if (!driver_read_word(&ext_csd)) {
			return false;
		}
	}
	*b_authorize_high_speed = (ext_csd >> ((EXT_CSD_CARD_TYPE_INDEX % 4) * 8))
  4004b6:	9b03      	ldr	r3, [sp, #12]
  4004b8:	f003 0302 	and.w	r3, r3, #2
  4004bc:	b2dd      	uxtb	r5, r3
			& MMC_CTYPE_52MHZ;

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
  4004be:	4b1e      	ldr	r3, [pc, #120]	; (400538 <sd_mmc_check+0x27c>)
  4004c0:	681a      	ldr	r2, [r3, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4004c2:	7e91      	ldrb	r1, [r2, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4004c4:	7e13      	ldrb	r3, [r2, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4004c6:	7e52      	ldrb	r2, [r2, #25]
  4004c8:	0092      	lsls	r2, r2, #2
  4004ca:	ea42 2383 	orr.w	r3, r2, r3, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4004ce:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
	}
	value &=  ((uint32_t)1 << size) - 1;
  4004d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4004d6:	f640 72ff 	movw	r2, #4095	; 0xfff
  4004da:	4293      	cmp	r3, r2
  4004dc:	d10e      	bne.n	4004fc <sd_mmc_check+0x240>
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
			if (!driver_read_word(&sec_count)) {
  4004de:	4e20      	ldr	r6, [pc, #128]	; (400560 <sd_mmc_check+0x2a4>)
  4004e0:	a804      	add	r0, sp, #16
  4004e2:	47b0      	blx	r6
  4004e4:	2800      	cmp	r0, #0
  4004e6:	f000 81cf 	beq.w	400888 <sd_mmc_check+0x5cc>
			& MMC_CTYPE_52MHZ;

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  4004ea:	3401      	adds	r4, #1
  4004ec:	b2a4      	uxth	r4, r4
  4004ee:	2c35      	cmp	r4, #53	; 0x35
  4004f0:	d9f6      	bls.n	4004e0 <sd_mmc_check+0x224>
			if (!driver_read_word(&sec_count)) {
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
  4004f2:	4b11      	ldr	r3, [pc, #68]	; (400538 <sd_mmc_check+0x27c>)
  4004f4:	681a      	ldr	r2, [r3, #0]
  4004f6:	9b04      	ldr	r3, [sp, #16]
  4004f8:	085b      	lsrs	r3, r3, #1
  4004fa:	6053      	str	r3, [r2, #4]
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
		if (!driver_read_word(&sec_count)) {
  4004fc:	4e18      	ldr	r6, [pc, #96]	; (400560 <sd_mmc_check+0x2a4>)
  4004fe:	e006      	b.n	40050e <sd_mmc_check+0x252>
  400500:	a804      	add	r0, sp, #16
  400502:	47b0      	blx	r6
  400504:	2800      	cmp	r0, #0
  400506:	f000 81bf 	beq.w	400888 <sd_mmc_check+0x5cc>
				return false;
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  40050a:	3401      	adds	r4, #1
  40050c:	b2a4      	uxth	r4, r4
  40050e:	2c7f      	cmp	r4, #127	; 0x7f
  400510:	d9f6      	bls.n	400500 <sd_mmc_check+0x244>
  400512:	e1e8      	b.n	4008e6 <sd_mmc_check+0x62a>
		if (!mmc_cmd8(&b_authorize_high_speed)) {
			return false;
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
  400514:	4b13      	ldr	r3, [pc, #76]	; (400564 <sd_mmc_check+0x2a8>)
  400516:	7818      	ldrb	r0, [r3, #0]
  400518:	4b13      	ldr	r3, [pc, #76]	; (400568 <sd_mmc_check+0x2ac>)
  40051a:	4798      	blx	r3
  40051c:	4604      	mov	r4, r0
 */
static bool mmc_cmd6_set_bus_width(uint8_t bus_width)
{
	uint32_t arg;

	switch (bus_width) {
  40051e:	2804      	cmp	r0, #4
  400520:	d028      	beq.n	400574 <sd_mmc_check+0x2b8>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
  400522:	4912      	ldr	r1, [pc, #72]	; (40056c <sd_mmc_check+0x2b0>)
  400524:	4b12      	ldr	r3, [pc, #72]	; (400570 <sd_mmc_check+0x2b4>)
  400526:	2808      	cmp	r0, #8
  400528:	bf08      	it	eq
  40052a:	4619      	moveq	r1, r3
  40052c:	e023      	b.n	400576 <sd_mmc_check+0x2ba>
  40052e:	bf00      	nop
  400530:	0040019d 	.word	0x0040019d
  400534:	00400185 	.word	0x00400185
  400538:	200008f4 	.word	0x200008f4
  40053c:	00401145 	.word	0x00401145
  400540:	00401169 	.word	0x00401169
  400544:	00401195 	.word	0x00401195
  400548:	401f8000 	.word	0x401f8000
  40054c:	00400155 	.word	0x00400155
  400550:	0040a714 	.word	0x0040a714
  400554:	0040a730 	.word	0x0040a730
  400558:	00081108 	.word	0x00081108
  40055c:	004011cd 	.word	0x004011cd
  400560:	0040129d 	.word	0x0040129d
  400564:	200008fa 	.word	0x200008fa
  400568:	004010c1 	.word	0x004010c1
  40056c:	01b70000 	.word	0x01b70000
  400570:	01b70200 	.word	0x01b70200
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_8BIT;
		break;
	case 4:
		arg = MMC_CMD6_ACCESS_SET_BITS
  400574:	4976      	ldr	r1, [pc, #472]	; (400750 <sd_mmc_check+0x494>)
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_1BIT;
		break;
	}
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
  400576:	f243 1006 	movw	r0, #12550	; 0x3106
  40057a:	4b76      	ldr	r3, [pc, #472]	; (400754 <sd_mmc_check+0x498>)
  40057c:	4798      	blx	r3
  40057e:	2800      	cmp	r0, #0
  400580:	f000 8182 	beq.w	400888 <sd_mmc_check+0x5cc>
		return false;
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400584:	4b74      	ldr	r3, [pc, #464]	; (400758 <sd_mmc_check+0x49c>)
  400586:	4798      	blx	r3
  400588:	f010 0f80 	tst.w	r0, #128	; 0x80
  40058c:	f040 817c 	bne.w	400888 <sd_mmc_check+0x5cc>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	sd_mmc_card->bus_width = bus_width;
  400590:	4b72      	ldr	r3, [pc, #456]	; (40075c <sd_mmc_check+0x4a0>)
  400592:	681b      	ldr	r3, [r3, #0]
  400594:	745c      	strb	r4, [r3, #17]
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
				return false;
			}
			// Reinitialize the slot with the bus width
			sd_mmc_configure_slot();
  400596:	4b72      	ldr	r3, [pc, #456]	; (400760 <sd_mmc_check+0x4a4>)
  400598:	4798      	blx	r3
		}
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
  40059a:	4b72      	ldr	r3, [pc, #456]	; (400764 <sd_mmc_check+0x4a8>)
  40059c:	4798      	blx	r3
  40059e:	b300      	cbz	r0, 4005e2 <sd_mmc_check+0x326>
  4005a0:	b1fd      	cbz	r5, 4005e2 <sd_mmc_check+0x326>
 *
 * \return true if success, otherwise false
 */
static bool mmc_cmd6_set_high_speed(void)
{
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
  4005a2:	f243 1006 	movw	r0, #12550	; 0x3106
  4005a6:	4970      	ldr	r1, [pc, #448]	; (400768 <sd_mmc_check+0x4ac>)
  4005a8:	4b6a      	ldr	r3, [pc, #424]	; (400754 <sd_mmc_check+0x498>)
  4005aa:	4798      	blx	r3
  4005ac:	2800      	cmp	r0, #0
  4005ae:	f000 816b 	beq.w	400888 <sd_mmc_check+0x5cc>
			MMC_CMD6_ACCESS_WRITE_BYTE
			| MMC_CMD6_INDEX_HS_TIMING
			| MMC_CMD6_VALUE_HS_TIMING_ENABLE)) {
		return false;
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  4005b2:	4b69      	ldr	r3, [pc, #420]	; (400758 <sd_mmc_check+0x49c>)
  4005b4:	4798      	blx	r3
  4005b6:	f010 0f80 	tst.w	r0, #128	; 0x80
  4005ba:	f040 8165 	bne.w	400888 <sd_mmc_check+0x5cc>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	sd_mmc_card->high_speed = 1;
  4005be:	4b67      	ldr	r3, [pc, #412]	; (40075c <sd_mmc_check+0x4a0>)
  4005c0:	681b      	ldr	r3, [r3, #0]
  4005c2:	2201      	movs	r2, #1
  4005c4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock = 52000000lu;
  4005c8:	4a68      	ldr	r2, [pc, #416]	; (40076c <sd_mmc_check+0x4b0>)
  4005ca:	601a      	str	r2, [r3, #0]
			// Enable HS
			if (!mmc_cmd6_set_high_speed()) {
				return false;
			}
			// Reinitialize the slot with the new speed
			sd_mmc_configure_slot();
  4005cc:	4b64      	ldr	r3, [pc, #400]	; (400760 <sd_mmc_check+0x4a4>)
  4005ce:	4798      	blx	r3
  4005d0:	e007      	b.n	4005e2 <sd_mmc_check+0x326>
		}
	} else {
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
  4005d2:	4b63      	ldr	r3, [pc, #396]	; (400760 <sd_mmc_check+0x4a4>)
  4005d4:	4798      	blx	r3
  4005d6:	e004      	b.n	4005e2 <sd_mmc_check+0x326>
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  4005d8:	4638      	mov	r0, r7
  4005da:	4631      	mov	r1, r6
  4005dc:	47a8      	blx	r5
  4005de:	b138      	cbz	r0, 4005f0 <sd_mmc_check+0x334>
  4005e0:	e14a      	b.n	400878 <sd_mmc_check+0x5bc>
		arg = MMC_CMD6_ACCESS_SET_BITS
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
  4005e2:	240a      	movs	r4, #10
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  4005e4:	f241 1710 	movw	r7, #4368	; 0x1110
  4005e8:	f44f 7600 	mov.w	r6, #512	; 0x200
  4005ec:	4d59      	ldr	r5, [pc, #356]	; (400754 <sd_mmc_check+0x498>)
  4005ee:	e7f3      	b.n	4005d8 <sd_mmc_check+0x31c>
  4005f0:	3c01      	subs	r4, #1
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
	}

	uint8_t retry = 10;
	while (retry--) {
  4005f2:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
  4005f6:	d1ef      	bne.n	4005d8 <sd_mmc_check+0x31c>
  4005f8:	e146      	b.n	400888 <sd_mmc_check+0x5cc>
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
		// SD MEMORY, Put the Card in Identify Mode
		// Note: The CID is not used in this stack
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  4005fa:	f645 3002 	movw	r0, #23298	; 0x5b02
  4005fe:	2100      	movs	r1, #0
  400600:	4b54      	ldr	r3, [pc, #336]	; (400754 <sd_mmc_check+0x498>)
  400602:	4798      	blx	r3
  400604:	2800      	cmp	r0, #0
  400606:	f000 813f 	beq.w	400888 <sd_mmc_check+0x5cc>
			return false;
		}
	}
	// Ask the card to publish a new relative address (RCA).
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
  40060a:	f245 1003 	movw	r0, #20739	; 0x5103
  40060e:	2100      	movs	r1, #0
  400610:	4b50      	ldr	r3, [pc, #320]	; (400754 <sd_mmc_check+0x498>)
  400612:	4798      	blx	r3
  400614:	2800      	cmp	r0, #0
  400616:	f000 8137 	beq.w	400888 <sd_mmc_check+0x5cc>
		return false;
	}
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
  40061a:	4c50      	ldr	r4, [pc, #320]	; (40075c <sd_mmc_check+0x4a0>)
  40061c:	6825      	ldr	r5, [r4, #0]
  40061e:	4b4e      	ldr	r3, [pc, #312]	; (400758 <sd_mmc_check+0x49c>)
  400620:	4798      	blx	r3
  400622:	0c00      	lsrs	r0, r0, #16
  400624:	81a8      	strh	r0, [r5, #12]

	// SD MEMORY, Get the Card-Specific Data
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400626:	6823      	ldr	r3, [r4, #0]
  400628:	7bdb      	ldrb	r3, [r3, #15]
  40062a:	f013 0f01 	tst.w	r3, #1
  40062e:	d041      	beq.n	4006b4 <sd_mmc_check+0x3f8>
		if (!sd_mmc_cmd9_mci()) {
  400630:	4b4f      	ldr	r3, [pc, #316]	; (400770 <sd_mmc_check+0x4b4>)
  400632:	4798      	blx	r3
  400634:	2800      	cmp	r0, #0
  400636:	f000 8127 	beq.w	400888 <sd_mmc_check+0x5cc>
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get SD memory maximum transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  40063a:	6823      	ldr	r3, [r4, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40063c:	7d5a      	ldrb	r2, [r3, #21]
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  40063e:	f002 0007 	and.w	r0, r2, #7
  400642:	494c      	ldr	r1, [pc, #304]	; (400774 <sd_mmc_check+0x4b8>)
  400644:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  400648:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  40064c:	fb01 f100 	mul.w	r1, r1, r0
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
  400650:	f3c2 02c3 	ubfx	r2, r2, #3, #4
	sd_mmc_card->clock = unit * mul * 1000;
  400654:	4848      	ldr	r0, [pc, #288]	; (400778 <sd_mmc_check+0x4bc>)
  400656:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  40065a:	fb02 f201 	mul.w	r2, r2, r1
  40065e:	601a      	str	r2, [r3, #0]
  400660:	7c9a      	ldrb	r2, [r3, #18]
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
  400662:	0992      	lsrs	r2, r2, #6
  400664:	d00c      	beq.n	400680 <sd_mmc_check+0x3c4>
  400666:	7eda      	ldrb	r2, [r3, #27]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400668:	7e98      	ldrb	r0, [r3, #26]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40066a:	7e59      	ldrb	r1, [r3, #25]
  40066c:	0409      	lsls	r1, r1, #16
  40066e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400672:	430a      	orrs	r2, r1
	}
	value &=  ((uint32_t)1 << size) - 1;
  400674:	f3c2 0215 	ubfx	r2, r2, #0, #22
		sd_mmc_card->capacity =
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
  400678:	3201      	adds	r2, #1
  40067a:	0252      	lsls	r2, r2, #9
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
		sd_mmc_card->capacity =
  40067c:	605a      	str	r2, [r3, #4]
  40067e:	e019      	b.n	4006b4 <sd_mmc_check+0x3f8>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400680:	7e98      	ldrb	r0, [r3, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400682:	7e1a      	ldrb	r2, [r3, #24]
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400684:	7e59      	ldrb	r1, [r3, #25]
  400686:	0089      	lsls	r1, r1, #2
  400688:	ea41 2282 	orr.w	r2, r1, r2, lsl #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40068c:	ea42 12a0 	orr.w	r2, r2, r0, asr #6
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400690:	7f18      	ldrb	r0, [r3, #28]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400692:	7ed9      	ldrb	r1, [r3, #27]
  400694:	0049      	lsls	r1, r1, #1
  400696:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
  40069a:	f3c2 020b 	ubfx	r2, r2, #0, #12
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  40069e:	3201      	adds	r2, #1
  4006a0:	f001 0107 	and.w	r1, r1, #7
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  4006a4:	3102      	adds	r1, #2
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
		sd_mmc_card->capacity =
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  4006a6:	408a      	lsls	r2, r1
  4006a8:	7dd9      	ldrb	r1, [r3, #23]
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
  4006aa:	f001 010f 	and.w	r1, r1, #15
  4006ae:	408a      	lsls	r2, r1
				(1 << SD_CSD_1_0_READ_BL_LEN(sd_mmc_card->csd))
				/ 1024;
  4006b0:	0a92      	lsrs	r2, r2, #10
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
				* 512;
	} else {
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
  4006b2:	605a      	str	r2, [r3, #4]
		}
		sd_decode_csd();
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
  4006b4:	4b29      	ldr	r3, [pc, #164]	; (40075c <sd_mmc_check+0x4a0>)
  4006b6:	681b      	ldr	r3, [r3, #0]
  4006b8:	8999      	ldrh	r1, [r3, #12]
			return false;
		}
		sd_decode_csd();
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  4006ba:	f243 1007 	movw	r0, #12551	; 0x3107
  4006be:	0409      	lsls	r1, r1, #16
  4006c0:	4b24      	ldr	r3, [pc, #144]	; (400754 <sd_mmc_check+0x498>)
  4006c2:	4798      	blx	r3
  4006c4:	2800      	cmp	r0, #0
  4006c6:	f000 80df 	beq.w	400888 <sd_mmc_check+0x5cc>
			(uint32_t)sd_mmc_card->rca << 16)) {
		return false;
	}
	// SD MEMORY, Read the SCR to get card version
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4006ca:	4b24      	ldr	r3, [pc, #144]	; (40075c <sd_mmc_check+0x4a0>)
  4006cc:	681b      	ldr	r3, [r3, #0]
  4006ce:	7bda      	ldrb	r2, [r3, #15]
  4006d0:	f012 0f01 	tst.w	r2, #1
  4006d4:	d05e      	beq.n	400794 <sd_mmc_check+0x4d8>
{
	uint8_t scr[SD_SCR_REG_BSIZE];

	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  4006d6:	8999      	ldrh	r1, [r3, #12]
  4006d8:	f241 1037 	movw	r0, #4407	; 0x1137
  4006dc:	0409      	lsls	r1, r1, #16
  4006de:	4b1d      	ldr	r3, [pc, #116]	; (400754 <sd_mmc_check+0x498>)
  4006e0:	4798      	blx	r3
  4006e2:	2800      	cmp	r0, #0
  4006e4:	f000 80d0 	beq.w	400888 <sd_mmc_check+0x5cc>
		return false;
	}
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
  4006e8:	2301      	movs	r3, #1
  4006ea:	9300      	str	r3, [sp, #0]
  4006ec:	4823      	ldr	r0, [pc, #140]	; (40077c <sd_mmc_check+0x4c0>)
  4006ee:	2100      	movs	r1, #0
  4006f0:	2208      	movs	r2, #8
  4006f2:	4c23      	ldr	r4, [pc, #140]	; (400780 <sd_mmc_check+0x4c4>)
  4006f4:	47a0      	blx	r4
  4006f6:	2800      	cmp	r0, #0
  4006f8:	f000 80c6 	beq.w	400888 <sd_mmc_check+0x5cc>
			SD_SCR_REG_BSIZE, 1, true)) {
		return false;
	}
	if (!driver_start_read_blocks(scr, 1)) {
  4006fc:	a804      	add	r0, sp, #16
  4006fe:	2101      	movs	r1, #1
  400700:	4b20      	ldr	r3, [pc, #128]	; (400784 <sd_mmc_check+0x4c8>)
  400702:	4798      	blx	r3
  400704:	2800      	cmp	r0, #0
  400706:	f000 80bf 	beq.w	400888 <sd_mmc_check+0x5cc>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
  40070a:	4b1f      	ldr	r3, [pc, #124]	; (400788 <sd_mmc_check+0x4cc>)
  40070c:	4798      	blx	r3
  40070e:	2800      	cmp	r0, #0
  400710:	f000 80ba 	beq.w	400888 <sd_mmc_check+0x5cc>
  400714:	f89d 3010 	ldrb.w	r3, [sp, #16]
		return false;
	}

	// Get SD Memory Card - Spec. Version
	switch (SD_SCR_SD_SPEC(scr)) {
  400718:	f003 030f 	and.w	r3, r3, #15
  40071c:	2b01      	cmp	r3, #1
  40071e:	d008      	beq.n	400732 <sd_mmc_check+0x476>
  400720:	b113      	cbz	r3, 400728 <sd_mmc_check+0x46c>
  400722:	2b02      	cmp	r3, #2
  400724:	d00a      	beq.n	40073c <sd_mmc_check+0x480>
  400726:	e031      	b.n	40078c <sd_mmc_check+0x4d0>
	case SD_SCR_SD_SPEC_1_0_01:
		sd_mmc_card->version = CARD_VER_SD_1_0;
  400728:	4b0c      	ldr	r3, [pc, #48]	; (40075c <sd_mmc_check+0x4a0>)
  40072a:	681b      	ldr	r3, [r3, #0]
  40072c:	2210      	movs	r2, #16
  40072e:	741a      	strb	r2, [r3, #16]
  400730:	e030      	b.n	400794 <sd_mmc_check+0x4d8>
		break;

	case SD_SCR_SD_SPEC_1_10:
		sd_mmc_card->version = CARD_VER_SD_1_10;
  400732:	4b0a      	ldr	r3, [pc, #40]	; (40075c <sd_mmc_check+0x4a0>)
  400734:	681b      	ldr	r3, [r3, #0]
  400736:	221a      	movs	r2, #26
  400738:	741a      	strb	r2, [r3, #16]
  40073a:	e02b      	b.n	400794 <sd_mmc_check+0x4d8>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40073c:	f89d 3012 	ldrb.w	r3, [sp, #18]
		break;

	case SD_SCR_SD_SPEC_2_00:
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
  400740:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
  400742:	4b06      	ldr	r3, [pc, #24]	; (40075c <sd_mmc_check+0x4a0>)
  400744:	681b      	ldr	r3, [r3, #0]
  400746:	bf14      	ite	ne
  400748:	2230      	movne	r2, #48	; 0x30
		} else {
			sd_mmc_card->version = CARD_VER_SD_2_0;
  40074a:	2220      	moveq	r2, #32
  40074c:	741a      	strb	r2, [r3, #16]
  40074e:	e021      	b.n	400794 <sd_mmc_check+0x4d8>
  400750:	01b70100 	.word	0x01b70100
  400754:	00401169 	.word	0x00401169
  400758:	00401195 	.word	0x00401195
  40075c:	200008f4 	.word	0x200008f4
  400760:	00400129 	.word	0x00400129
  400764:	004010cd 	.word	0x004010cd
  400768:	03b90100 	.word	0x03b90100
  40076c:	03197500 	.word	0x03197500
  400770:	00400155 	.word	0x00400155
  400774:	0040a714 	.word	0x0040a714
  400778:	0040a6d4 	.word	0x0040a6d4
  40077c:	00081133 	.word	0x00081133
  400780:	004011cd 	.word	0x004011cd
  400784:	00401311 	.word	0x00401311
  400788:	00401379 	.word	0x00401379
		}
		break;

	default:
		sd_mmc_card->version = CARD_VER_SD_1_0;
  40078c:	4b5b      	ldr	r3, [pc, #364]	; (4008fc <sd_mmc_check+0x640>)
  40078e:	681b      	ldr	r3, [r3, #0]
  400790:	2210      	movs	r2, #16
  400792:	741a      	strb	r2, [r3, #16]
	if (IS_SDIO()) {
		if (!sdio_get_max_speed()) {
			return false;
		}
	}
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
  400794:	4b5a      	ldr	r3, [pc, #360]	; (400900 <sd_mmc_check+0x644>)
  400796:	7818      	ldrb	r0, [r3, #0]
  400798:	4b5a      	ldr	r3, [pc, #360]	; (400904 <sd_mmc_check+0x648>)
  40079a:	4798      	blx	r3
  40079c:	2803      	cmp	r0, #3
  40079e:	d91a      	bls.n	4007d6 <sd_mmc_check+0x51a>
		if (IS_SDIO()) {
			if (!sdio_cmd52_set_bus_width()) {
				return false;
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  4007a0:	4b56      	ldr	r3, [pc, #344]	; (4008fc <sd_mmc_check+0x640>)
  4007a2:	681b      	ldr	r3, [r3, #0]
  4007a4:	7bda      	ldrb	r2, [r3, #15]
  4007a6:	f012 0f01 	tst.w	r2, #1
  4007aa:	d012      	beq.n	4007d2 <sd_mmc_check+0x516>
 */
static bool sd_acmd6(void)
{
	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  4007ac:	8999      	ldrh	r1, [r3, #12]
  4007ae:	f241 1037 	movw	r0, #4407	; 0x1137
  4007b2:	0409      	lsls	r1, r1, #16
  4007b4:	4b54      	ldr	r3, [pc, #336]	; (400908 <sd_mmc_check+0x64c>)
  4007b6:	4798      	blx	r3
  4007b8:	2800      	cmp	r0, #0
  4007ba:	d065      	beq.n	400888 <sd_mmc_check+0x5cc>
		return false;
	}
	// 10b = 4 bits bus
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
  4007bc:	f241 1006 	movw	r0, #4358	; 0x1106
  4007c0:	2102      	movs	r1, #2
  4007c2:	4b51      	ldr	r3, [pc, #324]	; (400908 <sd_mmc_check+0x64c>)
  4007c4:	4798      	blx	r3
  4007c6:	2800      	cmp	r0, #0
  4007c8:	d05e      	beq.n	400888 <sd_mmc_check+0x5cc>
		return false;
	}
	sd_mmc_card->bus_width = 4;
  4007ca:	4b4c      	ldr	r3, [pc, #304]	; (4008fc <sd_mmc_check+0x640>)
  4007cc:	681b      	ldr	r3, [r3, #0]
  4007ce:	2204      	movs	r2, #4
  4007d0:	745a      	strb	r2, [r3, #17]
			if (!sd_acmd6()) {
				return false;
			}
		}
		// Switch to selected bus mode
		sd_mmc_configure_slot();
  4007d2:	4b4e      	ldr	r3, [pc, #312]	; (40090c <sd_mmc_check+0x650>)
  4007d4:	4798      	blx	r3
	}
	if (driver_is_high_speed_capable()) {
  4007d6:	4b4e      	ldr	r3, [pc, #312]	; (400910 <sd_mmc_check+0x654>)
  4007d8:	4798      	blx	r3
  4007da:	2800      	cmp	r0, #0
  4007dc:	d03f      	beq.n	40085e <sd_mmc_check+0x5a2>
		if (IS_SDIO()) {
			if (!sdio_cmd52_set_high_speed()) {
				return false;
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  4007de:	4b47      	ldr	r3, [pc, #284]	; (4008fc <sd_mmc_check+0x640>)
  4007e0:	681b      	ldr	r3, [r3, #0]
  4007e2:	7bda      	ldrb	r2, [r3, #15]
  4007e4:	f012 0f01 	tst.w	r2, #1
  4007e8:	d037      	beq.n	40085a <sd_mmc_check+0x59e>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
  4007ea:	7c1b      	ldrb	r3, [r3, #16]
  4007ec:	2b10      	cmp	r3, #16
  4007ee:	d934      	bls.n	40085a <sd_mmc_check+0x59e>
 *
 * \return true if success, otherwise false
 */
static bool sd_cm6_set_high_speed(void)
{
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
  4007f0:	2440      	movs	r4, #64	; 0x40
  4007f2:	a804      	add	r0, sp, #16
  4007f4:	2100      	movs	r1, #0
  4007f6:	4622      	mov	r2, r4
  4007f8:	4b46      	ldr	r3, [pc, #280]	; (400914 <sd_mmc_check+0x658>)
  4007fa:	4798      	blx	r3

	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
  4007fc:	2301      	movs	r3, #1
  4007fe:	9300      	str	r3, [sp, #0]
  400800:	4845      	ldr	r0, [pc, #276]	; (400918 <sd_mmc_check+0x65c>)
  400802:	4946      	ldr	r1, [pc, #280]	; (40091c <sd_mmc_check+0x660>)
  400804:	4622      	mov	r2, r4
  400806:	4c46      	ldr	r4, [pc, #280]	; (400920 <sd_mmc_check+0x664>)
  400808:	47a0      	blx	r4
  40080a:	2800      	cmp	r0, #0
  40080c:	d03c      	beq.n	400888 <sd_mmc_check+0x5cc>
			| SD_CMD6_GRP2_DEFAULT
			| SD_CMD6_GRP1_HIGH_SPEED,
			SD_SW_STATUS_BSIZE, 1, true)) {
		return false;
	}
	if (!driver_start_read_blocks(switch_status, 1)) {
  40080e:	a804      	add	r0, sp, #16
  400810:	2101      	movs	r1, #1
  400812:	4b44      	ldr	r3, [pc, #272]	; (400924 <sd_mmc_check+0x668>)
  400814:	4798      	blx	r3
  400816:	2800      	cmp	r0, #0
  400818:	d036      	beq.n	400888 <sd_mmc_check+0x5cc>
		return false;
	}
	if (!driver_wait_end_of_read_blocks()) {
  40081a:	4b43      	ldr	r3, [pc, #268]	; (400928 <sd_mmc_check+0x66c>)
  40081c:	4798      	blx	r3
  40081e:	2800      	cmp	r0, #0
  400820:	d032      	beq.n	400888 <sd_mmc_check+0x5cc>
		return false;
	}

	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400822:	4b42      	ldr	r3, [pc, #264]	; (40092c <sd_mmc_check+0x670>)
  400824:	4798      	blx	r3
  400826:	f010 0f80 	tst.w	r0, #128	; 0x80
  40082a:	d12d      	bne.n	400888 <sd_mmc_check+0x5cc>
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
	}
	value &=  ((uint32_t)1 << size) - 1;
  40082c:	f89d 3020 	ldrb.w	r3, [sp, #32]
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
	}
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
  400830:	f003 030f 	and.w	r3, r3, #15
  400834:	2b0f      	cmp	r3, #15
  400836:	d010      	beq.n	40085a <sd_mmc_check+0x59e>
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400838:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  40083c:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
			== SD_SW_STATUS_FUN_GRP_RC_ERROR) {
		// No supported, it is not a protocol error
		return true;
	}
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
  400840:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
  400844:	d120      	bne.n	400888 <sd_mmc_check+0x5cc>
		sd_mmc_debug("%s: CMD6 SD_SW_STATUS_FUN_GRP1_BUSY\n\r", __func__);
		return false;
	}
	// CMD6 function switching period is within 8 clocks
	// after the end bit of status data.
	driver_send_clock();
  400846:	4b3a      	ldr	r3, [pc, #232]	; (400930 <sd_mmc_check+0x674>)
  400848:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
  40084a:	4b2c      	ldr	r3, [pc, #176]	; (4008fc <sd_mmc_check+0x640>)
  40084c:	681b      	ldr	r3, [r3, #0]
  40084e:	2201      	movs	r2, #1
  400850:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400854:	681a      	ldr	r2, [r3, #0]
  400856:	0052      	lsls	r2, r2, #1
  400858:	601a      	str	r2, [r3, #0]
					return false;
				}
			}
		}
		// Valid new configuration
		sd_mmc_configure_slot();
  40085a:	4b2c      	ldr	r3, [pc, #176]	; (40090c <sd_mmc_check+0x650>)
  40085c:	4798      	blx	r3
	}
	// SD MEMORY, Set default block size
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40085e:	4b27      	ldr	r3, [pc, #156]	; (4008fc <sd_mmc_check+0x640>)
  400860:	681b      	ldr	r3, [r3, #0]
  400862:	7bdb      	ldrb	r3, [r3, #15]
  400864:	f013 0f01 	tst.w	r3, #1
  400868:	d006      	beq.n	400878 <sd_mmc_check+0x5bc>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  40086a:	f241 1010 	movw	r0, #4368	; 0x1110
  40086e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400872:	4b25      	ldr	r3, [pc, #148]	; (400908 <sd_mmc_check+0x64c>)
  400874:	4798      	blx	r3
		sd_mmc_deselect_slot();
		return sd_mmc_err;
	}

	// Initialization of the card requested
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
  400876:	b138      	cbz	r0, 400888 <sd_mmc_check+0x5cc>
			: sd_mmc_mci_card_init()) {
		sd_mmc_debug("SD/MMC card ready\n\r");
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
  400878:	4b20      	ldr	r3, [pc, #128]	; (4008fc <sd_mmc_check+0x640>)
  40087a:	681b      	ldr	r3, [r3, #0]
  40087c:	2200      	movs	r2, #0
  40087e:	739a      	strb	r2, [r3, #14]
		sd_mmc_deselect_slot();
  400880:	4b2c      	ldr	r3, [pc, #176]	; (400934 <sd_mmc_check+0x678>)
  400882:	4798      	blx	r3
		// To notify that the card has been just initialized
		// It is necessary for USB Device MSC
		return SD_MMC_INIT_ONGOING;
  400884:	2001      	movs	r0, #1
  400886:	e036      	b.n	4008f6 <sd_mmc_check+0x63a>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
  400888:	4b1c      	ldr	r3, [pc, #112]	; (4008fc <sd_mmc_check+0x640>)
  40088a:	681b      	ldr	r3, [r3, #0]
  40088c:	2403      	movs	r4, #3
  40088e:	739c      	strb	r4, [r3, #14]
	sd_mmc_deselect_slot();
  400890:	4b28      	ldr	r3, [pc, #160]	; (400934 <sd_mmc_check+0x678>)
  400892:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
  400894:	4620      	mov	r0, r4
  400896:	e02e      	b.n	4008f6 <sd_mmc_check+0x63a>
 */
static bool sd_cmd8(uint8_t * v2)
{
	uint32_t resp;

	*v2 = 0;
  400898:	2600      	movs	r6, #0
  40089a:	e000      	b.n	40089e <sd_mmc_check+0x5e2>
  40089c:	2600      	movs	r6, #0
	// Try to get the SDIO card's operating condition
	if (!sdio_op_cond()) {
		return false;
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40089e:	4b17      	ldr	r3, [pc, #92]	; (4008fc <sd_mmc_check+0x640>)
  4008a0:	681b      	ldr	r3, [r3, #0]
  4008a2:	7bdb      	ldrb	r3, [r3, #15]
  4008a4:	f013 0f01 	tst.w	r3, #1
  4008a8:	f43f aeaf 	beq.w	40060a <sd_mmc_check+0x34e>
  4008ac:	e53a      	b.n	400324 <sd_mmc_check+0x68>
		// Try to get the SD card's operating condition
		if (!sd_mci_op_cond(v2)) {
			// It is not a SD card
			sd_mmc_debug("Start MMC Install\n\r");
			sd_mmc_card->type = CARD_TYPE_MMC;
  4008ae:	4b13      	ldr	r3, [pc, #76]	; (4008fc <sd_mmc_check+0x640>)
  4008b0:	681b      	ldr	r3, [r3, #0]
  4008b2:	2202      	movs	r2, #2
  4008b4:	73da      	strb	r2, [r3, #15]
static bool sd_mmc_mci_install_mmc(void)
{
	uint8_t b_authorize_high_speed;

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  4008b6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4008ba:	2100      	movs	r1, #0
  4008bc:	4b12      	ldr	r3, [pc, #72]	; (400908 <sd_mmc_check+0x64c>)
  4008be:	4798      	blx	r3
  4008c0:	2800      	cmp	r0, #0
  4008c2:	d0e1      	beq.n	400888 <sd_mmc_check+0x5cc>
  4008c4:	e557      	b.n	400376 <sd_mmc_check+0xba>
			sd_mmc_card->type = CARD_TYPE_MMC;
			return sd_mmc_mci_install_mmc();
		}
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4008c6:	4b0d      	ldr	r3, [pc, #52]	; (4008fc <sd_mmc_check+0x640>)
  4008c8:	681b      	ldr	r3, [r3, #0]
  4008ca:	7bdb      	ldrb	r3, [r3, #15]
  4008cc:	f013 0f01 	tst.w	r3, #1
  4008d0:	f47f ae93 	bne.w	4005fa <sd_mmc_check+0x33e>
  4008d4:	e699      	b.n	40060a <sd_mmc_check+0x34e>
		return false;
	}

	// Put the Card in Identify Mode
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  4008d6:	f645 3002 	movw	r0, #23298	; 0x5b02
  4008da:	2100      	movs	r1, #0
  4008dc:	4b0a      	ldr	r3, [pc, #40]	; (400908 <sd_mmc_check+0x64c>)
  4008de:	4798      	blx	r3
  4008e0:	2800      	cmp	r0, #0
  4008e2:	d0d1      	beq.n	400888 <sd_mmc_check+0x5cc>
  4008e4:	e566      	b.n	4003b4 <sd_mmc_check+0xf8>
		// For MMC 4.0 Higher version
		// Get EXT_CSD
		if (!mmc_cmd8(&b_authorize_high_speed)) {
			return false;
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
  4008e6:	4b06      	ldr	r3, [pc, #24]	; (400900 <sd_mmc_check+0x644>)
  4008e8:	7818      	ldrb	r0, [r3, #0]
  4008ea:	4b06      	ldr	r3, [pc, #24]	; (400904 <sd_mmc_check+0x648>)
  4008ec:	4798      	blx	r3
  4008ee:	2803      	cmp	r0, #3
  4008f0:	f63f ae10 	bhi.w	400514 <sd_mmc_check+0x258>
  4008f4:	e651      	b.n	40059a <sd_mmc_check+0x2de>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
  4008f6:	b014      	add	sp, #80	; 0x50
  4008f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008fc:	200008f4 	.word	0x200008f4
  400900:	200008fa 	.word	0x200008fa
  400904:	004010c1 	.word	0x004010c1
  400908:	00401169 	.word	0x00401169
  40090c:	00400129 	.word	0x00400129
  400910:	004010cd 	.word	0x004010cd
  400914:	004048e1 	.word	0x004048e1
  400918:	00081106 	.word	0x00081106
  40091c:	80ffff01 	.word	0x80ffff01
  400920:	004011cd 	.word	0x004011cd
  400924:	00401311 	.word	0x00401311
  400928:	00401379 	.word	0x00401379
  40092c:	00401195 	.word	0x00401195
  400930:	00401145 	.word	0x00401145
  400934:	00400185 	.word	0x00400185

00400938 <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
  400938:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  40093a:	4b05      	ldr	r3, [pc, #20]	; (400950 <sd_mmc_get_type+0x18>)
  40093c:	4798      	blx	r3
  40093e:	b928      	cbnz	r0, 40094c <sd_mmc_get_type+0x14>
		return CARD_TYPE_UNKNOWN;
	}
	sd_mmc_deselect_slot();
  400940:	4b04      	ldr	r3, [pc, #16]	; (400954 <sd_mmc_get_type+0x1c>)
  400942:	4798      	blx	r3
	return sd_mmc_card->type;
  400944:	4b04      	ldr	r3, [pc, #16]	; (400958 <sd_mmc_get_type+0x20>)
  400946:	681b      	ldr	r3, [r3, #0]
  400948:	7bd8      	ldrb	r0, [r3, #15]
  40094a:	bd08      	pop	{r3, pc}
}

card_type_t sd_mmc_get_type(uint8_t slot)
{
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
		return CARD_TYPE_UNKNOWN;
  40094c:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
  40094e:	bd08      	pop	{r3, pc}
  400950:	0040019d 	.word	0x0040019d
  400954:	00400185 	.word	0x00400185
  400958:	200008f4 	.word	0x200008f4

0040095c <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
  40095c:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  40095e:	4b05      	ldr	r3, [pc, #20]	; (400974 <sd_mmc_get_capacity+0x18>)
  400960:	4798      	blx	r3
  400962:	b928      	cbnz	r0, 400970 <sd_mmc_get_capacity+0x14>
		return 0;
	}
	sd_mmc_deselect_slot();
  400964:	4b04      	ldr	r3, [pc, #16]	; (400978 <sd_mmc_get_capacity+0x1c>)
  400966:	4798      	blx	r3
	return sd_mmc_card->capacity;
  400968:	4b04      	ldr	r3, [pc, #16]	; (40097c <sd_mmc_get_capacity+0x20>)
  40096a:	681b      	ldr	r3, [r3, #0]
  40096c:	6858      	ldr	r0, [r3, #4]
  40096e:	bd08      	pop	{r3, pc}
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
		return 0;
  400970:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
  400972:	bd08      	pop	{r3, pc}
  400974:	0040019d 	.word	0x0040019d
  400978:	00400185 	.word	0x00400185
  40097c:	200008f4 	.word	0x200008f4

00400980 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
  400980:	2000      	movs	r0, #0
  400982:	4770      	bx	lr

00400984 <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400984:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400988:	b083      	sub	sp, #12
  40098a:	4689      	mov	r9, r1
  40098c:	4690      	mov	r8, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  40098e:	4b25      	ldr	r3, [pc, #148]	; (400a24 <sd_mmc_init_read_blocks+0xa0>)
  400990:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400992:	2800      	cmp	r0, #0
  400994:	d131      	bne.n	4009fa <sd_mmc_init_read_blocks+0x76>
  400996:	4c24      	ldr	r4, [pc, #144]	; (400a28 <sd_mmc_init_read_blocks+0xa4>)
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
  400998:	4e24      	ldr	r6, [pc, #144]	; (400a2c <sd_mmc_init_read_blocks+0xa8>)
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  40099a:	4d25      	ldr	r5, [pc, #148]	; (400a30 <sd_mmc_init_read_blocks+0xac>)
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  40099c:	4f25      	ldr	r7, [pc, #148]	; (400a34 <sd_mmc_init_read_blocks+0xb0>)
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
  40099e:	6833      	ldr	r3, [r6, #0]
  4009a0:	8999      	ldrh	r1, [r3, #12]
			// Check busy flag
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  4009a2:	f241 100d 	movw	r0, #4365	; 0x110d
  4009a6:	0409      	lsls	r1, r1, #16
  4009a8:	47a8      	blx	r5
  4009aa:	b338      	cbz	r0, 4009fc <sd_mmc_init_read_blocks+0x78>
					(uint32_t)sd_mmc_card->rca << 16)) {
				return false;
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  4009ac:	47b8      	blx	r7
  4009ae:	f410 7f80 	tst.w	r0, #256	; 0x100
  4009b2:	d127      	bne.n	400a04 <sd_mmc_init_read_blocks+0x80>
				break;
			}
		}
		if (nec_timeout-- == 0) {
  4009b4:	3c01      	subs	r4, #1
  4009b6:	d1f2      	bne.n	40099e <sd_mmc_init_read_blocks+0x1a>
  4009b8:	e020      	b.n	4009fc <sd_mmc_init_read_blocks+0x78>
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  4009ba:	ea4f 2949 	mov.w	r9, r9, lsl #9
	}

	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  4009be:	2301      	movs	r3, #1
  4009c0:	9300      	str	r3, [sp, #0]
  4009c2:	4649      	mov	r1, r9
  4009c4:	f44f 7200 	mov.w	r2, #512	; 0x200
  4009c8:	4643      	mov	r3, r8
  4009ca:	4c1b      	ldr	r4, [pc, #108]	; (400a38 <sd_mmc_init_read_blocks+0xb4>)
  4009cc:	47a0      	blx	r4
  4009ce:	b918      	cbnz	r0, 4009d8 <sd_mmc_init_read_blocks+0x54>
		sd_mmc_deselect_slot();
  4009d0:	4b1a      	ldr	r3, [pc, #104]	; (400a3c <sd_mmc_init_read_blocks+0xb8>)
  4009d2:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  4009d4:	2005      	movs	r0, #5
  4009d6:	e022      	b.n	400a1e <sd_mmc_init_read_blocks+0x9a>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
  4009d8:	4b16      	ldr	r3, [pc, #88]	; (400a34 <sd_mmc_init_read_blocks+0xb0>)
  4009da:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  4009dc:	4b18      	ldr	r3, [pc, #96]	; (400a40 <sd_mmc_init_read_blocks+0xbc>)
  4009de:	4003      	ands	r3, r0
  4009e0:	b11b      	cbz	r3, 4009ea <sd_mmc_init_read_blocks+0x66>
			sd_mmc_debug("%s: Read blocks %02d resp32 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
  4009e2:	4b16      	ldr	r3, [pc, #88]	; (400a3c <sd_mmc_init_read_blocks+0xb8>)
  4009e4:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  4009e6:	2005      	movs	r0, #5
  4009e8:	e019      	b.n	400a1e <sd_mmc_init_read_blocks+0x9a>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
  4009ea:	4b16      	ldr	r3, [pc, #88]	; (400a44 <sd_mmc_init_read_blocks+0xc0>)
  4009ec:	f8a3 8000 	strh.w	r8, [r3]
	sd_mmc_nb_block_to_tranfer = nb_block;
  4009f0:	4b15      	ldr	r3, [pc, #84]	; (400a48 <sd_mmc_init_read_blocks+0xc4>)
  4009f2:	f8a3 8000 	strh.w	r8, [r3]
	return SD_MMC_OK;
  4009f6:	2000      	movs	r0, #0
  4009f8:	e011      	b.n	400a1e <sd_mmc_init_read_blocks+0x9a>
  4009fa:	e010      	b.n	400a1e <sd_mmc_init_read_blocks+0x9a>
		return sd_mmc_err;
	}

	// Wait for data ready status
	if (!sd_mmc_cmd13()) {
		sd_mmc_deselect_slot();
  4009fc:	4b0f      	ldr	r3, [pc, #60]	; (400a3c <sd_mmc_init_read_blocks+0xb8>)
  4009fe:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400a00:	2005      	movs	r0, #5
  400a02:	e00c      	b.n	400a1e <sd_mmc_init_read_blocks+0x9a>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD18_READ_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
  400a04:	4811      	ldr	r0, [pc, #68]	; (400a4c <sd_mmc_init_read_blocks+0xc8>)
  400a06:	4b12      	ldr	r3, [pc, #72]	; (400a50 <sd_mmc_init_read_blocks+0xcc>)
  400a08:	f1b8 0f01 	cmp.w	r8, #1
  400a0c:	bf88      	it	hi
  400a0e:	4618      	movhi	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400a10:	4b06      	ldr	r3, [pc, #24]	; (400a2c <sd_mmc_init_read_blocks+0xa8>)
  400a12:	681b      	ldr	r3, [r3, #0]
  400a14:	7bdb      	ldrb	r3, [r3, #15]
  400a16:	f013 0f08 	tst.w	r3, #8
  400a1a:	d1d0      	bne.n	4009be <sd_mmc_init_read_blocks+0x3a>
  400a1c:	e7cd      	b.n	4009ba <sd_mmc_init_read_blocks+0x36>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400a1e:	b003      	add	sp, #12
  400a20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400a24:	0040019d 	.word	0x0040019d
  400a28:	00030d41 	.word	0x00030d41
  400a2c:	200008f4 	.word	0x200008f4
  400a30:	00401169 	.word	0x00401169
  400a34:	00401195 	.word	0x00401195
  400a38:	004011cd 	.word	0x004011cd
  400a3c:	00400185 	.word	0x00400185
  400a40:	e4580000 	.word	0xe4580000
  400a44:	200008f8 	.word	0x200008f8
  400a48:	200008f0 	.word	0x200008f0
  400a4c:	00081111 	.word	0x00081111
  400a50:	00101112 	.word	0x00101112

00400a54 <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
  400a54:	b510      	push	{r4, lr}
  400a56:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
  400a58:	4b06      	ldr	r3, [pc, #24]	; (400a74 <sd_mmc_start_read_blocks+0x20>)
  400a5a:	4798      	blx	r3
  400a5c:	b920      	cbnz	r0, 400a68 <sd_mmc_start_read_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400a5e:	2200      	movs	r2, #0
  400a60:	4b05      	ldr	r3, [pc, #20]	; (400a78 <sd_mmc_start_read_blocks+0x24>)
  400a62:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400a64:	2005      	movs	r0, #5
  400a66:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400a68:	4a03      	ldr	r2, [pc, #12]	; (400a78 <sd_mmc_start_read_blocks+0x24>)
  400a6a:	8813      	ldrh	r3, [r2, #0]
  400a6c:	1b1c      	subs	r4, r3, r4
  400a6e:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400a70:	2000      	movs	r0, #0
}
  400a72:	bd10      	pop	{r4, pc}
  400a74:	00401311 	.word	0x00401311
  400a78:	200008f8 	.word	0x200008f8

00400a7c <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
  400a7c:	b510      	push	{r4, lr}
  400a7e:	4604      	mov	r4, r0
	if (!driver_wait_end_of_read_blocks()) {
  400a80:	4b12      	ldr	r3, [pc, #72]	; (400acc <sd_mmc_wait_end_of_read_blocks+0x50>)
  400a82:	4798      	blx	r3
  400a84:	b1f0      	cbz	r0, 400ac4 <sd_mmc_wait_end_of_read_blocks+0x48>
		return SD_MMC_ERR_COMM;
	}
	if (abort) {
  400a86:	b11c      	cbz	r4, 400a90 <sd_mmc_wait_end_of_read_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400a88:	2200      	movs	r2, #0
  400a8a:	4b11      	ldr	r3, [pc, #68]	; (400ad0 <sd_mmc_wait_end_of_read_blocks+0x54>)
  400a8c:	801a      	strh	r2, [r3, #0]
  400a8e:	e002      	b.n	400a96 <sd_mmc_wait_end_of_read_blocks+0x1a>
	} else if (sd_mmc_nb_block_remaining) {
  400a90:	4b0f      	ldr	r3, [pc, #60]	; (400ad0 <sd_mmc_wait_end_of_read_blocks+0x54>)
  400a92:	881b      	ldrh	r3, [r3, #0]
  400a94:	b9c3      	cbnz	r3, 400ac8 <sd_mmc_wait_end_of_read_blocks+0x4c>
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400a96:	4b0f      	ldr	r3, [pc, #60]	; (400ad4 <sd_mmc_wait_end_of_read_blocks+0x58>)
  400a98:	881b      	ldrh	r3, [r3, #0]
  400a9a:	2b01      	cmp	r3, #1
  400a9c:	d103      	bne.n	400aa6 <sd_mmc_wait_end_of_read_blocks+0x2a>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
  400a9e:	4b0e      	ldr	r3, [pc, #56]	; (400ad8 <sd_mmc_wait_end_of_read_blocks+0x5c>)
  400aa0:	4798      	blx	r3
		return SD_MMC_OK;
  400aa2:	2000      	movs	r0, #0
  400aa4:	bd10      	pop	{r4, pc}
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400aa6:	f243 100c 	movw	r0, #12556	; 0x310c
  400aaa:	2100      	movs	r1, #0
  400aac:	4b0b      	ldr	r3, [pc, #44]	; (400adc <sd_mmc_wait_end_of_read_blocks+0x60>)
  400aae:	4798      	blx	r3
  400ab0:	b920      	cbnz	r0, 400abc <sd_mmc_wait_end_of_read_blocks+0x40>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
  400ab2:	f243 100c 	movw	r0, #12556	; 0x310c
  400ab6:	2100      	movs	r1, #0
  400ab8:	4b08      	ldr	r3, [pc, #32]	; (400adc <sd_mmc_wait_end_of_read_blocks+0x60>)
  400aba:	4798      	blx	r3
	}
	sd_mmc_deselect_slot();
  400abc:	4b06      	ldr	r3, [pc, #24]	; (400ad8 <sd_mmc_wait_end_of_read_blocks+0x5c>)
  400abe:	4798      	blx	r3
	return SD_MMC_OK;
  400ac0:	2000      	movs	r0, #0
  400ac2:	bd10      	pop	{r4, pc}
}

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
	if (!driver_wait_end_of_read_blocks()) {
		return SD_MMC_ERR_COMM;
  400ac4:	2005      	movs	r0, #5
  400ac6:	bd10      	pop	{r4, pc}
	}
	if (abort) {
		sd_mmc_nb_block_remaining = 0;
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
  400ac8:	2000      	movs	r0, #0
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  400aca:	bd10      	pop	{r4, pc}
  400acc:	00401379 	.word	0x00401379
  400ad0:	200008f8 	.word	0x200008f8
  400ad4:	200008f0 	.word	0x200008f0
  400ad8:	00400185 	.word	0x00400185
  400adc:	00401169 	.word	0x00401169

00400ae0 <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400ae0:	b530      	push	{r4, r5, lr}
  400ae2:	b083      	sub	sp, #12
  400ae4:	460d      	mov	r5, r1
  400ae6:	4614      	mov	r4, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400ae8:	4b16      	ldr	r3, [pc, #88]	; (400b44 <sd_mmc_init_write_blocks+0x64>)
  400aea:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400aec:	bb38      	cbnz	r0, 400b3e <sd_mmc_init_write_blocks+0x5e>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD24_WRITE_BLOCK;
  400aee:	4816      	ldr	r0, [pc, #88]	; (400b48 <sd_mmc_init_write_blocks+0x68>)
  400af0:	4b16      	ldr	r3, [pc, #88]	; (400b4c <sd_mmc_init_write_blocks+0x6c>)
  400af2:	2c01      	cmp	r4, #1
  400af4:	bf88      	it	hi
  400af6:	4618      	movhi	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400af8:	4b15      	ldr	r3, [pc, #84]	; (400b50 <sd_mmc_init_write_blocks+0x70>)
  400afa:	681b      	ldr	r3, [r3, #0]
  400afc:	7bdb      	ldrb	r3, [r3, #15]
  400afe:	f013 0f08 	tst.w	r3, #8
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  400b02:	bf08      	it	eq
  400b04:	026d      	lsleq	r5, r5, #9
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400b06:	2301      	movs	r3, #1
  400b08:	9300      	str	r3, [sp, #0]
  400b0a:	4629      	mov	r1, r5
  400b0c:	f44f 7200 	mov.w	r2, #512	; 0x200
  400b10:	4623      	mov	r3, r4
  400b12:	4d10      	ldr	r5, [pc, #64]	; (400b54 <sd_mmc_init_write_blocks+0x74>)
  400b14:	47a8      	blx	r5
  400b16:	b918      	cbnz	r0, 400b20 <sd_mmc_init_write_blocks+0x40>
		sd_mmc_deselect_slot();
  400b18:	4b0f      	ldr	r3, [pc, #60]	; (400b58 <sd_mmc_init_write_blocks+0x78>)
  400b1a:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400b1c:	2005      	movs	r0, #5
  400b1e:	e00e      	b.n	400b3e <sd_mmc_init_write_blocks+0x5e>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
  400b20:	4b0e      	ldr	r3, [pc, #56]	; (400b5c <sd_mmc_init_write_blocks+0x7c>)
  400b22:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400b24:	4b0e      	ldr	r3, [pc, #56]	; (400b60 <sd_mmc_init_write_blocks+0x80>)
  400b26:	4003      	ands	r3, r0
  400b28:	b11b      	cbz	r3, 400b32 <sd_mmc_init_write_blocks+0x52>
			sd_mmc_debug("%s: Write blocks %02d r1 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
  400b2a:	4b0b      	ldr	r3, [pc, #44]	; (400b58 <sd_mmc_init_write_blocks+0x78>)
  400b2c:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400b2e:	2005      	movs	r0, #5
  400b30:	e005      	b.n	400b3e <sd_mmc_init_write_blocks+0x5e>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
  400b32:	4b0c      	ldr	r3, [pc, #48]	; (400b64 <sd_mmc_init_write_blocks+0x84>)
  400b34:	801c      	strh	r4, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400b36:	4b0c      	ldr	r3, [pc, #48]	; (400b68 <sd_mmc_init_write_blocks+0x88>)
  400b38:	801c      	strh	r4, [r3, #0]
	return SD_MMC_OK;
  400b3a:	2000      	movs	r0, #0
  400b3c:	e7ff      	b.n	400b3e <sd_mmc_init_write_blocks+0x5e>
}
  400b3e:	b003      	add	sp, #12
  400b40:	bd30      	pop	{r4, r5, pc}
  400b42:	bf00      	nop
  400b44:	0040019d 	.word	0x0040019d
  400b48:	00089118 	.word	0x00089118
  400b4c:	00109119 	.word	0x00109119
  400b50:	200008f4 	.word	0x200008f4
  400b54:	004011cd 	.word	0x004011cd
  400b58:	00400185 	.word	0x00400185
  400b5c:	00401195 	.word	0x00401195
  400b60:	e4580000 	.word	0xe4580000
  400b64:	200008f8 	.word	0x200008f8
  400b68:	200008f0 	.word	0x200008f0

00400b6c <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
  400b6c:	b510      	push	{r4, lr}
  400b6e:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
  400b70:	4b06      	ldr	r3, [pc, #24]	; (400b8c <sd_mmc_start_write_blocks+0x20>)
  400b72:	4798      	blx	r3
  400b74:	b920      	cbnz	r0, 400b80 <sd_mmc_start_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400b76:	2200      	movs	r2, #0
  400b78:	4b05      	ldr	r3, [pc, #20]	; (400b90 <sd_mmc_start_write_blocks+0x24>)
  400b7a:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400b7c:	2005      	movs	r0, #5
  400b7e:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400b80:	4a03      	ldr	r2, [pc, #12]	; (400b90 <sd_mmc_start_write_blocks+0x24>)
  400b82:	8813      	ldrh	r3, [r2, #0]
  400b84:	1b1c      	subs	r4, r3, r4
  400b86:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400b88:	2000      	movs	r0, #0
}
  400b8a:	bd10      	pop	{r4, pc}
  400b8c:	004013ed 	.word	0x004013ed
  400b90:	200008f8 	.word	0x200008f8

00400b94 <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
  400b94:	b510      	push	{r4, lr}
  400b96:	4604      	mov	r4, r0
	if (!driver_wait_end_of_write_blocks()) {
  400b98:	4b12      	ldr	r3, [pc, #72]	; (400be4 <sd_mmc_wait_end_of_write_blocks+0x50>)
  400b9a:	4798      	blx	r3
  400b9c:	b1e8      	cbz	r0, 400bda <sd_mmc_wait_end_of_write_blocks+0x46>
		return SD_MMC_ERR_COMM;
	}
	if (abort) {
  400b9e:	b11c      	cbz	r4, 400ba8 <sd_mmc_wait_end_of_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400ba0:	2200      	movs	r2, #0
  400ba2:	4b11      	ldr	r3, [pc, #68]	; (400be8 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400ba4:	801a      	strh	r2, [r3, #0]
  400ba6:	e002      	b.n	400bae <sd_mmc_wait_end_of_write_blocks+0x1a>
	} else if (sd_mmc_nb_block_remaining) {
  400ba8:	4b0f      	ldr	r3, [pc, #60]	; (400be8 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400baa:	881b      	ldrh	r3, [r3, #0]
  400bac:	b9bb      	cbnz	r3, 400bde <sd_mmc_wait_end_of_write_blocks+0x4a>
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400bae:	4b0f      	ldr	r3, [pc, #60]	; (400bec <sd_mmc_wait_end_of_write_blocks+0x58>)
  400bb0:	881b      	ldrh	r3, [r3, #0]
  400bb2:	2b01      	cmp	r3, #1
  400bb4:	d103      	bne.n	400bbe <sd_mmc_wait_end_of_write_blocks+0x2a>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
  400bb6:	4b0e      	ldr	r3, [pc, #56]	; (400bf0 <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400bb8:	4798      	blx	r3
		return SD_MMC_OK;
  400bba:	2000      	movs	r0, #0
  400bbc:	bd10      	pop	{r4, pc}
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400bbe:	f243 100c 	movw	r0, #12556	; 0x310c
  400bc2:	2100      	movs	r1, #0
  400bc4:	4b0b      	ldr	r3, [pc, #44]	; (400bf4 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400bc6:	4798      	blx	r3
  400bc8:	b918      	cbnz	r0, 400bd2 <sd_mmc_wait_end_of_write_blocks+0x3e>
			sd_mmc_deselect_slot();
  400bca:	4b09      	ldr	r3, [pc, #36]	; (400bf0 <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400bcc:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400bce:	2005      	movs	r0, #5
  400bd0:	bd10      	pop	{r4, pc}
		}
	}
	sd_mmc_deselect_slot();
  400bd2:	4b07      	ldr	r3, [pc, #28]	; (400bf0 <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400bd4:	4798      	blx	r3
	return SD_MMC_OK;
  400bd6:	2000      	movs	r0, #0
  400bd8:	bd10      	pop	{r4, pc}
}

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
	if (!driver_wait_end_of_write_blocks()) {
		return SD_MMC_ERR_COMM;
  400bda:	2005      	movs	r0, #5
  400bdc:	bd10      	pop	{r4, pc}
	}
	if (abort) {
		sd_mmc_nb_block_remaining = 0;
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
  400bde:	2000      	movs	r0, #0
			return SD_MMC_ERR_COMM;
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  400be0:	bd10      	pop	{r4, pc}
  400be2:	bf00      	nop
  400be4:	00401459 	.word	0x00401459
  400be8:	200008f8 	.word	0x200008f8
  400bec:	200008f0 	.word	0x200008f0
  400bf0:	00400185 	.word	0x00400185
  400bf4:	00401169 	.word	0x00401169

00400bf8 <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
  400bf8:	b510      	push	{r4, lr}
  400bfa:	4604      	mov	r4, r0
	switch (sd_mmc_check(slot))
  400bfc:	4b0f      	ldr	r3, [pc, #60]	; (400c3c <sd_mmc_test_unit_ready+0x44>)
  400bfe:	4798      	blx	r3
  400c00:	2801      	cmp	r0, #1
  400c02:	d016      	beq.n	400c32 <sd_mmc_test_unit_ready+0x3a>
  400c04:	b118      	cbz	r0, 400c0e <sd_mmc_test_unit_ready+0x16>
  400c06:	2802      	cmp	r0, #2
  400c08:	d00e      	beq.n	400c28 <sd_mmc_test_unit_ready+0x30>
	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
  400c0a:	2001      	movs	r0, #1
  400c0c:	bd10      	pop	{r4, pc}
Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
	switch (sd_mmc_check(slot))
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
  400c0e:	4b0c      	ldr	r3, [pc, #48]	; (400c40 <sd_mmc_test_unit_ready+0x48>)
  400c10:	5d1b      	ldrb	r3, [r3, r4]
  400c12:	b983      	cbnz	r3, 400c36 <sd_mmc_test_unit_ready+0x3e>
			return CTRL_NO_PRESENT;
		}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
  400c14:	4620      	mov	r0, r4
  400c16:	4b0b      	ldr	r3, [pc, #44]	; (400c44 <sd_mmc_test_unit_ready+0x4c>)
  400c18:	4798      	blx	r3
  400c1a:	f000 0003 	and.w	r0, r0, #3
			return CTRL_GOOD;
		}
		// It is not a memory card
		return CTRL_NO_PRESENT;
  400c1e:	2800      	cmp	r0, #0
  400c20:	bf14      	ite	ne
  400c22:	2000      	movne	r0, #0
  400c24:	2002      	moveq	r0, #2
  400c26:	bd10      	pop	{r4, pc}

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;

	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
  400c28:	2200      	movs	r2, #0
  400c2a:	4b05      	ldr	r3, [pc, #20]	; (400c40 <sd_mmc_test_unit_ready+0x48>)
  400c2c:	551a      	strb	r2, [r3, r4]
		return CTRL_NO_PRESENT;
  400c2e:	2002      	movs	r0, #2
  400c30:	bd10      	pop	{r4, pc}
		}
		// It is not a memory card
		return CTRL_NO_PRESENT;

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;
  400c32:	2003      	movs	r0, #3
  400c34:	bd10      	pop	{r4, pc}
{
	switch (sd_mmc_check(slot))
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
			return CTRL_NO_PRESENT;
  400c36:	2002      	movs	r0, #2
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
	}
}
  400c38:	bd10      	pop	{r4, pc}
  400c3a:	bf00      	nop
  400c3c:	004002bd 	.word	0x004002bd
  400c40:	200008fc 	.word	0x200008fc
  400c44:	00400939 	.word	0x00400939

00400c48 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
  400c48:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(0);
  400c4a:	2000      	movs	r0, #0
  400c4c:	4b01      	ldr	r3, [pc, #4]	; (400c54 <sd_mmc_test_unit_ready_0+0xc>)
  400c4e:	4798      	blx	r3
}
  400c50:	bd08      	pop	{r3, pc}
  400c52:	bf00      	nop
  400c54:	00400bf9 	.word	0x00400bf9

00400c58 <sd_mmc_read_capacity>:
{
	return sd_mmc_test_unit_ready(1);
}

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
  400c58:	b538      	push	{r3, r4, r5, lr}
  400c5a:	4604      	mov	r4, r0
  400c5c:	460d      	mov	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
  400c5e:	4b04      	ldr	r3, [pc, #16]	; (400c70 <sd_mmc_read_capacity+0x18>)
  400c60:	4798      	blx	r3
  400c62:	0040      	lsls	r0, r0, #1
  400c64:	3801      	subs	r0, #1
  400c66:	6028      	str	r0, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
  400c68:	4620      	mov	r0, r4
  400c6a:	4b02      	ldr	r3, [pc, #8]	; (400c74 <sd_mmc_read_capacity+0x1c>)
  400c6c:	4798      	blx	r3
}
  400c6e:	bd38      	pop	{r3, r4, r5, pc}
  400c70:	0040095d 	.word	0x0040095d
  400c74:	00400bf9 	.word	0x00400bf9

00400c78 <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
  400c78:	b508      	push	{r3, lr}
  400c7a:	4601      	mov	r1, r0
	return sd_mmc_read_capacity(0, nb_sector);
  400c7c:	2000      	movs	r0, #0
  400c7e:	4b01      	ldr	r3, [pc, #4]	; (400c84 <sd_mmc_read_capacity_0+0xc>)
  400c80:	4798      	blx	r3
}
  400c82:	bd08      	pop	{r3, pc}
  400c84:	00400c59 	.word	0x00400c59

00400c88 <sd_mmc_wr_protect_0>:
{
	return sd_mmc_is_write_protected(slot);
}

bool sd_mmc_wr_protect_0(void)
{
  400c88:	b508      	push	{r3, lr}
	return sd_mmc_unload(1, unload);
}

bool sd_mmc_wr_protect(uint8_t slot)
{
	return sd_mmc_is_write_protected(slot);
  400c8a:	2000      	movs	r0, #0
  400c8c:	4b01      	ldr	r3, [pc, #4]	; (400c94 <sd_mmc_wr_protect_0+0xc>)
  400c8e:	4798      	blx	r3
}

bool sd_mmc_wr_protect_0(void)
{
	return sd_mmc_wr_protect(0);
}
  400c90:	bd08      	pop	{r3, pc}
  400c92:	bf00      	nop
  400c94:	00400981 	.word	0x00400981

00400c98 <sd_mmc_mem_2_ram>:
/**
 * \name MEM <-> RAM Interface
 * @{
 */
Ctrl_status sd_mmc_mem_2_ram(uint8_t slot, uint32_t addr, void *ram)
{
  400c98:	b510      	push	{r4, lr}
  400c9a:	4614      	mov	r4, r2
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
  400c9c:	2201      	movs	r2, #1
  400c9e:	4b0a      	ldr	r3, [pc, #40]	; (400cc8 <sd_mmc_mem_2_ram+0x30>)
  400ca0:	4798      	blx	r3
  400ca2:	b120      	cbz	r0, 400cae <sd_mmc_mem_2_ram+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  400ca4:	2802      	cmp	r0, #2
  400ca6:	bf0c      	ite	eq
  400ca8:	2002      	moveq	r0, #2
  400caa:	2001      	movne	r0, #1
  400cac:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
  400cae:	4620      	mov	r0, r4
  400cb0:	2101      	movs	r1, #1
  400cb2:	4b06      	ldr	r3, [pc, #24]	; (400ccc <sd_mmc_mem_2_ram+0x34>)
  400cb4:	4798      	blx	r3
  400cb6:	b928      	cbnz	r0, 400cc4 <sd_mmc_mem_2_ram+0x2c>
		return CTRL_FAIL;
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
  400cb8:	4b05      	ldr	r3, [pc, #20]	; (400cd0 <sd_mmc_mem_2_ram+0x38>)
  400cba:	4798      	blx	r3
{
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
  400cbc:	3000      	adds	r0, #0
  400cbe:	bf18      	it	ne
  400cc0:	2001      	movne	r0, #1
  400cc2:	bd10      	pop	{r4, pc}
	default:
		return CTRL_FAIL;
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
		return CTRL_FAIL;
  400cc4:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  400cc6:	bd10      	pop	{r4, pc}
  400cc8:	00400985 	.word	0x00400985
  400ccc:	00400a55 	.word	0x00400a55
  400cd0:	00400a7d 	.word	0x00400a7d

00400cd4 <sd_mmc_mem_2_ram_0>:

Ctrl_status sd_mmc_mem_2_ram_0(uint32_t addr, void *ram)
{
  400cd4:	b508      	push	{r3, lr}
  400cd6:	4603      	mov	r3, r0
  400cd8:	460a      	mov	r2, r1
	return sd_mmc_mem_2_ram(0, addr, ram);
  400cda:	2000      	movs	r0, #0
  400cdc:	4619      	mov	r1, r3
  400cde:	4b01      	ldr	r3, [pc, #4]	; (400ce4 <sd_mmc_mem_2_ram_0+0x10>)
  400ce0:	4798      	blx	r3
}
  400ce2:	bd08      	pop	{r3, pc}
  400ce4:	00400c99 	.word	0x00400c99

00400ce8 <sd_mmc_ram_2_mem>:
{
	return sd_mmc_mem_2_ram(1, addr, ram);
}

Ctrl_status sd_mmc_ram_2_mem(uint8_t slot, uint32_t addr, const void *ram)
{
  400ce8:	b510      	push	{r4, lr}
  400cea:	4614      	mov	r4, r2
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
  400cec:	2201      	movs	r2, #1
  400cee:	4b0a      	ldr	r3, [pc, #40]	; (400d18 <sd_mmc_ram_2_mem+0x30>)
  400cf0:	4798      	blx	r3
  400cf2:	b120      	cbz	r0, 400cfe <sd_mmc_ram_2_mem+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  400cf4:	2802      	cmp	r0, #2
  400cf6:	bf0c      	ite	eq
  400cf8:	2002      	moveq	r0, #2
  400cfa:	2001      	movne	r0, #1
  400cfc:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
  400cfe:	4620      	mov	r0, r4
  400d00:	2101      	movs	r1, #1
  400d02:	4b06      	ldr	r3, [pc, #24]	; (400d1c <sd_mmc_ram_2_mem+0x34>)
  400d04:	4798      	blx	r3
  400d06:	b928      	cbnz	r0, 400d14 <sd_mmc_ram_2_mem+0x2c>
		return CTRL_FAIL;
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
  400d08:	4b05      	ldr	r3, [pc, #20]	; (400d20 <sd_mmc_ram_2_mem+0x38>)
  400d0a:	4798      	blx	r3
{
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
  400d0c:	3000      	adds	r0, #0
  400d0e:	bf18      	it	ne
  400d10:	2001      	movne	r0, #1
  400d12:	bd10      	pop	{r4, pc}
	default:
		return CTRL_FAIL;
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
		return CTRL_FAIL;
  400d14:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  400d16:	bd10      	pop	{r4, pc}
  400d18:	00400ae1 	.word	0x00400ae1
  400d1c:	00400b6d 	.word	0x00400b6d
  400d20:	00400b95 	.word	0x00400b95

00400d24 <sd_mmc_ram_2_mem_0>:

Ctrl_status sd_mmc_ram_2_mem_0(uint32_t addr, const void *ram)
{
  400d24:	b508      	push	{r3, lr}
  400d26:	4603      	mov	r3, r0
  400d28:	460a      	mov	r2, r1
	return sd_mmc_ram_2_mem(0, addr, ram);
  400d2a:	2000      	movs	r0, #0
  400d2c:	4619      	mov	r1, r3
  400d2e:	4b01      	ldr	r3, [pc, #4]	; (400d34 <sd_mmc_ram_2_mem_0+0x10>)
  400d30:	4798      	blx	r3
}
  400d32:	bd08      	pop	{r3, pc}
  400d34:	00400ce9 	.word	0x00400ce9

00400d38 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400d38:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400d3a:	480e      	ldr	r0, [pc, #56]	; (400d74 <sysclk_init+0x3c>)
  400d3c:	4b0e      	ldr	r3, [pc, #56]	; (400d78 <sysclk_init+0x40>)
  400d3e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400d40:	2000      	movs	r0, #0
  400d42:	213e      	movs	r1, #62	; 0x3e
  400d44:	4b0d      	ldr	r3, [pc, #52]	; (400d7c <sysclk_init+0x44>)
  400d46:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400d48:	4c0d      	ldr	r4, [pc, #52]	; (400d80 <sysclk_init+0x48>)
  400d4a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400d4c:	2800      	cmp	r0, #0
  400d4e:	d0fc      	beq.n	400d4a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400d50:	4b0c      	ldr	r3, [pc, #48]	; (400d84 <sysclk_init+0x4c>)
  400d52:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400d54:	4a0c      	ldr	r2, [pc, #48]	; (400d88 <sysclk_init+0x50>)
  400d56:	4b0d      	ldr	r3, [pc, #52]	; (400d8c <sysclk_init+0x54>)
  400d58:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400d5a:	4c0d      	ldr	r4, [pc, #52]	; (400d90 <sysclk_init+0x58>)
  400d5c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400d5e:	2800      	cmp	r0, #0
  400d60:	d0fc      	beq.n	400d5c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400d62:	2010      	movs	r0, #16
  400d64:	4b0b      	ldr	r3, [pc, #44]	; (400d94 <sysclk_init+0x5c>)
  400d66:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400d68:	4b0b      	ldr	r3, [pc, #44]	; (400d98 <sysclk_init+0x60>)
  400d6a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400d6c:	4801      	ldr	r0, [pc, #4]	; (400d74 <sysclk_init+0x3c>)
  400d6e:	4b02      	ldr	r3, [pc, #8]	; (400d78 <sysclk_init+0x40>)
  400d70:	4798      	blx	r3
  400d72:	bd10      	pop	{r4, pc}
  400d74:	07270e00 	.word	0x07270e00
  400d78:	00401cf1 	.word	0x00401cf1
  400d7c:	004018d1 	.word	0x004018d1
  400d80:	00401925 	.word	0x00401925
  400d84:	00401935 	.word	0x00401935
  400d88:	20133f01 	.word	0x20133f01
  400d8c:	400e0400 	.word	0x400e0400
  400d90:	00401945 	.word	0x00401945
  400d94:	00401869 	.word	0x00401869
  400d98:	00401bdd 	.word	0x00401bdd

00400d9c <mem_test_unit_ready>:
{
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
  400d9c:	b918      	cbnz	r0, 400da6 <mem_test_unit_ready+0xa>
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
  400d9e:	b508      	push	{r3, lr}
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
  400da0:	4b02      	ldr	r3, [pc, #8]	; (400dac <mem_test_unit_ready+0x10>)
  400da2:	4798      	blx	r3
  400da4:	bd08      	pop	{r3, pc}
  400da6:	2001      	movs	r0, #1
  400da8:	4770      	bx	lr
  400daa:	bf00      	nop
  400dac:	00400c49 	.word	0x00400c49

00400db0 <mem_read_capacity>:
{
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
  400db0:	b920      	cbnz	r0, 400dbc <mem_read_capacity+0xc>
  return status;
}


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
  400db2:	b508      	push	{r3, lr}
  400db4:	4608      	mov	r0, r1
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
  400db6:	4b02      	ldr	r3, [pc, #8]	; (400dc0 <mem_read_capacity+0x10>)
  400db8:	4798      	blx	r3
  400dba:	bd08      	pop	{r3, pc}
  400dbc:	2001      	movs	r0, #1
  400dbe:	4770      	bx	lr
  400dc0:	00400c79 	.word	0x00400c79

00400dc4 <mem_sector_size>:
#endif

  Ctrl_access_unlock();

  return sector_size;
}
  400dc4:	fab0 f080 	clz	r0, r0
  400dc8:	0940      	lsrs	r0, r0, #5
  400dca:	4770      	bx	lr

00400dcc <mem_wr_protect>:

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  400dcc:	b918      	cbnz	r0, 400dd6 <mem_wr_protect+0xa>

  return unloaded;
}

bool mem_wr_protect(U8 lun)
{
  400dce:	b508      	push	{r3, lr}

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  400dd0:	4b02      	ldr	r3, [pc, #8]	; (400ddc <mem_wr_protect+0x10>)
  400dd2:	4798      	blx	r3
  400dd4:	bd08      	pop	{r3, pc}
  400dd6:	2001      	movs	r0, #1
  400dd8:	4770      	bx	lr
  400dda:	bf00      	nop
  400ddc:	00400c89 	.word	0x00400c89

00400de0 <memory_2_ram>:
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
  400de0:	b928      	cbnz	r0, 400dee <memory_2_ram+0xe>
 */
//! @{


Ctrl_status memory_2_ram(U8 lun, U32 addr, void *ram)
{
  400de2:	b508      	push	{r3, lr}
  400de4:	4608      	mov	r0, r1
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
  400de6:	4611      	mov	r1, r2
  400de8:	4b02      	ldr	r3, [pc, #8]	; (400df4 <memory_2_ram+0x14>)
  400dea:	4798      	blx	r3
  400dec:	bd08      	pop	{r3, pc}
  400dee:	2001      	movs	r0, #1
  400df0:	4770      	bx	lr
  400df2:	bf00      	nop
  400df4:	00400cd5 	.word	0x00400cd5

00400df8 <ram_2_memory>:
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
  400df8:	b928      	cbnz	r0, 400e06 <ram_2_memory+0xe>
  return status;
}


Ctrl_status ram_2_memory(U8 lun, U32 addr, const void *ram)
{
  400dfa:	b508      	push	{r3, lr}
  400dfc:	4608      	mov	r0, r1
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
  400dfe:	4611      	mov	r1, r2
  400e00:	4b02      	ldr	r3, [pc, #8]	; (400e0c <ram_2_memory+0x14>)
  400e02:	4798      	blx	r3
  400e04:	bd08      	pop	{r3, pc}
  400e06:	2001      	movs	r0, #1
  400e08:	4770      	bx	lr
  400e0a:	bf00      	nop
  400e0c:	00400d25 	.word	0x00400d25

00400e10 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400e10:	b9a8      	cbnz	r0, 400e3e <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400e12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e16:	460c      	mov	r4, r1
  400e18:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400e1a:	2a00      	cmp	r2, #0
  400e1c:	dd0a      	ble.n	400e34 <_read+0x24>
  400e1e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400e20:	4e08      	ldr	r6, [pc, #32]	; (400e44 <_read+0x34>)
  400e22:	4d09      	ldr	r5, [pc, #36]	; (400e48 <_read+0x38>)
  400e24:	6830      	ldr	r0, [r6, #0]
  400e26:	4621      	mov	r1, r4
  400e28:	682b      	ldr	r3, [r5, #0]
  400e2a:	4798      	blx	r3
		ptr++;
  400e2c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400e2e:	42bc      	cmp	r4, r7
  400e30:	d1f8      	bne.n	400e24 <_read+0x14>
  400e32:	e001      	b.n	400e38 <_read+0x28>
  400e34:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400e38:	4640      	mov	r0, r8
  400e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400e3e:	f04f 30ff 	mov.w	r0, #4294967295
  400e42:	4770      	bx	lr
  400e44:	200009e4 	.word	0x200009e4
  400e48:	200009dc 	.word	0x200009dc

00400e4c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400e4c:	3801      	subs	r0, #1
  400e4e:	2802      	cmp	r0, #2
  400e50:	d818      	bhi.n	400e84 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400e52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e56:	460e      	mov	r6, r1
  400e58:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400e5a:	b182      	cbz	r2, 400e7e <_write+0x32>
  400e5c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400e5e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400e98 <_write+0x4c>
  400e62:	4f0c      	ldr	r7, [pc, #48]	; (400e94 <_write+0x48>)
  400e64:	f8d8 0000 	ldr.w	r0, [r8]
  400e68:	f815 1b01 	ldrb.w	r1, [r5], #1
  400e6c:	683b      	ldr	r3, [r7, #0]
  400e6e:	4798      	blx	r3
  400e70:	2800      	cmp	r0, #0
  400e72:	db0a      	blt.n	400e8a <_write+0x3e>
  400e74:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400e76:	3c01      	subs	r4, #1
  400e78:	d1f4      	bne.n	400e64 <_write+0x18>
  400e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e7e:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400e84:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400e88:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400e8a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e92:	bf00      	nop
  400e94:	200009e0 	.word	0x200009e0
  400e98:	200009e4 	.word	0x200009e4

00400e9c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400e9c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400e9e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ea2:	4b1d      	ldr	r3, [pc, #116]	; (400f18 <board_init+0x7c>)
  400ea4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400ea6:	200b      	movs	r0, #11
  400ea8:	4c1c      	ldr	r4, [pc, #112]	; (400f1c <board_init+0x80>)
  400eaa:	47a0      	blx	r4
  400eac:	200c      	movs	r0, #12
  400eae:	47a0      	blx	r4
  400eb0:	200d      	movs	r0, #13
  400eb2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400eb4:	2013      	movs	r0, #19
  400eb6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400eba:	4c19      	ldr	r4, [pc, #100]	; (400f20 <board_init+0x84>)
  400ebc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400ebe:	2014      	movs	r0, #20
  400ec0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ec4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400ec6:	2023      	movs	r0, #35	; 0x23
  400ec8:	4916      	ldr	r1, [pc, #88]	; (400f24 <board_init+0x88>)
  400eca:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400ecc:	204c      	movs	r0, #76	; 0x4c
  400ece:	4916      	ldr	r1, [pc, #88]	; (400f28 <board_init+0x8c>)
  400ed0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400ed2:	4816      	ldr	r0, [pc, #88]	; (400f2c <board_init+0x90>)
  400ed4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400ed8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400edc:	4b14      	ldr	r3, [pc, #80]	; (400f30 <board_init+0x94>)
  400ede:	4798      	blx	r3
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
#endif

#if defined (CONF_BOARD_SD_MMC_HSMCI)
	/* Configure HSMCI pins */
	gpio_configure_pin(PIN_HSMCI_MCCDA_GPIO, PIN_HSMCI_MCCDA_FLAGS);
  400ee0:	201c      	movs	r0, #28
  400ee2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400ee6:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCCK_GPIO, PIN_HSMCI_MCCK_FLAGS);
  400ee8:	201d      	movs	r0, #29
  400eea:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400eee:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA0_GPIO, PIN_HSMCI_MCDA0_FLAGS);
  400ef0:	201e      	movs	r0, #30
  400ef2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400ef6:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA1_GPIO, PIN_HSMCI_MCDA1_FLAGS);
  400ef8:	201f      	movs	r0, #31
  400efa:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400efe:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA2_GPIO, PIN_HSMCI_MCDA2_FLAGS);
  400f00:	201a      	movs	r0, #26
  400f02:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f06:	47a0      	blx	r4
	gpio_configure_pin(PIN_HSMCI_MCDA3_GPIO, PIN_HSMCI_MCDA3_FLAGS);
  400f08:	201b      	movs	r0, #27
  400f0a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f0e:	47a0      	blx	r4

	/* Configure SD/MMC card detect pin */
	gpio_configure_pin(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
  400f10:	2006      	movs	r0, #6
  400f12:	4908      	ldr	r1, [pc, #32]	; (400f34 <board_init+0x98>)
  400f14:	47a0      	blx	r4
  400f16:	bd10      	pop	{r4, pc}
  400f18:	400e1450 	.word	0x400e1450
  400f1c:	00401955 	.word	0x00401955
  400f20:	004015c5 	.word	0x004015c5
  400f24:	28000079 	.word	0x28000079
  400f28:	28000059 	.word	0x28000059
  400f2c:	400e0e00 	.word	0x400e0e00
  400f30:	004016e9 	.word	0x004016e9
  400f34:	28000001 	.word	0x28000001

00400f38 <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
  400f38:	2301      	movs	r3, #1
  400f3a:	6003      	str	r3, [r0, #0]
  400f3c:	4770      	bx	lr
  400f3e:	bf00      	nop

00400f40 <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
  400f40:	b141      	cbz	r1, 400f54 <dacc_set_transfer_mode+0x14>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
#elif (SAM4S) || (SAM4E)
		p_dacc->DACC_MR |= DACC_MR_ONE;
  400f42:	6843      	ldr	r3, [r0, #4]
  400f44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400f48:	6043      	str	r3, [r0, #4]
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
  400f4a:	6843      	ldr	r3, [r0, #4]
  400f4c:	f043 0310 	orr.w	r3, r3, #16
  400f50:	6043      	str	r3, [r0, #4]
  400f52:	e007      	b.n	400f64 <dacc_set_transfer_mode+0x24>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#elif (SAM4S) || (SAM4E)
		p_dacc->DACC_MR |= DACC_MR_ONE;
  400f54:	6843      	ldr	r3, [r0, #4]
  400f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400f5a:	6043      	str	r3, [r0, #4]
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
  400f5c:	6843      	ldr	r3, [r0, #4]
  400f5e:	f023 0310 	bic.w	r3, r3, #16
  400f62:	6043      	str	r3, [r0, #4]
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
#endif
	}
	return DACC_RC_OK;
}
  400f64:	2000      	movs	r0, #0
  400f66:	4770      	bx	lr

00400f68 <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value.
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
  400f68:	6201      	str	r1, [r0, #32]
  400f6a:	4770      	bx	lr

00400f6c <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
  400f6c:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
  400f6e:	2901      	cmp	r1, #1
  400f70:	d806      	bhi.n	400f80 <dacc_set_channel_selection+0x14>
		return DACC_RC_INVALID_PARAM;
	}
	mr &= ~(DACC_MR_TAG);
  400f72:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
  400f76:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
  400f7a:	6041      	str	r1, [r0, #4]

	return DACC_RC_OK;
  400f7c:	2000      	movs	r0, #0
  400f7e:	4770      	bx	lr
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
	if (ul_channel > MAX_CH_NB) {
		return DACC_RC_INVALID_PARAM;
  400f80:	2001      	movs	r0, #1
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;

	return DACC_RC_OK;
}
  400f82:	4770      	bx	lr

00400f84 <dacc_set_timing>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		uint32_t ul_refresh, uint32_t ul_maxs, uint32_t ul_startup)
{
  400f84:	b410      	push	{r4}
	uint32_t mr = p_dacc->DACC_MR
  400f86:	6844      	ldr	r4, [r0, #4]
  400f88:	f024 547c 	bic.w	r4, r4, #1056964608	; 0x3f000000
  400f8c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
	& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	mr |= DACC_MR_REFRESH(ul_refresh);
  400f90:	0209      	lsls	r1, r1, #8
  400f92:	b289      	uxth	r1, r1
  400f94:	430c      	orrs	r4, r1
	if (ul_maxs) {
  400f96:	b112      	cbz	r2, 400f9e <dacc_set_timing+0x1a>
		mr |= DACC_MR_MAXS;
  400f98:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
  400f9c:	e001      	b.n	400fa2 <dacc_set_timing+0x1e>
		} else {
		mr &= ~DACC_MR_MAXS;
  400f9e:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
  400fa2:	061b      	lsls	r3, r3, #24
  400fa4:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
  400fa8:	431c      	orrs	r4, r3

	p_dacc->DACC_MR = mr;
  400faa:	6044      	str	r4, [r0, #4]
	return DACC_RC_OK;
}
  400fac:	2000      	movs	r0, #0
  400fae:	f85d 4b04 	ldr.w	r4, [sp], #4
  400fb2:	4770      	bx	lr

00400fb4 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
  400fb4:	2901      	cmp	r1, #1
  400fb6:	d804      	bhi.n	400fc2 <dacc_enable_channel+0xe>
		return DACC_RC_INVALID_PARAM;

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  400fb8:	2301      	movs	r3, #1
  400fba:	408b      	lsls	r3, r1
  400fbc:	6103      	str	r3, [r0, #16]
	return DACC_RC_OK;
  400fbe:	2000      	movs	r0, #0
  400fc0:	4770      	bx	lr
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
		return DACC_RC_INVALID_PARAM;
  400fc2:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
  400fc4:	4770      	bx	lr
  400fc6:	bf00      	nop

00400fc8 <dacc_set_analog_control>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_analog_control(Dacc *p_dacc, uint32_t ul_analog_control)
{
	p_dacc->DACC_ACR = ul_analog_control;
  400fc8:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
	return DACC_RC_OK;
}
  400fcc:	2000      	movs	r0, #0
  400fce:	4770      	bx	lr

00400fd0 <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
  400fd0:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
  400fd2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400fd6:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
  400fd8:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
  400fda:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
  400fdc:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
  400fde:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
  400fe0:	2680      	movs	r6, #128	; 0x80
  400fe2:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
  400fe4:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
  400fe6:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
  400fe8:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
  400fea:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
  400fec:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_DMA_DMAEN
	HSMCI->HSMCI_DMA = 0;
#endif
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
  400fee:	2205      	movs	r2, #5
  400ff0:	601a      	str	r2, [r3, #0]
}
  400ff2:	bc70      	pop	{r4, r5, r6}
  400ff4:	4770      	bx	lr
  400ff6:	bf00      	nop

00400ff8 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
  400ff8:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
  400ffa:	f001 033f 	and.w	r3, r1, #63	; 0x3f
  400ffe:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
  401000:	f411 7f80 	tst.w	r1, #256	; 0x100
  401004:	d00c      	beq.n	401020 <hsmci_send_cmd_execute+0x28>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
  401006:	f411 6f00 	tst.w	r1, #2048	; 0x800
  40100a:	d002      	beq.n	401012 <hsmci_send_cmd_execute+0x1a>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
  40100c:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
  401010:	e006      	b.n	401020 <hsmci_send_cmd_execute+0x28>
		} else if (cmd & SDMMC_RESP_BUSY) {
  401012:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
  401016:	bf14      	ite	ne
  401018:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
  40101c:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
  401020:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
  401024:	bf18      	it	ne
  401026:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
  40102a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40102e:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
  401030:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  401032:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
  401034:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  401038:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
  40103a:	b132      	cbz	r2, 40104a <hsmci_send_cmd_execute+0x52>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  40103c:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
  401040:	d00a      	beq.n	401058 <hsmci_send_cmd_execute+0x60>
					| HSMCI_SR_RENDE | HSMCI_SR_RCRCE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
  401042:	4b14      	ldr	r3, [pc, #80]	; (401094 <hsmci_send_cmd_execute+0x9c>)
  401044:	4798      	blx	r3
				return false;
  401046:	2000      	movs	r0, #0
  401048:	bd08      	pop	{r3, pc}
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  40104a:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
  40104e:	d003      	beq.n	401058 <hsmci_send_cmd_execute+0x60>
					| HSMCI_SR_RENDE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
  401050:	4b10      	ldr	r3, [pc, #64]	; (401094 <hsmci_send_cmd_execute+0x9c>)
  401052:	4798      	blx	r3
				return false;
  401054:	2000      	movs	r0, #0
  401056:	bd08      	pop	{r3, pc}
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
  401058:	f013 0f01 	tst.w	r3, #1
  40105c:	d0ec      	beq.n	401038 <hsmci_send_cmd_execute+0x40>

	if (cmd & SDMMC_RESP_BUSY) {
  40105e:	f411 5f00 	tst.w	r1, #8192	; 0x2000
  401062:	d10e      	bne.n	401082 <hsmci_send_cmd_execute+0x8a>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
  401064:	2001      	movs	r0, #1
  401066:	bd08      	pop	{r3, pc}
{
	uint32_t busy_wait = 0xFFFFFFFF;
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
  401068:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
  40106a:	3a01      	subs	r2, #1
  40106c:	d103      	bne.n	401076 <hsmci_send_cmd_execute+0x7e>
			hsmci_debug("%s: timeout\n\r", __func__);
			hsmci_reset();
  40106e:	4b09      	ldr	r3, [pc, #36]	; (401094 <hsmci_send_cmd_execute+0x9c>)
  401070:	4798      	blx	r3
			return false;
  401072:	2000      	movs	r0, #0
  401074:	bd08      	pop	{r3, pc}
		}
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
  401076:	f003 0330 	and.w	r3, r3, #48	; 0x30
  40107a:	2b20      	cmp	r3, #32
  40107c:	d1f4      	bne.n	401068 <hsmci_send_cmd_execute+0x70>
	return true;
  40107e:	2001      	movs	r0, #1
  401080:	bd08      	pop	{r3, pc}
{
	uint32_t busy_wait = 0xFFFFFFFF;
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
  401082:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401088:	f04f 32ff 	mov.w	r2, #4294967295
  40108c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401090:	e7f1      	b.n	401076 <hsmci_send_cmd_execute+0x7e>
  401092:	bf00      	nop
  401094:	00400fd1 	.word	0x00400fd1

00401098 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
  401098:	b508      	push	{r3, lr}
	pmc_enable_periph_clk(ID_HSMCI);
  40109a:	2012      	movs	r0, #18
  40109c:	4b07      	ldr	r3, [pc, #28]	; (4010bc <hsmci_init+0x24>)
  40109e:	4798      	blx	r3
	pmc_enable_periph_clk(ID_XDMAC);
#endif
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
  4010a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4010a4:	2272      	movs	r2, #114	; 0x72
  4010a6:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
  4010a8:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
  4010aa:	2211      	movs	r2, #17
  4010ac:	655a      	str	r2, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
  4010ae:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  4010b2:	605a      	str	r2, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
  4010b4:	2205      	movs	r2, #5
  4010b6:	601a      	str	r2, [r3, #0]
  4010b8:	bd08      	pop	{r3, pc}
  4010ba:	bf00      	nop
  4010bc:	00401955 	.word	0x00401955

004010c0 <hsmci_get_bus_width>:
}

uint8_t hsmci_get_bus_width(uint8_t slot)
{
	switch (slot) {
  4010c0:	2800      	cmp	r0, #0
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
  4010c2:	bf0c      	ite	eq
  4010c4:	2004      	moveq	r0, #4
  4010c6:	2000      	movne	r0, #0
  4010c8:	4770      	bx	lr
  4010ca:	bf00      	nop

004010cc <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
  4010cc:	2001      	movs	r0, #1
  4010ce:	4770      	bx	lr

004010d0 <hsmci_select_device>:
void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
  4010d0:	b133      	cbz	r3, 4010e0 <hsmci_select_device+0x10>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
  4010d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4010d6:	6d43      	ldr	r3, [r0, #84]	; 0x54
  4010d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4010dc:	6543      	str	r3, [r0, #84]	; 0x54
  4010de:	e005      	b.n	4010ec <hsmci_select_device+0x1c>
	} else {
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
  4010e0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4010e4:	6d43      	ldr	r3, [r0, #84]	; 0x54
  4010e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  4010ea:	6543      	str	r3, [r0, #84]	; 0x54
#else
	uint32_t clkdiv = 0;
	uint32_t rest = 0;

	// Speed = MCK clock / (2 * (CLKDIV + 1))
	if ((speed * 2) < mck) {
  4010ec:	0049      	lsls	r1, r1, #1
  4010ee:	4b12      	ldr	r3, [pc, #72]	; (401138 <hsmci_select_device+0x68>)
  4010f0:	4299      	cmp	r1, r3
  4010f2:	d809      	bhi.n	401108 <hsmci_select_device+0x38>
		clkdiv = mck / (2 * speed);
  4010f4:	4811      	ldr	r0, [pc, #68]	; (40113c <hsmci_select_device+0x6c>)
  4010f6:	fbb0 f3f1 	udiv	r3, r0, r1
		rest = mck % (2 * speed);
  4010fa:	fb01 0113 	mls	r1, r1, r3, r0
		if (rest > 0) {
  4010fe:	b101      	cbz	r1, 401102 <hsmci_select_device+0x32>
			// Ensure that the card speed not be higher than expected.
			clkdiv++;
  401100:	3301      	adds	r3, #1
		}
		if (clkdiv > 0) {
  401102:	b113      	cbz	r3, 40110a <hsmci_select_device+0x3a>
			clkdiv -= 1;
  401104:	3b01      	subs	r3, #1
  401106:	e000      	b.n	40110a <hsmci_select_device+0x3a>
		}
	} else {
		clkdiv = 0;
  401108:	2300      	movs	r3, #0
	}
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  40110a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40110e:	6848      	ldr	r0, [r1, #4]
  401110:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
  401114:	6048      	str	r0, [r1, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  401116:	6848      	ldr	r0, [r1, #4]
  401118:	b2db      	uxtb	r3, r3
  40111a:	4303      	orrs	r3, r0
  40111c:	604b      	str	r3, [r1, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
  40111e:	2a04      	cmp	r2, #4
  401120:	d004      	beq.n	40112c <hsmci_select_device+0x5c>
}

void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  401122:	2a08      	cmp	r2, #8
  401124:	bf0c      	ite	eq
  401126:	22c0      	moveq	r2, #192	; 0xc0
  401128:	2200      	movne	r2, #0
  40112a:	e000      	b.n	40112e <hsmci_select_device+0x5e>
	case 1:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
		break;

	case 4:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  40112c:	2280      	movs	r2, #128	; 0x80
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  40112e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401132:	60da      	str	r2, [r3, #12]
  401134:	4770      	bx	lr
  401136:	bf00      	nop
  401138:	07270dff 	.word	0x07270dff
  40113c:	07270e00 	.word	0x07270e00

00401140 <hsmci_deselect_device>:
}

void hsmci_deselect_device(uint8_t slot)
{
  401140:	4770      	bx	lr
  401142:	bf00      	nop

00401144 <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  401144:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401148:	685a      	ldr	r2, [r3, #4]
  40114a:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  40114e:	605a      	str	r2, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
  401150:	2200      	movs	r2, #0
  401152:	611a      	str	r2, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
  401154:	f44f 6210 	mov.w	r2, #2304	; 0x900
  401158:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
  40115a:	461a      	mov	r2, r3
  40115c:	6c13      	ldr	r3, [r2, #64]	; 0x40
  40115e:	f013 0f01 	tst.w	r3, #1
  401162:	d0fb      	beq.n	40115c <hsmci_send_clock+0x18>
}
  401164:	4770      	bx	lr
  401166:	bf00      	nop

00401168 <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
  401168:	b510      	push	{r4, lr}
  40116a:	4604      	mov	r4, r0
  40116c:	460a      	mov	r2, r1
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  40116e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401172:	6859      	ldr	r1, [r3, #4]
  401174:	f421 5160 	bic.w	r1, r1, #14336	; 0x3800
  401178:	6059      	str	r1, [r3, #4]
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
#endif
#ifdef HSMCI_MR_PDCMODE
	// Disable PDC for HSMCI
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
  40117a:	6859      	ldr	r1, [r3, #4]
  40117c:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
  401180:	6059      	str	r1, [r3, #4]
#ifdef HSMCI_DMA_DMAEN
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
#endif
#endif
	HSMCI->HSMCI_BLKR = 0;
  401182:	2000      	movs	r0, #0
  401184:	6198      	str	r0, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
  401186:	4621      	mov	r1, r4
  401188:	4b01      	ldr	r3, [pc, #4]	; (401190 <hsmci_send_cmd+0x28>)
  40118a:	4798      	blx	r3
}
  40118c:	bd10      	pop	{r4, pc}
  40118e:	bf00      	nop
  401190:	00400ff9 	.word	0x00400ff9

00401194 <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
  401194:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401198:	6a18      	ldr	r0, [r3, #32]
}
  40119a:	4770      	bx	lr

0040119c <hsmci_get_response_128>:

void hsmci_get_response_128(uint8_t* response)
{
  40119c:	b410      	push	{r4}
  40119e:	1d03      	adds	r3, r0, #4
  4011a0:	3014      	adds	r0, #20
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
  4011a2:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4011a6:	6a22      	ldr	r2, [r4, #32]
		*response = (response_32 >> 24) & 0xFF;
  4011a8:	0e11      	lsrs	r1, r2, #24
  4011aa:	f803 1c04 	strb.w	r1, [r3, #-4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
  4011ae:	0c11      	lsrs	r1, r2, #16
  4011b0:	f803 1c03 	strb.w	r1, [r3, #-3]
		response++;
		*response = (response_32 >>  8) & 0xFF;
  4011b4:	0a11      	lsrs	r1, r2, #8
  4011b6:	f803 1c02 	strb.w	r1, [r3, #-2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
  4011ba:	f803 2c01 	strb.w	r2, [r3, #-1]
  4011be:	3304      	adds	r3, #4

void hsmci_get_response_128(uint8_t* response)
{
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
  4011c0:	4283      	cmp	r3, r0
  4011c2:	d1f0      	bne.n	4011a6 <hsmci_get_response_128+0xa>
		*response = (response_32 >>  8) & 0xFF;
		response++;
		*response = (response_32 >>  0) & 0xFF;
		response++;
	}
}
  4011c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011c8:	4770      	bx	lr
  4011ca:	bf00      	nop

004011cc <hsmci_adtc_start>:

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
  4011cc:	b570      	push	{r4, r5, r6, lr}
  4011ce:	4604      	mov	r4, r0
  4011d0:	460d      	mov	r5, r1
		HSMCI->HSMCI_DMA = 0;
	}
#endif

#ifdef HSMCI_MR_PDCMODE
	if (access_block) {
  4011d2:	f89d 1010 	ldrb.w	r1, [sp, #16]
  4011d6:	b131      	cbz	r1, 4011e6 <hsmci_adtc_start+0x1a>
		// Enable PDC for HSMCI
		HSMCI->HSMCI_MR |= HSMCI_MR_PDCMODE;
  4011d8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4011dc:	6841      	ldr	r1, [r0, #4]
  4011de:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
  4011e2:	6041      	str	r1, [r0, #4]
  4011e4:	e005      	b.n	4011f2 <hsmci_adtc_start+0x26>
	} else {
		// Disable PDC for HSMCI
		HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
  4011e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4011ea:	6841      	ldr	r1, [r0, #4]
  4011ec:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
  4011f0:	6041      	str	r1, [r0, #4]
#endif
#endif
	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
  4011f2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4011f6:	6841      	ldr	r1, [r0, #4]
  4011f8:	f441 51c0 	orr.w	r1, r1, #6144	; 0x1800
  4011fc:	6041      	str	r1, [r0, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
  4011fe:	f012 0f03 	tst.w	r2, #3
  401202:	d004      	beq.n	40120e <hsmci_adtc_start+0x42>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401204:	6841      	ldr	r1, [r0, #4]
  401206:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
  40120a:	6041      	str	r1, [r0, #4]
  40120c:	e005      	b.n	40121a <hsmci_adtc_start+0x4e>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  40120e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  401212:	6841      	ldr	r1, [r0, #4]
  401214:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401218:	6041      	str	r1, [r0, #4]
	}

	if (cmd & SDMMC_CMD_WRITE) {
  40121a:	f404 4100 	and.w	r1, r4, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
  40121e:	2900      	cmp	r1, #0
  401220:	bf14      	ite	ne
  401222:	f44f 3080 	movne.w	r0, #65536	; 0x10000
  401226:	f44f 20a0 	moveq.w	r0, #327680	; 0x50000
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
  40122a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
  40122e:	d007      	beq.n	401240 <hsmci_adtc_start+0x74>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
  401230:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
  401234:	f3c2 0108 	ubfx	r1, r2, #0, #9
  401238:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  40123c:	61b1      	str	r1, [r6, #24]
  40123e:	e018      	b.n	401272 <hsmci_adtc_start+0xa6>
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  401240:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
  401244:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  401248:	61b1      	str	r1, [r6, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
  40124a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
  40124e:	d002      	beq.n	401256 <hsmci_adtc_start+0x8a>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
  401250:	f440 1020 	orr.w	r0, r0, #2621440	; 0x280000
  401254:	e00d      	b.n	401272 <hsmci_adtc_start+0xa6>
		} else if (cmd & SDMMC_CMD_STREAM) {
  401256:	f414 2f80 	tst.w	r4, #262144	; 0x40000
  40125a:	d002      	beq.n	401262 <hsmci_adtc_start+0x96>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
  40125c:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
  401260:	e007      	b.n	401272 <hsmci_adtc_start+0xa6>
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
  401262:	f414 2f00 	tst.w	r4, #524288	; 0x80000
  401266:	d104      	bne.n	401272 <hsmci_adtc_start+0xa6>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
  401268:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
  40126c:	bf18      	it	ne
  40126e:	f440 2000 	orrne.w	r0, r0, #524288	; 0x80000
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
  401272:	2600      	movs	r6, #0
  401274:	4905      	ldr	r1, [pc, #20]	; (40128c <hsmci_adtc_start+0xc0>)
  401276:	600e      	str	r6, [r1, #0]
	hsmci_block_size = block_size;
  401278:	4905      	ldr	r1, [pc, #20]	; (401290 <hsmci_adtc_start+0xc4>)
  40127a:	800a      	strh	r2, [r1, #0]
	hsmci_nb_block = nb_block;
  40127c:	4a05      	ldr	r2, [pc, #20]	; (401294 <hsmci_adtc_start+0xc8>)
  40127e:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
  401280:	4621      	mov	r1, r4
  401282:	462a      	mov	r2, r5
  401284:	4b04      	ldr	r3, [pc, #16]	; (401298 <hsmci_adtc_start+0xcc>)
  401286:	4798      	blx	r3
}
  401288:	bd70      	pop	{r4, r5, r6, pc}
  40128a:	bf00      	nop
  40128c:	20000904 	.word	0x20000904
  401290:	200008fe 	.word	0x200008fe
  401294:	20000900 	.word	0x20000900
  401298:	00400ff9 	.word	0x00400ff9

0040129c <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
  40129c:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  40129e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4012a2:	4a16      	ldr	r2, [pc, #88]	; (4012fc <hsmci_read_word+0x60>)

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  4012a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4012a6:	4213      	tst	r3, r2
  4012a8:	d003      	beq.n	4012b2 <hsmci_read_word+0x16>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  4012aa:	4b15      	ldr	r3, [pc, #84]	; (401300 <hsmci_read_word+0x64>)
  4012ac:	4798      	blx	r3
			return false;
  4012ae:	2000      	movs	r0, #0
  4012b0:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_RXRDY));
  4012b2:	f013 0f02 	tst.w	r3, #2
  4012b6:	d0f5      	beq.n	4012a4 <hsmci_read_word+0x8>

	// Read data
	*value = HSMCI->HSMCI_RDR;
  4012b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012be:	6003      	str	r3, [r0, #0]
	hsmci_transfert_pos += 4;
  4012c0:	4a10      	ldr	r2, [pc, #64]	; (401304 <hsmci_read_word+0x68>)
  4012c2:	6813      	ldr	r3, [r2, #0]
  4012c4:	3304      	adds	r3, #4
  4012c6:	6013      	str	r3, [r2, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  4012c8:	4a0f      	ldr	r2, [pc, #60]	; (401308 <hsmci_read_word+0x6c>)
  4012ca:	8811      	ldrh	r1, [r2, #0]
  4012cc:	4a0f      	ldr	r2, [pc, #60]	; (40130c <hsmci_read_word+0x70>)
  4012ce:	8812      	ldrh	r2, [r2, #0]
  4012d0:	fb02 f201 	mul.w	r2, r2, r1
  4012d4:	4293      	cmp	r3, r2
  4012d6:	d30e      	bcc.n	4012f6 <hsmci_read_word+0x5a>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4012d8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4012dc:	4a07      	ldr	r2, [pc, #28]	; (4012fc <hsmci_read_word+0x60>)
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4012de:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4012e0:	4213      	tst	r3, r2
  4012e2:	d003      	beq.n	4012ec <hsmci_read_word+0x50>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  4012e4:	4b06      	ldr	r3, [pc, #24]	; (401300 <hsmci_read_word+0x64>)
  4012e6:	4798      	blx	r3
			return false;
  4012e8:	2000      	movs	r0, #0
  4012ea:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4012ec:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4012f0:	d0f5      	beq.n	4012de <hsmci_read_word+0x42>
	return true;
  4012f2:	2001      	movs	r0, #1
  4012f4:	bd08      	pop	{r3, pc}

	// Read data
	*value = HSMCI->HSMCI_RDR;
	hsmci_transfert_pos += 4;
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
		return true;
  4012f6:	2001      	movs	r0, #1
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
	return true;
}
  4012f8:	bd08      	pop	{r3, pc}
  4012fa:	bf00      	nop
  4012fc:	c0600000 	.word	0xc0600000
  401300:	00400fd1 	.word	0x00400fd1
  401304:	20000904 	.word	0x20000904
  401308:	20000900 	.word	0x20000900
  40130c:	200008fe 	.word	0x200008fe

00401310 <hsmci_start_read_blocks>:
#ifdef HSMCI_MR_PDCMODE
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
	uint32_t nb_data;

	nb_data = nb_block * hsmci_block_size;
  401310:	4b17      	ldr	r3, [pc, #92]	; (401370 <hsmci_start_read_blocks+0x60>)
  401312:	881b      	ldrh	r3, [r3, #0]
  401314:	fb03 f101 	mul.w	r1, r3, r1
	Assert(nb_data <= (((uint32_t)hsmci_block_size * hsmci_nb_block) - hsmci_transfert_pos));
	Assert(nb_data <= (PERIPH_RCR_RXCTR_Msk >> PERIPH_RCR_RXCTR_Pos));

	// Handle unaligned memory address
	if (((uint32_t)dest & 0x3) || (hsmci_block_size & 0x3)) {
  401318:	f010 0f03 	tst.w	r0, #3
  40131c:	d102      	bne.n	401324 <hsmci_start_read_blocks+0x14>
  40131e:	f013 0f03 	tst.w	r3, #3
  401322:	d006      	beq.n	401332 <hsmci_start_read_blocks+0x22>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401324:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401328:	6853      	ldr	r3, [r2, #4]
  40132a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40132e:	6053      	str	r3, [r2, #4]
  401330:	e005      	b.n	40133e <hsmci_start_read_blocks+0x2e>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401332:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401336:	6853      	ldr	r3, [r2, #4]
  401338:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40133c:	6053      	str	r3, [r2, #4]
	}

	// Configure PDC transfer
	HSMCI->HSMCI_RPR = (uint32_t)dest;
  40133e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401342:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	HSMCI->HSMCI_RCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  401346:	685b      	ldr	r3, [r3, #4]
			nb_data : nb_data / 4;
  401348:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40134c:	bf0c      	ite	eq
  40134e:	088b      	lsreq	r3, r1, #2
  401350:	460b      	movne	r3, r1
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	// Configure PDC transfer
	HSMCI->HSMCI_RPR = (uint32_t)dest;
	HSMCI->HSMCI_RCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  401352:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401356:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
			nb_data : nb_data / 4;
	HSMCI->HSMCI_RNCR = 0;
  40135a:	2300      	movs	r3, #0
  40135c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	// Start transfer
	HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTEN;
  401360:	2001      	movs	r0, #1
  401362:	f8c2 0120 	str.w	r0, [r2, #288]	; 0x120
	hsmci_transfert_pos += nb_data;
  401366:	4a03      	ldr	r2, [pc, #12]	; (401374 <hsmci_start_read_blocks+0x64>)
  401368:	6813      	ldr	r3, [r2, #0]
  40136a:	440b      	add	r3, r1
  40136c:	6013      	str	r3, [r2, #0]
	return true;
}
  40136e:	4770      	bx	lr
  401370:	200008fe 	.word	0x200008fe
  401374:	20000904 	.word	0x20000904

00401378 <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
  401378:	b508      	push	{r3, lr}
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  40137a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40137e:	4a16      	ldr	r2, [pc, #88]	; (4013d8 <hsmci_wait_end_of_read_blocks+0x60>)
{
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  401380:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401382:	4213      	tst	r3, r2
  401384:	d009      	beq.n	40139a <hsmci_wait_end_of_read_blocks+0x22>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: PDC sr 0x%08x error\n\r",
					__func__, sr);
			HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTDIS | HSMCI_PTCR_TXTDIS;
  401386:	f240 2202 	movw	r2, #514	; 0x202
  40138a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40138e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			hsmci_reset();
  401392:	4b12      	ldr	r3, [pc, #72]	; (4013dc <hsmci_wait_end_of_read_blocks+0x64>)
  401394:	4798      	blx	r3
			return false;
  401396:	2000      	movs	r0, #0
  401398:	bd08      	pop	{r3, pc}
		}

	} while (!(sr & HSMCI_SR_RXBUFF));
  40139a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  40139e:	d0ef      	beq.n	401380 <hsmci_wait_end_of_read_blocks+0x8>

	if (hsmci_transfert_pos < ((uint32_t)hsmci_block_size * hsmci_nb_block)) {
  4013a0:	4b0f      	ldr	r3, [pc, #60]	; (4013e0 <hsmci_wait_end_of_read_blocks+0x68>)
  4013a2:	881a      	ldrh	r2, [r3, #0]
  4013a4:	4b0f      	ldr	r3, [pc, #60]	; (4013e4 <hsmci_wait_end_of_read_blocks+0x6c>)
  4013a6:	881b      	ldrh	r3, [r3, #0]
  4013a8:	fb03 f302 	mul.w	r3, r3, r2
  4013ac:	4a0e      	ldr	r2, [pc, #56]	; (4013e8 <hsmci_wait_end_of_read_blocks+0x70>)
  4013ae:	6812      	ldr	r2, [r2, #0]
  4013b0:	4293      	cmp	r3, r2
  4013b2:	d80e      	bhi.n	4013d2 <hsmci_wait_end_of_read_blocks+0x5a>
		return true;
	}
	// It is the last transfer, then wait command completed
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  4013b4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4013b8:	4a07      	ldr	r2, [pc, #28]	; (4013d8 <hsmci_wait_end_of_read_blocks+0x60>)
		return true;
	}
	// It is the last transfer, then wait command completed
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  4013ba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4013bc:	4213      	tst	r3, r2
  4013be:	d003      	beq.n	4013c8 <hsmci_wait_end_of_read_blocks+0x50>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: PDC sr 0x%08x last transfer error\n\r",
					__func__, sr);
			hsmci_reset();
  4013c0:	4b06      	ldr	r3, [pc, #24]	; (4013dc <hsmci_wait_end_of_read_blocks+0x64>)
  4013c2:	4798      	blx	r3
			return false;
  4013c4:	2000      	movs	r0, #0
  4013c6:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4013c8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4013cc:	d0f5      	beq.n	4013ba <hsmci_wait_end_of_read_blocks+0x42>
	return true;
  4013ce:	2001      	movs	r0, #1
  4013d0:	bd08      	pop	{r3, pc}
		}

	} while (!(sr & HSMCI_SR_RXBUFF));

	if (hsmci_transfert_pos < ((uint32_t)hsmci_block_size * hsmci_nb_block)) {
		return true;
  4013d2:	2001      	movs	r0, #1
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
	return true;
}
  4013d4:	bd08      	pop	{r3, pc}
  4013d6:	bf00      	nop
  4013d8:	c0600000 	.word	0xc0600000
  4013dc:	00400fd1 	.word	0x00400fd1
  4013e0:	20000900 	.word	0x20000900
  4013e4:	200008fe 	.word	0x200008fe
  4013e8:	20000904 	.word	0x20000904

004013ec <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
	uint32_t nb_data;

	nb_data = nb_block * hsmci_block_size;
  4013ec:	4b18      	ldr	r3, [pc, #96]	; (401450 <hsmci_start_write_blocks+0x64>)
  4013ee:	881b      	ldrh	r3, [r3, #0]
  4013f0:	fb03 f101 	mul.w	r1, r3, r1
	Assert(nb_data <= (((uint32_t)hsmci_block_size * hsmci_nb_block) - hsmci_transfert_pos));
	Assert(nb_data <= (PERIPH_TCR_TXCTR_Msk >> PERIPH_TCR_TXCTR_Pos));

	// Handle unaligned memory address
	if (((uint32_t)src & 0x3) || (hsmci_block_size & 0x3)) {
  4013f4:	f010 0f03 	tst.w	r0, #3
  4013f8:	d102      	bne.n	401400 <hsmci_start_write_blocks+0x14>
  4013fa:	f013 0f03 	tst.w	r3, #3
  4013fe:	d006      	beq.n	40140e <hsmci_start_write_blocks+0x22>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401400:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401404:	6853      	ldr	r3, [r2, #4]
  401406:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40140a:	6053      	str	r3, [r2, #4]
  40140c:	e005      	b.n	40141a <hsmci_start_write_blocks+0x2e>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  40140e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401412:	6853      	ldr	r3, [r2, #4]
  401414:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401418:	6053      	str	r3, [r2, #4]
	}

	// Configure PDC transfer
	HSMCI->HSMCI_TPR = (uint32_t)src;
  40141a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40141e:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	HSMCI->HSMCI_TCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  401422:	685b      	ldr	r3, [r3, #4]
			nb_data : nb_data / 4;
  401424:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401428:	bf0c      	ite	eq
  40142a:	088b      	lsreq	r3, r1, #2
  40142c:	460b      	movne	r3, r1
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	// Configure PDC transfer
	HSMCI->HSMCI_TPR = (uint32_t)src;
	HSMCI->HSMCI_TCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  40142e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401432:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
			nb_data : nb_data / 4;
	HSMCI->HSMCI_TNCR = 0;
  401436:	2300      	movs	r3, #0
  401438:	f8c2 311c 	str.w	r3, [r2, #284]	; 0x11c
	// Start transfer
	HSMCI->HSMCI_PTCR = HSMCI_PTCR_TXTEN;
  40143c:	f44f 7380 	mov.w	r3, #256	; 0x100
  401440:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	hsmci_transfert_pos += nb_data;
  401444:	4a03      	ldr	r2, [pc, #12]	; (401454 <hsmci_start_write_blocks+0x68>)
  401446:	6813      	ldr	r3, [r2, #0]
  401448:	440b      	add	r3, r1
  40144a:	6013      	str	r3, [r2, #0]
	return true;
}
  40144c:	2001      	movs	r0, #1
  40144e:	4770      	bx	lr
  401450:	200008fe 	.word	0x200008fe
  401454:	20000904 	.word	0x20000904

00401458 <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
  401458:	b508      	push	{r3, lr}
	uint32_t sr;

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  40145a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr &
  40145e:	4a16      	ldr	r2, [pc, #88]	; (4014b8 <hsmci_wait_end_of_write_blocks+0x60>)
	uint32_t sr;

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  401460:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr &
  401462:	4213      	tst	r3, r2
  401464:	d009      	beq.n	40147a <hsmci_wait_end_of_write_blocks+0x22>
				(HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: PDC sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  401466:	4b15      	ldr	r3, [pc, #84]	; (4014bc <hsmci_wait_end_of_write_blocks+0x64>)
  401468:	4798      	blx	r3
			HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTDIS | HSMCI_PTCR_TXTDIS;
  40146a:	f240 2202 	movw	r2, #514	; 0x202
  40146e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401472:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			return false;
  401476:	2000      	movs	r0, #0
  401478:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_TXBUFE));
  40147a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  40147e:	d0ef      	beq.n	401460 <hsmci_wait_end_of_write_blocks+0x8>


	if (hsmci_transfert_pos < ((uint32_t)hsmci_block_size * hsmci_nb_block)) {
  401480:	4b0f      	ldr	r3, [pc, #60]	; (4014c0 <hsmci_wait_end_of_write_blocks+0x68>)
  401482:	881a      	ldrh	r2, [r3, #0]
  401484:	4b0f      	ldr	r3, [pc, #60]	; (4014c4 <hsmci_wait_end_of_write_blocks+0x6c>)
  401486:	881b      	ldrh	r3, [r3, #0]
  401488:	fb03 f302 	mul.w	r3, r3, r2
  40148c:	4a0e      	ldr	r2, [pc, #56]	; (4014c8 <hsmci_wait_end_of_write_blocks+0x70>)
  40148e:	6812      	ldr	r2, [r2, #0]
  401490:	4293      	cmp	r3, r2
  401492:	d80e      	bhi.n	4014b2 <hsmci_wait_end_of_write_blocks+0x5a>
		return true;
	}
	// It is the last transfer, then wait command completed
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  401494:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401498:	4a07      	ldr	r2, [pc, #28]	; (4014b8 <hsmci_wait_end_of_write_blocks+0x60>)
		return true;
	}
	// It is the last transfer, then wait command completed
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  40149a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40149c:	4213      	tst	r3, r2
  40149e:	d003      	beq.n	4014a8 <hsmci_wait_end_of_write_blocks+0x50>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: PDC sr 0x%08x last transfer error\n\r",
					__func__, sr);
			hsmci_reset();
  4014a0:	4b06      	ldr	r3, [pc, #24]	; (4014bc <hsmci_wait_end_of_write_blocks+0x64>)
  4014a2:	4798      	blx	r3
			return false;
  4014a4:	2000      	movs	r0, #0
  4014a6:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_NOTBUSY));
  4014a8:	f013 0f20 	tst.w	r3, #32
  4014ac:	d0f5      	beq.n	40149a <hsmci_wait_end_of_write_blocks+0x42>
	Assert(HSMCI->HSMCI_SR & HSMCI_SR_FIFOEMPTY);
	return true;
  4014ae:	2001      	movs	r0, #1
  4014b0:	bd08      	pop	{r3, pc}
		}
	} while (!(sr & HSMCI_SR_TXBUFE));


	if (hsmci_transfert_pos < ((uint32_t)hsmci_block_size * hsmci_nb_block)) {
		return true;
  4014b2:	2001      	movs	r0, #1
			return false;
		}
	} while (!(sr & HSMCI_SR_NOTBUSY));
	Assert(HSMCI->HSMCI_SR & HSMCI_SR_FIFOEMPTY);
	return true;
}
  4014b4:	bd08      	pop	{r3, pc}
  4014b6:	bf00      	nop
  4014b8:	c0600000 	.word	0xc0600000
  4014bc:	00400fd1 	.word	0x00400fd1
  4014c0:	20000900 	.word	0x20000900
  4014c4:	200008fe 	.word	0x200008fe
  4014c8:	20000904 	.word	0x20000904

004014cc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4014cc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4014ce:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4014d2:	d02f      	beq.n	401534 <pio_set_peripheral+0x68>
  4014d4:	d807      	bhi.n	4014e6 <pio_set_peripheral+0x1a>
  4014d6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4014da:	d014      	beq.n	401506 <pio_set_peripheral+0x3a>
  4014dc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4014e0:	d01e      	beq.n	401520 <pio_set_peripheral+0x54>
  4014e2:	b939      	cbnz	r1, 4014f4 <pio_set_peripheral+0x28>
  4014e4:	4770      	bx	lr
  4014e6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4014ea:	d037      	beq.n	40155c <pio_set_peripheral+0x90>
  4014ec:	d804      	bhi.n	4014f8 <pio_set_peripheral+0x2c>
  4014ee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4014f2:	d029      	beq.n	401548 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4014f4:	6042      	str	r2, [r0, #4]
  4014f6:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4014f8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4014fc:	d02e      	beq.n	40155c <pio_set_peripheral+0x90>
  4014fe:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401502:	d02b      	beq.n	40155c <pio_set_peripheral+0x90>
  401504:	e7f6      	b.n	4014f4 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401506:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401508:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40150a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40150c:	43d3      	mvns	r3, r2
  40150e:	4021      	ands	r1, r4
  401510:	4019      	ands	r1, r3
  401512:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401514:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401516:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401518:	4021      	ands	r1, r4
  40151a:	400b      	ands	r3, r1
  40151c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40151e:	e01a      	b.n	401556 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401520:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401522:	4313      	orrs	r3, r2
  401524:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401526:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401528:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40152a:	400b      	ands	r3, r1
  40152c:	ea23 0302 	bic.w	r3, r3, r2
  401530:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401532:	e7df      	b.n	4014f4 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401534:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401536:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401538:	400b      	ands	r3, r1
  40153a:	ea23 0302 	bic.w	r3, r3, r2
  40153e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401540:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401542:	4313      	orrs	r3, r2
  401544:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401546:	e7d5      	b.n	4014f4 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401548:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40154a:	4313      	orrs	r3, r2
  40154c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40154e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401550:	4313      	orrs	r3, r2
  401552:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401554:	e7ce      	b.n	4014f4 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401556:	6042      	str	r2, [r0, #4]
}
  401558:	f85d 4b04 	ldr.w	r4, [sp], #4
  40155c:	4770      	bx	lr
  40155e:	bf00      	nop

00401560 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401560:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401562:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  401566:	bf14      	ite	ne
  401568:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40156a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40156c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401570:	bf14      	ite	ne
  401572:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401574:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401576:	f012 0f02 	tst.w	r2, #2
  40157a:	d002      	beq.n	401582 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  40157c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401580:	e004      	b.n	40158c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401582:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  401586:	bf18      	it	ne
  401588:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40158c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40158e:	6001      	str	r1, [r0, #0]
  401590:	4770      	bx	lr
  401592:	bf00      	nop

00401594 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401594:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401596:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401598:	9c01      	ldr	r4, [sp, #4]
  40159a:	b10c      	cbz	r4, 4015a0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  40159c:	6641      	str	r1, [r0, #100]	; 0x64
  40159e:	e000      	b.n	4015a2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4015a0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4015a2:	b10b      	cbz	r3, 4015a8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4015a4:	6501      	str	r1, [r0, #80]	; 0x50
  4015a6:	e000      	b.n	4015aa <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4015a8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4015aa:	b10a      	cbz	r2, 4015b0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4015ac:	6301      	str	r1, [r0, #48]	; 0x30
  4015ae:	e000      	b.n	4015b2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4015b0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4015b2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4015b4:	6001      	str	r1, [r0, #0]
}
  4015b6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4015ba:	4770      	bx	lr

004015bc <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4015bc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4015be:	4770      	bx	lr

004015c0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4015c0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4015c2:	4770      	bx	lr

004015c4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4015c4:	b570      	push	{r4, r5, r6, lr}
  4015c6:	b082      	sub	sp, #8
  4015c8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4015ca:	0943      	lsrs	r3, r0, #5
  4015cc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4015d0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4015d4:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4015d6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4015da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4015de:	d047      	beq.n	401670 <pio_configure_pin+0xac>
  4015e0:	d809      	bhi.n	4015f6 <pio_configure_pin+0x32>
  4015e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4015e6:	d021      	beq.n	40162c <pio_configure_pin+0x68>
  4015e8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4015ec:	d02f      	beq.n	40164e <pio_configure_pin+0x8a>
  4015ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4015f2:	d16f      	bne.n	4016d4 <pio_configure_pin+0x110>
  4015f4:	e009      	b.n	40160a <pio_configure_pin+0x46>
  4015f6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4015fa:	d055      	beq.n	4016a8 <pio_configure_pin+0xe4>
  4015fc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401600:	d052      	beq.n	4016a8 <pio_configure_pin+0xe4>
  401602:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401606:	d044      	beq.n	401692 <pio_configure_pin+0xce>
  401608:	e064      	b.n	4016d4 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40160a:	f000 001f 	and.w	r0, r0, #31
  40160e:	2601      	movs	r6, #1
  401610:	4086      	lsls	r6, r0
  401612:	4620      	mov	r0, r4
  401614:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401618:	4632      	mov	r2, r6
  40161a:	4b30      	ldr	r3, [pc, #192]	; (4016dc <pio_configure_pin+0x118>)
  40161c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40161e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401622:	bf14      	ite	ne
  401624:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401626:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401628:	2001      	movs	r0, #1
  40162a:	e054      	b.n	4016d6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40162c:	f000 001f 	and.w	r0, r0, #31
  401630:	2601      	movs	r6, #1
  401632:	4086      	lsls	r6, r0
  401634:	4620      	mov	r0, r4
  401636:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40163a:	4632      	mov	r2, r6
  40163c:	4b27      	ldr	r3, [pc, #156]	; (4016dc <pio_configure_pin+0x118>)
  40163e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401640:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401644:	bf14      	ite	ne
  401646:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401648:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40164a:	2001      	movs	r0, #1
  40164c:	e043      	b.n	4016d6 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40164e:	f000 001f 	and.w	r0, r0, #31
  401652:	2601      	movs	r6, #1
  401654:	4086      	lsls	r6, r0
  401656:	4620      	mov	r0, r4
  401658:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40165c:	4632      	mov	r2, r6
  40165e:	4b1f      	ldr	r3, [pc, #124]	; (4016dc <pio_configure_pin+0x118>)
  401660:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401662:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401666:	bf14      	ite	ne
  401668:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40166a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40166c:	2001      	movs	r0, #1
  40166e:	e032      	b.n	4016d6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401670:	f000 001f 	and.w	r0, r0, #31
  401674:	2601      	movs	r6, #1
  401676:	4086      	lsls	r6, r0
  401678:	4620      	mov	r0, r4
  40167a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40167e:	4632      	mov	r2, r6
  401680:	4b16      	ldr	r3, [pc, #88]	; (4016dc <pio_configure_pin+0x118>)
  401682:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401684:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401688:	bf14      	ite	ne
  40168a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40168c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40168e:	2001      	movs	r0, #1
  401690:	e021      	b.n	4016d6 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401692:	f000 031f 	and.w	r3, r0, #31
  401696:	2601      	movs	r6, #1
  401698:	4620      	mov	r0, r4
  40169a:	fa06 f103 	lsl.w	r1, r6, r3
  40169e:	462a      	mov	r2, r5
  4016a0:	4b0f      	ldr	r3, [pc, #60]	; (4016e0 <pio_configure_pin+0x11c>)
  4016a2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4016a4:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4016a6:	e016      	b.n	4016d6 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4016a8:	f000 031f 	and.w	r3, r0, #31
  4016ac:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4016ae:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4016b2:	ea05 0106 	and.w	r1, r5, r6
  4016b6:	9100      	str	r1, [sp, #0]
  4016b8:	4620      	mov	r0, r4
  4016ba:	fa06 f103 	lsl.w	r1, r6, r3
  4016be:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4016c2:	bf14      	ite	ne
  4016c4:	2200      	movne	r2, #0
  4016c6:	2201      	moveq	r2, #1
  4016c8:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4016cc:	4c05      	ldr	r4, [pc, #20]	; (4016e4 <pio_configure_pin+0x120>)
  4016ce:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4016d0:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4016d2:	e000      	b.n	4016d6 <pio_configure_pin+0x112>

	default:
		return 0;
  4016d4:	2000      	movs	r0, #0
	}

	return 1;
}
  4016d6:	b002      	add	sp, #8
  4016d8:	bd70      	pop	{r4, r5, r6, pc}
  4016da:	bf00      	nop
  4016dc:	004014cd 	.word	0x004014cd
  4016e0:	00401561 	.word	0x00401561
  4016e4:	00401595 	.word	0x00401595

004016e8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4016e8:	b570      	push	{r4, r5, r6, lr}
  4016ea:	b082      	sub	sp, #8
  4016ec:	4606      	mov	r6, r0
  4016ee:	460d      	mov	r5, r1
  4016f0:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4016f2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4016f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4016fa:	d038      	beq.n	40176e <pio_configure_pin_group+0x86>
  4016fc:	d809      	bhi.n	401712 <pio_configure_pin_group+0x2a>
  4016fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401702:	d01c      	beq.n	40173e <pio_configure_pin_group+0x56>
  401704:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401708:	d025      	beq.n	401756 <pio_configure_pin_group+0x6e>
  40170a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40170e:	d150      	bne.n	4017b2 <pio_configure_pin_group+0xca>
  401710:	e009      	b.n	401726 <pio_configure_pin_group+0x3e>
  401712:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401716:	d03a      	beq.n	40178e <pio_configure_pin_group+0xa6>
  401718:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40171c:	d037      	beq.n	40178e <pio_configure_pin_group+0xa6>
  40171e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401722:	d030      	beq.n	401786 <pio_configure_pin_group+0x9e>
  401724:	e045      	b.n	4017b2 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401726:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40172a:	462a      	mov	r2, r5
  40172c:	4b22      	ldr	r3, [pc, #136]	; (4017b8 <pio_configure_pin_group+0xd0>)
  40172e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401730:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401734:	bf14      	ite	ne
  401736:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401738:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40173a:	2001      	movs	r0, #1
  40173c:	e03a      	b.n	4017b4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40173e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401742:	462a      	mov	r2, r5
  401744:	4b1c      	ldr	r3, [pc, #112]	; (4017b8 <pio_configure_pin_group+0xd0>)
  401746:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401748:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40174c:	bf14      	ite	ne
  40174e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401750:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401752:	2001      	movs	r0, #1
  401754:	e02e      	b.n	4017b4 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401756:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40175a:	462a      	mov	r2, r5
  40175c:	4b16      	ldr	r3, [pc, #88]	; (4017b8 <pio_configure_pin_group+0xd0>)
  40175e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401760:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401764:	bf14      	ite	ne
  401766:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401768:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40176a:	2001      	movs	r0, #1
  40176c:	e022      	b.n	4017b4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40176e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401772:	462a      	mov	r2, r5
  401774:	4b10      	ldr	r3, [pc, #64]	; (4017b8 <pio_configure_pin_group+0xd0>)
  401776:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401778:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40177c:	bf14      	ite	ne
  40177e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401780:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401782:	2001      	movs	r0, #1
  401784:	e016      	b.n	4017b4 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401786:	4b0d      	ldr	r3, [pc, #52]	; (4017bc <pio_configure_pin_group+0xd4>)
  401788:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40178a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  40178c:	e012      	b.n	4017b4 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40178e:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401792:	f004 0301 	and.w	r3, r4, #1
  401796:	9300      	str	r3, [sp, #0]
  401798:	4630      	mov	r0, r6
  40179a:	4629      	mov	r1, r5
  40179c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4017a0:	bf14      	ite	ne
  4017a2:	2200      	movne	r2, #0
  4017a4:	2201      	moveq	r2, #1
  4017a6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4017aa:	4c05      	ldr	r4, [pc, #20]	; (4017c0 <pio_configure_pin_group+0xd8>)
  4017ac:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4017ae:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4017b0:	e000      	b.n	4017b4 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4017b2:	2000      	movs	r0, #0
	}

	return 1;
}
  4017b4:	b002      	add	sp, #8
  4017b6:	bd70      	pop	{r4, r5, r6, pc}
  4017b8:	004014cd 	.word	0x004014cd
  4017bc:	00401561 	.word	0x00401561
  4017c0:	00401595 	.word	0x00401595

004017c4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4017c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4017c8:	4681      	mov	r9, r0
  4017ca:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4017cc:	4b12      	ldr	r3, [pc, #72]	; (401818 <pio_handler_process+0x54>)
  4017ce:	4798      	blx	r3
  4017d0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4017d2:	4648      	mov	r0, r9
  4017d4:	4b11      	ldr	r3, [pc, #68]	; (40181c <pio_handler_process+0x58>)
  4017d6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4017d8:	4005      	ands	r5, r0
  4017da:	d013      	beq.n	401804 <pio_handler_process+0x40>
  4017dc:	4c10      	ldr	r4, [pc, #64]	; (401820 <pio_handler_process+0x5c>)
  4017de:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4017e2:	6823      	ldr	r3, [r4, #0]
  4017e4:	4543      	cmp	r3, r8
  4017e6:	d108      	bne.n	4017fa <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4017e8:	6861      	ldr	r1, [r4, #4]
  4017ea:	4229      	tst	r1, r5
  4017ec:	d005      	beq.n	4017fa <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4017ee:	68e3      	ldr	r3, [r4, #12]
  4017f0:	4640      	mov	r0, r8
  4017f2:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4017f4:	6863      	ldr	r3, [r4, #4]
  4017f6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4017fa:	42b4      	cmp	r4, r6
  4017fc:	d002      	beq.n	401804 <pio_handler_process+0x40>
  4017fe:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401800:	2d00      	cmp	r5, #0
  401802:	d1ee      	bne.n	4017e2 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401804:	4b07      	ldr	r3, [pc, #28]	; (401824 <pio_handler_process+0x60>)
  401806:	681b      	ldr	r3, [r3, #0]
  401808:	b123      	cbz	r3, 401814 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40180a:	4b07      	ldr	r3, [pc, #28]	; (401828 <pio_handler_process+0x64>)
  40180c:	681b      	ldr	r3, [r3, #0]
  40180e:	b10b      	cbz	r3, 401814 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401810:	4648      	mov	r0, r9
  401812:	4798      	blx	r3
  401814:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401818:	004015bd 	.word	0x004015bd
  40181c:	004015c1 	.word	0x004015c1
  401820:	2000090c 	.word	0x2000090c
  401824:	200009e8 	.word	0x200009e8
  401828:	20000908 	.word	0x20000908

0040182c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40182c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40182e:	4802      	ldr	r0, [pc, #8]	; (401838 <PIOA_Handler+0xc>)
  401830:	210b      	movs	r1, #11
  401832:	4b02      	ldr	r3, [pc, #8]	; (40183c <PIOA_Handler+0x10>)
  401834:	4798      	blx	r3
  401836:	bd08      	pop	{r3, pc}
  401838:	400e0e00 	.word	0x400e0e00
  40183c:	004017c5 	.word	0x004017c5

00401840 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401840:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401842:	4802      	ldr	r0, [pc, #8]	; (40184c <PIOB_Handler+0xc>)
  401844:	210c      	movs	r1, #12
  401846:	4b02      	ldr	r3, [pc, #8]	; (401850 <PIOB_Handler+0x10>)
  401848:	4798      	blx	r3
  40184a:	bd08      	pop	{r3, pc}
  40184c:	400e1000 	.word	0x400e1000
  401850:	004017c5 	.word	0x004017c5

00401854 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401854:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401856:	4802      	ldr	r0, [pc, #8]	; (401860 <PIOC_Handler+0xc>)
  401858:	210d      	movs	r1, #13
  40185a:	4b02      	ldr	r3, [pc, #8]	; (401864 <PIOC_Handler+0x10>)
  40185c:	4798      	blx	r3
  40185e:	bd08      	pop	{r3, pc}
  401860:	400e1200 	.word	0x400e1200
  401864:	004017c5 	.word	0x004017c5

00401868 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401868:	4a18      	ldr	r2, [pc, #96]	; (4018cc <pmc_switch_mck_to_pllack+0x64>)
  40186a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40186c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401870:	4318      	orrs	r0, r3
  401872:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401874:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401876:	f013 0f08 	tst.w	r3, #8
  40187a:	d003      	beq.n	401884 <pmc_switch_mck_to_pllack+0x1c>
  40187c:	e009      	b.n	401892 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40187e:	3b01      	subs	r3, #1
  401880:	d103      	bne.n	40188a <pmc_switch_mck_to_pllack+0x22>
  401882:	e01e      	b.n	4018c2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401884:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401888:	4910      	ldr	r1, [pc, #64]	; (4018cc <pmc_switch_mck_to_pllack+0x64>)
  40188a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40188c:	f012 0f08 	tst.w	r2, #8
  401890:	d0f5      	beq.n	40187e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401892:	4a0e      	ldr	r2, [pc, #56]	; (4018cc <pmc_switch_mck_to_pllack+0x64>)
  401894:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401896:	f023 0303 	bic.w	r3, r3, #3
  40189a:	f043 0302 	orr.w	r3, r3, #2
  40189e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4018a0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4018a2:	f010 0008 	ands.w	r0, r0, #8
  4018a6:	d004      	beq.n	4018b2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4018a8:	2000      	movs	r0, #0
  4018aa:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4018ac:	3b01      	subs	r3, #1
  4018ae:	d103      	bne.n	4018b8 <pmc_switch_mck_to_pllack+0x50>
  4018b0:	e009      	b.n	4018c6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4018b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4018b6:	4905      	ldr	r1, [pc, #20]	; (4018cc <pmc_switch_mck_to_pllack+0x64>)
  4018b8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4018ba:	f012 0f08 	tst.w	r2, #8
  4018be:	d0f5      	beq.n	4018ac <pmc_switch_mck_to_pllack+0x44>
  4018c0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4018c2:	2001      	movs	r0, #1
  4018c4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4018c6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4018c8:	4770      	bx	lr
  4018ca:	bf00      	nop
  4018cc:	400e0400 	.word	0x400e0400

004018d0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4018d0:	b138      	cbz	r0, 4018e2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4018d2:	4911      	ldr	r1, [pc, #68]	; (401918 <pmc_switch_mainck_to_xtal+0x48>)
  4018d4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4018d6:	4a11      	ldr	r2, [pc, #68]	; (40191c <pmc_switch_mainck_to_xtal+0x4c>)
  4018d8:	401a      	ands	r2, r3
  4018da:	4b11      	ldr	r3, [pc, #68]	; (401920 <pmc_switch_mainck_to_xtal+0x50>)
  4018dc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4018de:	620b      	str	r3, [r1, #32]
  4018e0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4018e2:	4a0d      	ldr	r2, [pc, #52]	; (401918 <pmc_switch_mainck_to_xtal+0x48>)
  4018e4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4018e6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4018ea:	f023 0303 	bic.w	r3, r3, #3
  4018ee:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4018f2:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4018f6:	0209      	lsls	r1, r1, #8
  4018f8:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4018fa:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4018fc:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4018fe:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401900:	f013 0f01 	tst.w	r3, #1
  401904:	d0fb      	beq.n	4018fe <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401906:	4a04      	ldr	r2, [pc, #16]	; (401918 <pmc_switch_mainck_to_xtal+0x48>)
  401908:	6a13      	ldr	r3, [r2, #32]
  40190a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40190e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401912:	6213      	str	r3, [r2, #32]
  401914:	4770      	bx	lr
  401916:	bf00      	nop
  401918:	400e0400 	.word	0x400e0400
  40191c:	fec8fffc 	.word	0xfec8fffc
  401920:	01370002 	.word	0x01370002

00401924 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401924:	4b02      	ldr	r3, [pc, #8]	; (401930 <pmc_osc_is_ready_mainck+0xc>)
  401926:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401928:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40192c:	4770      	bx	lr
  40192e:	bf00      	nop
  401930:	400e0400 	.word	0x400e0400

00401934 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401934:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401938:	4b01      	ldr	r3, [pc, #4]	; (401940 <pmc_disable_pllack+0xc>)
  40193a:	629a      	str	r2, [r3, #40]	; 0x28
  40193c:	4770      	bx	lr
  40193e:	bf00      	nop
  401940:	400e0400 	.word	0x400e0400

00401944 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401944:	4b02      	ldr	r3, [pc, #8]	; (401950 <pmc_is_locked_pllack+0xc>)
  401946:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401948:	f000 0002 	and.w	r0, r0, #2
  40194c:	4770      	bx	lr
  40194e:	bf00      	nop
  401950:	400e0400 	.word	0x400e0400

00401954 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401954:	2822      	cmp	r0, #34	; 0x22
  401956:	d81e      	bhi.n	401996 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401958:	281f      	cmp	r0, #31
  40195a:	d80c      	bhi.n	401976 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40195c:	4b11      	ldr	r3, [pc, #68]	; (4019a4 <pmc_enable_periph_clk+0x50>)
  40195e:	699a      	ldr	r2, [r3, #24]
  401960:	2301      	movs	r3, #1
  401962:	4083      	lsls	r3, r0
  401964:	401a      	ands	r2, r3
  401966:	4293      	cmp	r3, r2
  401968:	d017      	beq.n	40199a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40196a:	2301      	movs	r3, #1
  40196c:	4083      	lsls	r3, r0
  40196e:	4a0d      	ldr	r2, [pc, #52]	; (4019a4 <pmc_enable_periph_clk+0x50>)
  401970:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401972:	2000      	movs	r0, #0
  401974:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401976:	4b0b      	ldr	r3, [pc, #44]	; (4019a4 <pmc_enable_periph_clk+0x50>)
  401978:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40197c:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40197e:	2301      	movs	r3, #1
  401980:	4083      	lsls	r3, r0
  401982:	401a      	ands	r2, r3
  401984:	4293      	cmp	r3, r2
  401986:	d00a      	beq.n	40199e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401988:	2301      	movs	r3, #1
  40198a:	4083      	lsls	r3, r0
  40198c:	4a05      	ldr	r2, [pc, #20]	; (4019a4 <pmc_enable_periph_clk+0x50>)
  40198e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401992:	2000      	movs	r0, #0
  401994:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401996:	2001      	movs	r0, #1
  401998:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40199a:	2000      	movs	r0, #0
  40199c:	4770      	bx	lr
  40199e:	2000      	movs	r0, #0
}
  4019a0:	4770      	bx	lr
  4019a2:	bf00      	nop
  4019a4:	400e0400 	.word	0x400e0400

004019a8 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4019a8:	b121      	cbz	r1, 4019b4 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4019aa:	6843      	ldr	r3, [r0, #4]
  4019ac:	f043 0301 	orr.w	r3, r3, #1
  4019b0:	6043      	str	r3, [r0, #4]
  4019b2:	4770      	bx	lr
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4019b4:	6843      	ldr	r3, [r0, #4]
  4019b6:	f023 0301 	bic.w	r3, r3, #1
  4019ba:	6043      	str	r3, [r0, #4]
  4019bc:	4770      	bx	lr
  4019be:	bf00      	nop

004019c0 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4019c0:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4019c2:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4019c4:	6884      	ldr	r4, [r0, #8]
  4019c6:	42a5      	cmp	r5, r4
  4019c8:	d003      	beq.n	4019d2 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4019ca:	6884      	ldr	r4, [r0, #8]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  4019cc:	6885      	ldr	r5, [r0, #8]
  4019ce:	42a5      	cmp	r5, r4
  4019d0:	d1fb      	bne.n	4019ca <rtc_get_time+0xa>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  4019d2:	b169      	cbz	r1, 4019f0 <rtc_get_time+0x30>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
  4019d4:	f404 107c 	and.w	r0, r4, #4128768	; 0x3f0000
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4019d8:	0d05      	lsrs	r5, r0, #20
  4019da:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4019de:	f3c0 4003 	ubfx	r0, r0, #16, #4
  4019e2:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4019e6:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4019ea:	bf18      	it	ne
  4019ec:	300c      	addne	r0, #12
  4019ee:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4019f0:	b14a      	cbz	r2, 401a06 <rtc_get_time+0x46>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
  4019f2:	f404 41fe 	and.w	r1, r4, #32512	; 0x7f00
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4019f6:	0b08      	lsrs	r0, r1, #12
  4019f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4019fc:	f3c1 2103 	ubfx	r1, r1, #8, #4
  401a00:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  401a04:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  401a06:	b143      	cbz	r3, 401a1a <rtc_get_time+0x5a>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401a08:	f3c4 1202 	ubfx	r2, r4, #4, #3
  401a0c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401a10:	f004 040f 	and.w	r4, r4, #15
  401a14:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  401a18:	601c      	str	r4, [r3, #0]
	}
}
  401a1a:	bc30      	pop	{r4, r5}
  401a1c:	4770      	bx	lr
  401a1e:	bf00      	nop

00401a20 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  401a20:	b4f0      	push	{r4, r5, r6, r7}
  401a22:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  401a24:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  401a26:	68c4      	ldr	r4, [r0, #12]
  401a28:	42a5      	cmp	r5, r4
  401a2a:	d003      	beq.n	401a34 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  401a2c:	68c4      	ldr	r4, [r0, #12]
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
	while (ul_date != p_rtc->RTC_CALR) {
  401a2e:	68c5      	ldr	r5, [r0, #12]
  401a30:	42a5      	cmp	r5, r4
  401a32:	d1fb      	bne.n	401a2c <rtc_get_date+0xc>
		ul_date = p_rtc->RTC_CALR;
	}

	/* Retrieve year */
	if (pul_year) {
  401a34:	b1a1      	cbz	r1, 401a60 <rtc_get_date+0x40>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
  401a36:	f404 407f 	and.w	r0, r4, #65280	; 0xff00
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401a3a:	0b05      	lsrs	r5, r0, #12
  401a3c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401a40:	f3c0 2003 	ubfx	r0, r0, #8, #4
  401a44:	eb00 0045 	add.w	r0, r0, r5, lsl #1
	}

	/* Retrieve year */
	if (pul_year) {
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401a48:	f3c4 1502 	ubfx	r5, r4, #4, #3
  401a4c:	eb05 0785 	add.w	r7, r5, r5, lsl #2
  401a50:	f004 050f 	and.w	r5, r4, #15
  401a54:	eb05 0547 	add.w	r5, r5, r7, lsl #1
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401a58:	2764      	movs	r7, #100	; 0x64
  401a5a:	fb07 0005 	mla	r0, r7, r5, r0
	/* Retrieve year */
	if (pul_year) {
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  401a5e:	6008      	str	r0, [r1, #0]
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
	}

	/* Retrieve month */
	if (pul_month) {
  401a60:	b14a      	cbz	r2, 401a76 <rtc_get_date+0x56>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
  401a62:	f404 11f8 	and.w	r1, r4, #2031616	; 0x1f0000
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401a66:	0d08      	lsrs	r0, r1, #20
  401a68:	0085      	lsls	r5, r0, #2
  401a6a:	4428      	add	r0, r5
  401a6c:	f3c1 4103 	ubfx	r1, r1, #16, #4
  401a70:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  401a74:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  401a76:	b14b      	cbz	r3, 401a8c <rtc_get_date+0x6c>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
  401a78:	f004 527c 	and.w	r2, r4, #1056964608	; 0x3f000000
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401a7c:	0f11      	lsrs	r1, r2, #28
  401a7e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401a82:	f3c2 6203 	ubfx	r2, r2, #24, #4
  401a86:	eb02 0241 	add.w	r2, r2, r1, lsl #1
  401a8a:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  401a8c:	b116      	cbz	r6, 401a94 <rtc_get_date+0x74>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  401a8e:	f3c4 5442 	ubfx	r4, r4, #21, #3
  401a92:	6034      	str	r4, [r6, #0]
	}
}
  401a94:	bcf0      	pop	{r4, r5, r6, r7}
  401a96:	4770      	bx	lr

00401a98 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401a98:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401a9a:	23ac      	movs	r3, #172	; 0xac
  401a9c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401a9e:	680b      	ldr	r3, [r1, #0]
  401aa0:	684a      	ldr	r2, [r1, #4]
  401aa2:	fbb3 f3f2 	udiv	r3, r3, r2
  401aa6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401aa8:	1e5c      	subs	r4, r3, #1
  401aaa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401aae:	4294      	cmp	r4, r2
  401ab0:	d80a      	bhi.n	401ac8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  401ab2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401ab4:	688b      	ldr	r3, [r1, #8]
  401ab6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401ab8:	f240 2302 	movw	r3, #514	; 0x202
  401abc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401ac0:	2350      	movs	r3, #80	; 0x50
  401ac2:	6003      	str	r3, [r0, #0]

	return 0;
  401ac4:	2000      	movs	r0, #0
  401ac6:	e000      	b.n	401aca <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401ac8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  401aca:	f85d 4b04 	ldr.w	r4, [sp], #4
  401ace:	4770      	bx	lr

00401ad0 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  401ad0:	6081      	str	r1, [r0, #8]
  401ad2:	4770      	bx	lr

00401ad4 <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  401ad4:	6940      	ldr	r0, [r0, #20]
}
  401ad6:	4770      	bx	lr

00401ad8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401ad8:	6943      	ldr	r3, [r0, #20]
  401ada:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401ade:	bf1a      	itte	ne
  401ae0:	61c1      	strne	r1, [r0, #28]
	return 0;
  401ae2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401ae4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401ae6:	4770      	bx	lr

00401ae8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401ae8:	6943      	ldr	r3, [r0, #20]
  401aea:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401aee:	bf1d      	ittte	ne
  401af0:	6983      	ldrne	r3, [r0, #24]
  401af2:	700b      	strbne	r3, [r1, #0]
	return 0;
  401af4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401af6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401af8:	4770      	bx	lr
  401afa:	bf00      	nop

00401afc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401afc:	6943      	ldr	r3, [r0, #20]
  401afe:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401b02:	bf1d      	ittte	ne
  401b04:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  401b08:	61c1      	strne	r1, [r0, #28]
	return 0;
  401b0a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401b0c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401b0e:	4770      	bx	lr

00401b10 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401b10:	6943      	ldr	r3, [r0, #20]
  401b12:	f013 0f01 	tst.w	r3, #1
  401b16:	d005      	beq.n	401b24 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401b18:	6983      	ldr	r3, [r0, #24]
  401b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401b1e:	600b      	str	r3, [r1, #0]

	return 0;
  401b20:	2000      	movs	r0, #0
  401b22:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401b24:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401b26:	4770      	bx	lr

00401b28 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  401b28:	e7fe      	b.n	401b28 <Dummy_Handler>
  401b2a:	bf00      	nop

00401b2c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401b2c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  401b2e:	4b20      	ldr	r3, [pc, #128]	; (401bb0 <Reset_Handler+0x84>)
  401b30:	4a20      	ldr	r2, [pc, #128]	; (401bb4 <Reset_Handler+0x88>)
  401b32:	429a      	cmp	r2, r3
  401b34:	d913      	bls.n	401b5e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  401b36:	4b20      	ldr	r3, [pc, #128]	; (401bb8 <Reset_Handler+0x8c>)
  401b38:	4a1d      	ldr	r2, [pc, #116]	; (401bb0 <Reset_Handler+0x84>)
  401b3a:	429a      	cmp	r2, r3
  401b3c:	d21f      	bcs.n	401b7e <Reset_Handler+0x52>
  401b3e:	4611      	mov	r1, r2
  401b40:	3204      	adds	r2, #4
  401b42:	3303      	adds	r3, #3
  401b44:	1a9b      	subs	r3, r3, r2
  401b46:	f023 0303 	bic.w	r3, r3, #3
  401b4a:	3304      	adds	r3, #4
  401b4c:	4a19      	ldr	r2, [pc, #100]	; (401bb4 <Reset_Handler+0x88>)
  401b4e:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  401b50:	f852 0b04 	ldr.w	r0, [r2], #4
  401b54:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401b58:	429a      	cmp	r2, r3
  401b5a:	d1f9      	bne.n	401b50 <Reset_Handler+0x24>
  401b5c:	e00f      	b.n	401b7e <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401b5e:	4b14      	ldr	r3, [pc, #80]	; (401bb0 <Reset_Handler+0x84>)
  401b60:	4a14      	ldr	r2, [pc, #80]	; (401bb4 <Reset_Handler+0x88>)
  401b62:	429a      	cmp	r2, r3
  401b64:	d20b      	bcs.n	401b7e <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401b66:	4b14      	ldr	r3, [pc, #80]	; (401bb8 <Reset_Handler+0x8c>)
  401b68:	4a11      	ldr	r2, [pc, #68]	; (401bb0 <Reset_Handler+0x84>)
  401b6a:	1a9a      	subs	r2, r3, r2
  401b6c:	4813      	ldr	r0, [pc, #76]	; (401bbc <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401b6e:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401b70:	b12a      	cbz	r2, 401b7e <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  401b72:	f851 2904 	ldr.w	r2, [r1], #-4
  401b76:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401b7a:	4281      	cmp	r1, r0
  401b7c:	d1f9      	bne.n	401b72 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401b7e:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401b80:	4b0f      	ldr	r3, [pc, #60]	; (401bc0 <Reset_Handler+0x94>)
  401b82:	4a10      	ldr	r2, [pc, #64]	; (401bc4 <Reset_Handler+0x98>)
  401b84:	429a      	cmp	r2, r3
  401b86:	d20b      	bcs.n	401ba0 <Reset_Handler+0x74>
  401b88:	1d13      	adds	r3, r2, #4
  401b8a:	4a0f      	ldr	r2, [pc, #60]	; (401bc8 <Reset_Handler+0x9c>)
  401b8c:	1ad2      	subs	r2, r2, r3
  401b8e:	f022 0203 	bic.w	r2, r2, #3
  401b92:	441a      	add	r2, r3
  401b94:	3b04      	subs	r3, #4
		*pDest++ = 0;
  401b96:	2100      	movs	r1, #0
  401b98:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401b9c:	4293      	cmp	r3, r2
  401b9e:	d1fb      	bne.n	401b98 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  401ba0:	4b0a      	ldr	r3, [pc, #40]	; (401bcc <Reset_Handler+0xa0>)
  401ba2:	4a0b      	ldr	r2, [pc, #44]	; (401bd0 <Reset_Handler+0xa4>)
  401ba4:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  401ba6:	4b0b      	ldr	r3, [pc, #44]	; (401bd4 <Reset_Handler+0xa8>)
  401ba8:	4798      	blx	r3

	/* Branch to main function */
	main();
  401baa:	4b0b      	ldr	r3, [pc, #44]	; (401bd8 <Reset_Handler+0xac>)
  401bac:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401bae:	e7fe      	b.n	401bae <Reset_Handler+0x82>
  401bb0:	20000000 	.word	0x20000000
  401bb4:	0040b0fc 	.word	0x0040b0fc
  401bb8:	200008d4 	.word	0x200008d4
  401bbc:	0040b0f8 	.word	0x0040b0f8
  401bc0:	20002cac 	.word	0x20002cac
  401bc4:	200008d4 	.word	0x200008d4
  401bc8:	20002caf 	.word	0x20002caf
  401bcc:	e000ed00 	.word	0xe000ed00
  401bd0:	00400000 	.word	0x00400000
  401bd4:	00404869 	.word	0x00404869
  401bd8:	00403ced 	.word	0x00403ced

00401bdc <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401bdc:	4b3d      	ldr	r3, [pc, #244]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401be0:	f003 0303 	and.w	r3, r3, #3
  401be4:	2b03      	cmp	r3, #3
  401be6:	d85d      	bhi.n	401ca4 <SystemCoreClockUpdate+0xc8>
  401be8:	e8df f003 	tbb	[pc, r3]
  401bec:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401bf0:	4b39      	ldr	r3, [pc, #228]	; (401cd8 <SystemCoreClockUpdate+0xfc>)
  401bf2:	695b      	ldr	r3, [r3, #20]
  401bf4:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401bf8:	bf14      	ite	ne
  401bfa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401bfe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401c02:	4b36      	ldr	r3, [pc, #216]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c04:	601a      	str	r2, [r3, #0]
  401c06:	e04d      	b.n	401ca4 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401c08:	4b32      	ldr	r3, [pc, #200]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401c0a:	6a1b      	ldr	r3, [r3, #32]
  401c0c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c10:	d003      	beq.n	401c1a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401c12:	4a33      	ldr	r2, [pc, #204]	; (401ce0 <SystemCoreClockUpdate+0x104>)
  401c14:	4b31      	ldr	r3, [pc, #196]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c16:	601a      	str	r2, [r3, #0]
  401c18:	e044      	b.n	401ca4 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c1a:	4a32      	ldr	r2, [pc, #200]	; (401ce4 <SystemCoreClockUpdate+0x108>)
  401c1c:	4b2f      	ldr	r3, [pc, #188]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c1e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401c20:	4b2c      	ldr	r3, [pc, #176]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401c22:	6a1b      	ldr	r3, [r3, #32]
  401c24:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c28:	2b10      	cmp	r3, #16
  401c2a:	d002      	beq.n	401c32 <SystemCoreClockUpdate+0x56>
  401c2c:	2b20      	cmp	r3, #32
  401c2e:	d004      	beq.n	401c3a <SystemCoreClockUpdate+0x5e>
  401c30:	e038      	b.n	401ca4 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401c32:	4a2d      	ldr	r2, [pc, #180]	; (401ce8 <SystemCoreClockUpdate+0x10c>)
  401c34:	4b29      	ldr	r3, [pc, #164]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c36:	601a      	str	r2, [r3, #0]
			break;
  401c38:	e034      	b.n	401ca4 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401c3a:	4a29      	ldr	r2, [pc, #164]	; (401ce0 <SystemCoreClockUpdate+0x104>)
  401c3c:	4b27      	ldr	r3, [pc, #156]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c3e:	601a      	str	r2, [r3, #0]
			break;
  401c40:	e030      	b.n	401ca4 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401c42:	4b24      	ldr	r3, [pc, #144]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401c44:	6a1b      	ldr	r3, [r3, #32]
  401c46:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c4a:	d003      	beq.n	401c54 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401c4c:	4a24      	ldr	r2, [pc, #144]	; (401ce0 <SystemCoreClockUpdate+0x104>)
  401c4e:	4b23      	ldr	r3, [pc, #140]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c50:	601a      	str	r2, [r3, #0]
  401c52:	e012      	b.n	401c7a <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c54:	4a23      	ldr	r2, [pc, #140]	; (401ce4 <SystemCoreClockUpdate+0x108>)
  401c56:	4b21      	ldr	r3, [pc, #132]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c58:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401c5a:	4b1e      	ldr	r3, [pc, #120]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401c5c:	6a1b      	ldr	r3, [r3, #32]
  401c5e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c62:	2b10      	cmp	r3, #16
  401c64:	d002      	beq.n	401c6c <SystemCoreClockUpdate+0x90>
  401c66:	2b20      	cmp	r3, #32
  401c68:	d004      	beq.n	401c74 <SystemCoreClockUpdate+0x98>
  401c6a:	e006      	b.n	401c7a <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401c6c:	4a1e      	ldr	r2, [pc, #120]	; (401ce8 <SystemCoreClockUpdate+0x10c>)
  401c6e:	4b1b      	ldr	r3, [pc, #108]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c70:	601a      	str	r2, [r3, #0]
					break;
  401c72:	e002      	b.n	401c7a <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401c74:	4a1a      	ldr	r2, [pc, #104]	; (401ce0 <SystemCoreClockUpdate+0x104>)
  401c76:	4b19      	ldr	r3, [pc, #100]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401c78:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401c7a:	4b16      	ldr	r3, [pc, #88]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c7e:	f003 0303 	and.w	r3, r3, #3
  401c82:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401c84:	4a13      	ldr	r2, [pc, #76]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401c86:	bf07      	ittee	eq
  401c88:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401c8a:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401c8c:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401c8e:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401c90:	4812      	ldr	r0, [pc, #72]	; (401cdc <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401c92:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401c96:	6803      	ldr	r3, [r0, #0]
  401c98:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  401c9c:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401c9e:	fbb3 f3f2 	udiv	r3, r3, r2
  401ca2:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401ca4:	4b0b      	ldr	r3, [pc, #44]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401ca8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401cac:	2b70      	cmp	r3, #112	; 0x70
  401cae:	d107      	bne.n	401cc0 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  401cb0:	4a0a      	ldr	r2, [pc, #40]	; (401cdc <SystemCoreClockUpdate+0x100>)
  401cb2:	6813      	ldr	r3, [r2, #0]
  401cb4:	490d      	ldr	r1, [pc, #52]	; (401cec <SystemCoreClockUpdate+0x110>)
  401cb6:	fba1 1303 	umull	r1, r3, r1, r3
  401cba:	085b      	lsrs	r3, r3, #1
  401cbc:	6013      	str	r3, [r2, #0]
  401cbe:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401cc0:	4b04      	ldr	r3, [pc, #16]	; (401cd4 <SystemCoreClockUpdate+0xf8>)
  401cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401cc4:	4905      	ldr	r1, [pc, #20]	; (401cdc <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401cc6:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401cca:	680b      	ldr	r3, [r1, #0]
  401ccc:	40d3      	lsrs	r3, r2
  401cce:	600b      	str	r3, [r1, #0]
  401cd0:	4770      	bx	lr
  401cd2:	bf00      	nop
  401cd4:	400e0400 	.word	0x400e0400
  401cd8:	400e1410 	.word	0x400e1410
  401cdc:	20000034 	.word	0x20000034
  401ce0:	00b71b00 	.word	0x00b71b00
  401ce4:	003d0900 	.word	0x003d0900
  401ce8:	007a1200 	.word	0x007a1200
  401cec:	aaaaaaab 	.word	0xaaaaaaab

00401cf0 <system_init_flash>:
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401cf0:	4b12      	ldr	r3, [pc, #72]	; (401d3c <system_init_flash+0x4c>)
  401cf2:	4298      	cmp	r0, r3
  401cf4:	d804      	bhi.n	401d00 <system_init_flash+0x10>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401cf6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401cfa:	4b11      	ldr	r3, [pc, #68]	; (401d40 <system_init_flash+0x50>)
  401cfc:	601a      	str	r2, [r3, #0]
  401cfe:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401d00:	4b10      	ldr	r3, [pc, #64]	; (401d44 <system_init_flash+0x54>)
  401d02:	4298      	cmp	r0, r3
  401d04:	d803      	bhi.n	401d0e <system_init_flash+0x1e>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d06:	4a10      	ldr	r2, [pc, #64]	; (401d48 <system_init_flash+0x58>)
  401d08:	4b0d      	ldr	r3, [pc, #52]	; (401d40 <system_init_flash+0x50>)
  401d0a:	601a      	str	r2, [r3, #0]
  401d0c:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401d0e:	4b0f      	ldr	r3, [pc, #60]	; (401d4c <system_init_flash+0x5c>)
  401d10:	4298      	cmp	r0, r3
  401d12:	d803      	bhi.n	401d1c <system_init_flash+0x2c>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d14:	4a0e      	ldr	r2, [pc, #56]	; (401d50 <system_init_flash+0x60>)
  401d16:	4b0a      	ldr	r3, [pc, #40]	; (401d40 <system_init_flash+0x50>)
  401d18:	601a      	str	r2, [r3, #0]
  401d1a:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401d1c:	4b0d      	ldr	r3, [pc, #52]	; (401d54 <system_init_flash+0x64>)
  401d1e:	4298      	cmp	r0, r3
  401d20:	d803      	bhi.n	401d2a <system_init_flash+0x3a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d22:	4a0d      	ldr	r2, [pc, #52]	; (401d58 <system_init_flash+0x68>)
  401d24:	4b06      	ldr	r3, [pc, #24]	; (401d40 <system_init_flash+0x50>)
  401d26:	601a      	str	r2, [r3, #0]
  401d28:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401d2a:	4b0c      	ldr	r3, [pc, #48]	; (401d5c <system_init_flash+0x6c>)
  401d2c:	4298      	cmp	r0, r3
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401d2e:	bf94      	ite	ls
  401d30:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401d34:	4a0a      	ldrhi	r2, [pc, #40]	; (401d60 <system_init_flash+0x70>)
  401d36:	4b02      	ldr	r3, [pc, #8]	; (401d40 <system_init_flash+0x50>)
  401d38:	601a      	str	r2, [r3, #0]
  401d3a:	4770      	bx	lr
  401d3c:	01312cff 	.word	0x01312cff
  401d40:	400e0a00 	.word	0x400e0a00
  401d44:	026259ff 	.word	0x026259ff
  401d48:	04000100 	.word	0x04000100
  401d4c:	039386ff 	.word	0x039386ff
  401d50:	04000200 	.word	0x04000200
  401d54:	04c4b3ff 	.word	0x04c4b3ff
  401d58:	04000300 	.word	0x04000300
  401d5c:	05f5e0ff 	.word	0x05f5e0ff
  401d60:	04000500 	.word	0x04000500

00401d64 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401d64:	4b09      	ldr	r3, [pc, #36]	; (401d8c <_sbrk+0x28>)
  401d66:	681b      	ldr	r3, [r3, #0]
  401d68:	b913      	cbnz	r3, 401d70 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401d6a:	4a09      	ldr	r2, [pc, #36]	; (401d90 <_sbrk+0x2c>)
  401d6c:	4b07      	ldr	r3, [pc, #28]	; (401d8c <_sbrk+0x28>)
  401d6e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401d70:	4b06      	ldr	r3, [pc, #24]	; (401d8c <_sbrk+0x28>)
  401d72:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401d74:	181a      	adds	r2, r3, r0
  401d76:	4907      	ldr	r1, [pc, #28]	; (401d94 <_sbrk+0x30>)
  401d78:	4291      	cmp	r1, r2
  401d7a:	db04      	blt.n	401d86 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401d7c:	4610      	mov	r0, r2
  401d7e:	4a03      	ldr	r2, [pc, #12]	; (401d8c <_sbrk+0x28>)
  401d80:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401d82:	4618      	mov	r0, r3
  401d84:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401d86:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401d8a:	4770      	bx	lr
  401d8c:	2000097c 	.word	0x2000097c
  401d90:	20005cb0 	.word	0x20005cb0
  401d94:	2001fffc 	.word	0x2001fffc

00401d98 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401d98:	f04f 30ff 	mov.w	r0, #4294967295
  401d9c:	4770      	bx	lr
  401d9e:	bf00      	nop

00401da0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401da0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401da4:	604b      	str	r3, [r1, #4]

	return 0;
}
  401da6:	2000      	movs	r0, #0
  401da8:	4770      	bx	lr
  401daa:	bf00      	nop

00401dac <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401dac:	2001      	movs	r0, #1
  401dae:	4770      	bx	lr

00401db0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401db0:	2000      	movs	r0, #0
  401db2:	4770      	bx	lr

00401db4 <disk_initialize>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_PROTECT).
 */
DSTATUS disk_initialize(BYTE drv)
{
  401db4:	b510      	push	{r4, lr}
  401db6:	4604      	mov	r4, r0
	int i;
	Ctrl_status mem_status;

#if (SAM3S || SAM3U || SAM3N || SAM3XA || SAM4S)
	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  401db8:	480f      	ldr	r0, [pc, #60]	; (401df8 <disk_initialize+0x44>)
  401dba:	2100      	movs	r1, #0
  401dbc:	4b0f      	ldr	r3, [pc, #60]	; (401dfc <disk_initialize+0x48>)
  401dbe:	4798      	blx	r3
	/* USB disk with multiple LUNs */
	if (drv > LUN_ID_USB + Lun_usb_get_lun()) {
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
  401dc0:	2c01      	cmp	r4, #1
  401dc2:	d812      	bhi.n	401dea <disk_initialize+0x36>
		return STA_NOINIT;
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
		mem_status = mem_test_unit_ready(drv);
  401dc4:	4620      	mov	r0, r4
  401dc6:	4b0e      	ldr	r3, [pc, #56]	; (401e00 <disk_initialize+0x4c>)
  401dc8:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  401dca:	2803      	cmp	r0, #3
  401dcc:	d104      	bne.n	401dd8 <disk_initialize+0x24>
		return STA_NOINIT;
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
		mem_status = mem_test_unit_ready(drv);
  401dce:	4620      	mov	r0, r4
  401dd0:	4b0b      	ldr	r3, [pc, #44]	; (401e00 <disk_initialize+0x4c>)
  401dd2:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  401dd4:	2803      	cmp	r0, #3
  401dd6:	d00a      	beq.n	401dee <disk_initialize+0x3a>
			break;
		}
	}
	if (mem_status != CTRL_GOOD) {
  401dd8:	b958      	cbnz	r0, 401df2 <disk_initialize+0x3e>
		return STA_NOINIT;
	}

	/* Check Write Protection Status */
	if (mem_wr_protect(drv)) {
  401dda:	4620      	mov	r0, r4
  401ddc:	4b09      	ldr	r3, [pc, #36]	; (401e04 <disk_initialize+0x50>)
  401dde:	4798      	blx	r3
  401de0:	2800      	cmp	r0, #0
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
  401de2:	bf14      	ite	ne
  401de4:	2004      	movne	r0, #4
  401de6:	2000      	moveq	r0, #0
  401de8:	bd10      	pop	{r4, pc}
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
		/* At least one of the LUN should be defined */
		return STA_NOINIT;
  401dea:	2001      	movs	r0, #1
  401dec:	bd10      	pop	{r4, pc}
		if (CTRL_BUSY != mem_status) {
			break;
		}
	}
	if (mem_status != CTRL_GOOD) {
		return STA_NOINIT;
  401dee:	2001      	movs	r0, #1
  401df0:	bd10      	pop	{r4, pc}
  401df2:	2001      	movs	r0, #1
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
}
  401df4:	bd10      	pop	{r4, pc}
  401df6:	bf00      	nop
  401df8:	400e1460 	.word	0x400e1460
  401dfc:	004019a9 	.word	0x004019a9
  401e00:	00400d9d 	.word	0x00400d9d
  401e04:	00400dcd 	.word	0x00400dcd

00401e08 <disk_status>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_NODISK, STA_PROTECT).
 */
DSTATUS disk_status(BYTE drv)
{
  401e08:	b508      	push	{r3, lr}
	switch (mem_test_unit_ready(drv)) {
  401e0a:	4b05      	ldr	r3, [pc, #20]	; (401e20 <disk_status+0x18>)
  401e0c:	4798      	blx	r3
  401e0e:	b120      	cbz	r0, 401e1a <disk_status+0x12>
	case CTRL_GOOD:
		return 0;
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
	default:
		return STA_NOINIT;
  401e10:	2802      	cmp	r0, #2
  401e12:	bf0c      	ite	eq
  401e14:	2003      	moveq	r0, #3
  401e16:	2001      	movne	r0, #1
  401e18:	bd08      	pop	{r3, pc}
 */
DSTATUS disk_status(BYTE drv)
{
	switch (mem_test_unit_ready(drv)) {
	case CTRL_GOOD:
		return 0;
  401e1a:	2000      	movs	r0, #0
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
	default:
		return STA_NOINIT;
	}
}
  401e1c:	bd08      	pop	{r3, pc}
  401e1e:	bf00      	nop
  401e20:	00400d9d 	.word	0x00400d9d

00401e24 <disk_read>:
 * \param count Number of sectors to read (1..255).
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_read(BYTE drv, BYTE *buff, DWORD sector, BYTE count)
{
  401e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e28:	b083      	sub	sp, #12
  401e2a:	4683      	mov	fp, r0
  401e2c:	460d      	mov	r5, r1
  401e2e:	4614      	mov	r4, r2
  401e30:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  401e32:	4b16      	ldr	r3, [pc, #88]	; (401e8c <disk_read+0x68>)
  401e34:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  401e36:	b1f0      	cbz	r0, 401e76 <disk_read+0x52>
  401e38:	4606      	mov	r6, r0
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
  401e3a:	4658      	mov	r0, fp
  401e3c:	a901      	add	r1, sp, #4
  401e3e:	4b14      	ldr	r3, [pc, #80]	; (401e90 <disk_read+0x6c>)
  401e40:	4798      	blx	r3
	if ((sector + count * uc_sector_size) >
			(ul_last_sector_num + 1) * uc_sector_size) {
  401e42:	46b0      	mov	r8, r6
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
  401e44:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  401e48:	9b01      	ldr	r3, [sp, #4]
  401e4a:	fb03 6306 	mla	r3, r3, r6, r6
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
  401e4e:	429a      	cmp	r2, r3
  401e50:	d813      	bhi.n	401e7a <disk_read+0x56>
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
	}

	/* Read the data */
	for (i = 0; i < count; i++) {
  401e52:	46b9      	mov	r9, r7
  401e54:	b19f      	cbz	r7, 401e7e <disk_read+0x5a>
  401e56:	0276      	lsls	r6, r6, #9
  401e58:	f04f 0a00 	mov.w	sl, #0
		if (memory_2_ram(drv, sector + uc_sector_size * i,
  401e5c:	4f0d      	ldr	r7, [pc, #52]	; (401e94 <disk_read+0x70>)
  401e5e:	4658      	mov	r0, fp
  401e60:	4621      	mov	r1, r4
  401e62:	462a      	mov	r2, r5
  401e64:	47b8      	blx	r7
  401e66:	b960      	cbnz	r0, 401e82 <disk_read+0x5e>
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
	}

	/* Read the data */
	for (i = 0; i < count; i++) {
  401e68:	f10a 0a01 	add.w	sl, sl, #1
  401e6c:	4444      	add	r4, r8
  401e6e:	4435      	add	r5, r6
  401e70:	45ca      	cmp	sl, r9
  401e72:	d1f4      	bne.n	401e5e <disk_read+0x3a>
  401e74:	e006      	b.n	401e84 <disk_read+0x60>
	uint8_t uc_sector_size = mem_sector_size(drv);
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
		return RES_ERROR;
  401e76:	2001      	movs	r0, #1
  401e78:	e004      	b.n	401e84 <disk_read+0x60>

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
  401e7a:	2004      	movs	r0, #4
  401e7c:	e002      	b.n	401e84 <disk_read+0x60>
				CTRL_GOOD) {
			return RES_ERROR;
		}
	}

	return RES_OK;
  401e7e:	2000      	movs	r0, #0
  401e80:	e000      	b.n	401e84 <disk_read+0x60>
	/* Read the data */
	for (i = 0; i < count; i++) {
		if (memory_2_ram(drv, sector + uc_sector_size * i,
				buff + uc_sector_size * SECTOR_SIZE_DEFAULT * i) !=
				CTRL_GOOD) {
			return RES_ERROR;
  401e82:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  401e84:	b003      	add	sp, #12
  401e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e8a:	bf00      	nop
  401e8c:	00400dc5 	.word	0x00400dc5
  401e90:	00400db1 	.word	0x00400db1
  401e94:	00400de1 	.word	0x00400de1

00401e98 <disk_write>:
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
#if _READONLY == 0
DRESULT disk_write(BYTE drv, BYTE const *buff, DWORD sector, BYTE count)
{
  401e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e9c:	b083      	sub	sp, #12
  401e9e:	4683      	mov	fp, r0
  401ea0:	460d      	mov	r5, r1
  401ea2:	4614      	mov	r4, r2
  401ea4:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  401ea6:	4b16      	ldr	r3, [pc, #88]	; (401f00 <disk_write+0x68>)
  401ea8:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  401eaa:	b1f0      	cbz	r0, 401eea <disk_write+0x52>
  401eac:	4606      	mov	r6, r0
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
  401eae:	4658      	mov	r0, fp
  401eb0:	a901      	add	r1, sp, #4
  401eb2:	4b14      	ldr	r3, [pc, #80]	; (401f04 <disk_write+0x6c>)
  401eb4:	4798      	blx	r3
	if ((sector + count * uc_sector_size) >
			(ul_last_sector_num + 1) * uc_sector_size) {
  401eb6:	46b0      	mov	r8, r6
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
  401eb8:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  401ebc:	9b01      	ldr	r3, [sp, #4]
  401ebe:	fb03 6306 	mla	r3, r3, r6, r6
		return RES_ERROR;
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
  401ec2:	429a      	cmp	r2, r3
  401ec4:	d813      	bhi.n	401eee <disk_write+0x56>
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
	}

	/* Write the data */
	for (i = 0; i < count; i++) {
  401ec6:	46b9      	mov	r9, r7
  401ec8:	b19f      	cbz	r7, 401ef2 <disk_write+0x5a>
  401eca:	0276      	lsls	r6, r6, #9
  401ecc:	f04f 0a00 	mov.w	sl, #0
		if (ram_2_memory(drv, sector + uc_sector_size * i,
  401ed0:	4f0d      	ldr	r7, [pc, #52]	; (401f08 <disk_write+0x70>)
  401ed2:	4658      	mov	r0, fp
  401ed4:	4621      	mov	r1, r4
  401ed6:	462a      	mov	r2, r5
  401ed8:	47b8      	blx	r7
  401eda:	b960      	cbnz	r0, 401ef6 <disk_write+0x5e>
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
	}

	/* Write the data */
	for (i = 0; i < count; i++) {
  401edc:	f10a 0a01 	add.w	sl, sl, #1
  401ee0:	4444      	add	r4, r8
  401ee2:	4435      	add	r5, r6
  401ee4:	45ca      	cmp	sl, r9
  401ee6:	d1f4      	bne.n	401ed2 <disk_write+0x3a>
  401ee8:	e006      	b.n	401ef8 <disk_write+0x60>
	uint8_t uc_sector_size = mem_sector_size(drv);
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
		return RES_ERROR;
  401eea:	2001      	movs	r0, #1
  401eec:	e004      	b.n	401ef8 <disk_write+0x60>

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
	if ((sector + count * uc_sector_size) >
			(ul_last_sector_num + 1) * uc_sector_size) {
		return RES_PARERR;
  401eee:	2004      	movs	r0, #4
  401ef0:	e002      	b.n	401ef8 <disk_write+0x60>
				CTRL_GOOD) {
			return RES_ERROR;
		}
	}

	return RES_OK;
  401ef2:	2000      	movs	r0, #0
  401ef4:	e000      	b.n	401ef8 <disk_write+0x60>
	/* Write the data */
	for (i = 0; i < count; i++) {
		if (ram_2_memory(drv, sector + uc_sector_size * i,
				buff + uc_sector_size * SECTOR_SIZE_DEFAULT * i) !=
				CTRL_GOOD) {
			return RES_ERROR;
  401ef6:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  401ef8:	b003      	add	sp, #12
  401efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401efe:	bf00      	nop
  401f00:	00400dc5 	.word	0x00400dc5
  401f04:	00400db1 	.word	0x00400db1
  401f08:	00400df9 	.word	0x00400df9

00401f0c <disk_ioctl>:
 * \param buff Buffer to send/receive control data.
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
  401f0c:	b510      	push	{r4, lr}
  401f0e:	b082      	sub	sp, #8
  401f10:	4614      	mov	r4, r2
	DRESULT res = RES_PARERR;

	switch (ctrl) {
  401f12:	2903      	cmp	r1, #3
  401f14:	d823      	bhi.n	401f5e <disk_ioctl+0x52>
  401f16:	e8df f001 	tbb	[pc, r1]
  401f1a:	061b      	.short	0x061b
  401f1c:	020e      	.short	0x020e
	case GET_BLOCK_SIZE:
		*(DWORD *)buff = 1;
  401f1e:	2301      	movs	r3, #1
  401f20:	6013      	str	r3, [r2, #0]
		res = RES_OK;
  401f22:	2000      	movs	r0, #0
		break;
  401f24:	e01e      	b.n	401f64 <disk_ioctl+0x58>
	case GET_SECTOR_COUNT:
	{
		uint32_t ul_last_sector_num;

		/* Check valid address */
		mem_read_capacity(drv, &ul_last_sector_num);
  401f26:	a901      	add	r1, sp, #4
  401f28:	4b0f      	ldr	r3, [pc, #60]	; (401f68 <disk_ioctl+0x5c>)
  401f2a:	4798      	blx	r3

		*(DWORD *)buff = ul_last_sector_num + 1;
  401f2c:	9b01      	ldr	r3, [sp, #4]
  401f2e:	3301      	adds	r3, #1
  401f30:	6023      	str	r3, [r4, #0]

		res = RES_OK;
  401f32:	2000      	movs	r0, #0
	}
	break;
  401f34:	e016      	b.n	401f64 <disk_ioctl+0x58>

	/* Get sectors on the disk (WORD) */
	case GET_SECTOR_SIZE:
	{
		uint8_t uc_sector_size = mem_sector_size(drv);
  401f36:	4b0d      	ldr	r3, [pc, #52]	; (401f6c <disk_ioctl+0x60>)
  401f38:	4798      	blx	r3

		if ((uc_sector_size != SECTOR_SIZE_512) &&
  401f3a:	1e43      	subs	r3, r0, #1
  401f3c:	b2db      	uxtb	r3, r3
  401f3e:	2b01      	cmp	r3, #1
  401f40:	d903      	bls.n	401f4a <disk_ioctl+0x3e>
				(uc_sector_size != SECTOR_SIZE_1024) &&
  401f42:	2804      	cmp	r0, #4
  401f44:	d001      	beq.n	401f4a <disk_ioctl+0x3e>
				(uc_sector_size != SECTOR_SIZE_2048) &&
  401f46:	2808      	cmp	r0, #8
  401f48:	d10b      	bne.n	401f62 <disk_ioctl+0x56>
				(uc_sector_size != SECTOR_SIZE_4096)) {
			/* The sector size is not supported by the FatFS */
			return RES_ERROR;
		}

		*(U8 *)buff = uc_sector_size * SECTOR_SIZE_DEFAULT;
  401f4a:	2000      	movs	r0, #0
  401f4c:	7020      	strb	r0, [r4, #0]

		res = RES_OK;
	}
	break;
  401f4e:	e009      	b.n	401f64 <disk_ioctl+0x58>

	/* Make sure that data has been written */
	case CTRL_SYNC:
		if (mem_test_unit_ready(drv) == CTRL_GOOD) {
  401f50:	4b07      	ldr	r3, [pc, #28]	; (401f70 <disk_ioctl+0x64>)
  401f52:	4798      	blx	r3
  401f54:	2800      	cmp	r0, #0
			res = RES_OK;
		} else {
			res = RES_NOTRDY;
  401f56:	bf0c      	ite	eq
  401f58:	2000      	moveq	r0, #0
  401f5a:	2003      	movne	r0, #3
  401f5c:	e002      	b.n	401f64 <disk_ioctl+0x58>
		}
		break;

	default:
		res = RES_PARERR;
  401f5e:	2004      	movs	r0, #4
  401f60:	e000      	b.n	401f64 <disk_ioctl+0x58>
		if ((uc_sector_size != SECTOR_SIZE_512) &&
				(uc_sector_size != SECTOR_SIZE_1024) &&
				(uc_sector_size != SECTOR_SIZE_2048) &&
				(uc_sector_size != SECTOR_SIZE_4096)) {
			/* The sector size is not supported by the FatFS */
			return RES_ERROR;
  401f62:	2001      	movs	r0, #1
	default:
		res = RES_PARERR;
	}

	return res;
}
  401f64:	b002      	add	sp, #8
  401f66:	bd10      	pop	{r4, pc}
  401f68:	00400db1 	.word	0x00400db1
  401f6c:	00400dc5 	.word	0x00400dc5
  401f70:	00400d9d 	.word	0x00400d9d

00401f74 <get_fattime>:
 * bit4:0    Second (0..59)
 *
 * \return Current time.
 */
uint32_t get_fattime(void)
{
  401f74:	b530      	push	{r4, r5, lr}
  401f76:	b08b      	sub	sp, #44	; 0x2c
	uint32_t ul_time;
	uint32_t ul_hour, ul_minute, ul_second;
	uint32_t ul_year, ul_month, ul_day, ul_week;

	/* Retrieve date and time */
	rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
  401f78:	4c11      	ldr	r4, [pc, #68]	; (401fc0 <get_fattime+0x4c>)
  401f7a:	4620      	mov	r0, r4
  401f7c:	a909      	add	r1, sp, #36	; 0x24
  401f7e:	aa08      	add	r2, sp, #32
  401f80:	ab07      	add	r3, sp, #28
  401f82:	4d10      	ldr	r5, [pc, #64]	; (401fc4 <get_fattime+0x50>)
  401f84:	47a8      	blx	r5
	rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);
  401f86:	ab03      	add	r3, sp, #12
  401f88:	9300      	str	r3, [sp, #0]
  401f8a:	4620      	mov	r0, r4
  401f8c:	a906      	add	r1, sp, #24
  401f8e:	aa05      	add	r2, sp, #20
  401f90:	ab04      	add	r3, sp, #16
  401f92:	4c0d      	ldr	r4, [pc, #52]	; (401fc8 <get_fattime+0x54>)
  401f94:	47a0      	blx	r4

	ul_time = ((ul_year - 1980) << 25)
			| (ul_month << 21)
			| (ul_day << 16)
  401f96:	9b04      	ldr	r3, [sp, #16]
  401f98:	041b      	lsls	r3, r3, #16
  401f9a:	9805      	ldr	r0, [sp, #20]
  401f9c:	ea43 5040 	orr.w	r0, r3, r0, lsl #21
  401fa0:	9b07      	ldr	r3, [sp, #28]
  401fa2:	4303      	orrs	r3, r0
  401fa4:	9809      	ldr	r0, [sp, #36]	; 0x24
  401fa6:	ea43 23c0 	orr.w	r3, r3, r0, lsl #11
  401faa:	9808      	ldr	r0, [sp, #32]
  401fac:	ea43 1340 	orr.w	r3, r3, r0, lsl #5

	/* Retrieve date and time */
	rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
	rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);

	ul_time = ((ul_year - 1980) << 25)
  401fb0:	9806      	ldr	r0, [sp, #24]
  401fb2:	f2a0 70bc 	subw	r0, r0, #1980	; 0x7bc
			| (ul_hour << 11)
			| (ul_minute << 5)
			| (ul_second << 0);

	return ul_time;
}
  401fb6:	ea43 6040 	orr.w	r0, r3, r0, lsl #25
  401fba:	b00b      	add	sp, #44	; 0x2c
  401fbc:	bd30      	pop	{r4, r5, pc}
  401fbe:	bf00      	nop
  401fc0:	400e1460 	.word	0x400e1460
  401fc4:	004019c1 	.word	0x004019c1
  401fc8:	00401a21 	.word	0x00401a21

00401fcc <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  401fcc:	b13a      	cbz	r2, 401fde <mem_cpy+0x12>
  401fce:	3801      	subs	r0, #1
  401fd0:	188a      	adds	r2, r1, r2
		*d++ = *s++;
  401fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
  401fd6:	f800 3f01 	strb.w	r3, [r0, #1]!
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  401fda:	4291      	cmp	r1, r2
  401fdc:	d1f9      	bne.n	401fd2 <mem_cpy+0x6>
  401fde:	4770      	bx	lr

00401fe0 <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
  401fe0:	b122      	cbz	r2, 401fec <mem_set+0xc>
  401fe2:	1882      	adds	r2, r0, r2
		*d++ = (BYTE)val;
  401fe4:	f800 1b01 	strb.w	r1, [r0], #1
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
  401fe8:	4290      	cmp	r0, r2
  401fea:	d1fb      	bne.n	401fe4 <mem_set+0x4>
  401fec:	4770      	bx	lr
  401fee:	bf00      	nop

00401ff0 <clust2sect>:
static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
  401ff0:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  401ff2:	6983      	ldr	r3, [r0, #24]
  401ff4:	3b02      	subs	r3, #2
  401ff6:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
  401ff8:	bf3d      	ittte	cc
  401ffa:	7882      	ldrbcc	r2, [r0, #2]
  401ffc:	6ac3      	ldrcc	r3, [r0, #44]	; 0x2c
  401ffe:	fb02 3001 	mlacc	r0, r2, r1, r3
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  402002:	2000      	movcs	r0, #0
	return clst * fs->csize + fs->database;
}
  402004:	4770      	bx	lr
  402006:	bf00      	nop

00402008 <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
  402008:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
  40200c:	2300      	movs	r3, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
  40200e:	01da      	lsls	r2, r3, #7
  402010:	ea42 0353 	orr.w	r3, r2, r3, lsr #1
  402014:	f810 2b01 	ldrb.w	r2, [r0], #1
  402018:	fa52 f383 	uxtab	r3, r2, r3
  40201c:	b2db      	uxtb	r3, r3
  40201e:	4288      	cmp	r0, r1
  402020:	d1f5      	bne.n	40200e <sum_sfn+0x6>
	return sum;
}
  402022:	4618      	mov	r0, r3
  402024:	4770      	bx	lr
  402026:	bf00      	nop

00402028 <validate>:
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
  402028:	b178      	cbz	r0, 40204a <validate+0x22>
static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
  40202a:	b508      	push	{r3, lr}
	if (!fs || !fs->fs_type || fs->id != id)
  40202c:	7802      	ldrb	r2, [r0, #0]
  40202e:	b172      	cbz	r2, 40204e <validate+0x26>
  402030:	88c2      	ldrh	r2, [r0, #6]
  402032:	428a      	cmp	r2, r1
  402034:	d10d      	bne.n	402052 <validate+0x2a>
		return FR_INVALID_OBJECT;

	ENTER_FF(fs);		/* Lock file system */

	if (disk_status(fs->drv) & STA_NOINIT)
  402036:	7840      	ldrb	r0, [r0, #1]
  402038:	4b07      	ldr	r3, [pc, #28]	; (402058 <validate+0x30>)
  40203a:	4798      	blx	r3
  40203c:	f000 0001 	and.w	r0, r0, #1
		return FR_NOT_READY;

	return FR_OK;
  402040:	2800      	cmp	r0, #0
  402042:	bf14      	ite	ne
  402044:	2003      	movne	r0, #3
  402046:	2000      	moveq	r0, #0
  402048:	bd08      	pop	{r3, pc}
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
		return FR_INVALID_OBJECT;
  40204a:	2009      	movs	r0, #9

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
  40204c:	4770      	bx	lr
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
		return FR_INVALID_OBJECT;
  40204e:	2009      	movs	r0, #9
  402050:	bd08      	pop	{r3, pc}
  402052:	2009      	movs	r0, #9

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
  402054:	bd08      	pop	{r3, pc}
  402056:	bf00      	nop
  402058:	00401e09 	.word	0x00401e09

0040205c <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Valid BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
  40205c:	b538      	push	{r3, r4, r5, lr}
  40205e:	4604      	mov	r4, r0
  402060:	460a      	mov	r2, r1
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
  402062:	7840      	ldrb	r0, [r0, #1]
  402064:	f104 0134 	add.w	r1, r4, #52	; 0x34
  402068:	2301      	movs	r3, #1
  40206a:	4d1d      	ldr	r5, [pc, #116]	; (4020e0 <check_fs+0x84>)
  40206c:	47a8      	blx	r5
  40206e:	bb80      	cbnz	r0, 4020d2 <check_fs+0x76>
		return 3;
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
  402070:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
  402074:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
  402078:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40207c:	b21b      	sxth	r3, r3
  40207e:	4a19      	ldr	r2, [pc, #100]	; (4020e4 <check_fs+0x88>)
  402080:	4293      	cmp	r3, r2
  402082:	d128      	bne.n	4020d6 <check_fs+0x7a>
		return 2;

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
  402084:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  402088:	f894 206c 	ldrb.w	r2, [r4, #108]	; 0x6c
  40208c:	0413      	lsls	r3, r2, #16
  40208e:	ea43 6201 	orr.w	r2, r3, r1, lsl #24
  402092:	f894 306a 	ldrb.w	r3, [r4, #106]	; 0x6a
  402096:	4313      	orrs	r3, r2
  402098:	f894 206b 	ldrb.w	r2, [r4, #107]	; 0x6b
  40209c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4020a0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4020a4:	4a10      	ldr	r2, [pc, #64]	; (4020e8 <check_fs+0x8c>)
  4020a6:	4293      	cmp	r3, r2
  4020a8:	d017      	beq.n	4020da <check_fs+0x7e>
		return 0;
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
  4020aa:	f894 0089 	ldrb.w	r0, [r4, #137]	; 0x89
  4020ae:	f894 3088 	ldrb.w	r3, [r4, #136]	; 0x88
  4020b2:	041b      	lsls	r3, r3, #16
  4020b4:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
  4020b8:	f894 3086 	ldrb.w	r3, [r4, #134]	; 0x86
  4020bc:	4303      	orrs	r3, r0
  4020be:	f894 0087 	ldrb.w	r0, [r4, #135]	; 0x87
  4020c2:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  4020c6:	f020 437f 	bic.w	r3, r0, #4278190080	; 0xff000000
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
		return 3;
  4020ca:	1a98      	subs	r0, r3, r2
  4020cc:	bf18      	it	ne
  4020ce:	2001      	movne	r0, #1
  4020d0:	bd38      	pop	{r3, r4, r5, pc}
  4020d2:	2003      	movs	r0, #3
  4020d4:	bd38      	pop	{r3, r4, r5, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
		return 2;
  4020d6:	2002      	movs	r0, #2
  4020d8:	bd38      	pop	{r3, r4, r5, pc}

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
		return 0;
  4020da:	2000      	movs	r0, #0
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
		return 0;

	return 1;
}
  4020dc:	bd38      	pop	{r3, r4, r5, pc}
  4020de:	bf00      	nop
  4020e0:	00401e25 	.word	0x00401e25
  4020e4:	ffffaa55 	.word	0xffffaa55
  4020e8:	00544146 	.word	0x00544146

004020ec <chk_mounted>:
FRESULT chk_mounted (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR **path,	/* Pointer to pointer to the path name (drive number) */
	FATFS **rfs,		/* Pointer to pointer to the found file system object */
	BYTE chk_wp			/* !=0: Check media write protection for write access */
)
{
  4020ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	BYTE fmt, b, pi, *tbl;
	UINT vol;
	DSTATUS stat;
	DWORD bsect, fasize, tsect, sysect, nclst, szbfat;
	WORD nrsv;
	const TCHAR *p = *path;
  4020ee:	6803      	ldr	r3, [r0, #0]
	FATFS *fs;

	/* Get logical drive number from the path name */
	vol = p[0] - '0';					/* Is there a drive number? */
  4020f0:	781c      	ldrb	r4, [r3, #0]
  4020f2:	3c30      	subs	r4, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
  4020f4:	2c09      	cmp	r4, #9
  4020f6:	d808      	bhi.n	40210a <chk_mounted+0x1e>
  4020f8:	785d      	ldrb	r5, [r3, #1]
  4020fa:	2d3a      	cmp	r5, #58	; 0x3a
  4020fc:	d107      	bne.n	40210e <chk_mounted+0x22>
		p += 2; *path = p;				/* Return pointer to the path name */
  4020fe:	3302      	adds	r3, #2
  402100:	6003      	str	r3, [r0, #0]
		vol = 0;						/* Use drive 0 */
#endif
	}

	/* Check if the file system object is valid or not */
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
  402102:	2c07      	cmp	r4, #7
  402104:	f200 8149 	bhi.w	40239a <chk_mounted+0x2ae>
  402108:	e002      	b.n	402110 <chk_mounted+0x24>
  40210a:	2400      	movs	r4, #0
  40210c:	e000      	b.n	402110 <chk_mounted+0x24>
  40210e:	2400      	movs	r4, #0
		return FR_INVALID_DRIVE;
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
  402110:	4bc0      	ldr	r3, [pc, #768]	; (402414 <chk_mounted+0x328>)
  402112:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
  402116:	600d      	str	r5, [r1, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  402118:	2d00      	cmp	r5, #0
  40211a:	f000 8140 	beq.w	40239e <chk_mounted+0x2b2>
  40211e:	4616      	mov	r6, r2

	ENTER_FF(fs);						/* Lock file system */

	if (fs->fs_type) {					/* If the logical drive has been mounted */
  402120:	782b      	ldrb	r3, [r5, #0]
  402122:	b183      	cbz	r3, 402146 <chk_mounted+0x5a>
		stat = disk_status(fs->drv);
  402124:	7868      	ldrb	r0, [r5, #1]
  402126:	4bbc      	ldr	r3, [pc, #752]	; (402418 <chk_mounted+0x32c>)
  402128:	4798      	blx	r3
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
  40212a:	f010 0f01 	tst.w	r0, #1
  40212e:	d10a      	bne.n	402146 <chk_mounted+0x5a>
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
  402130:	2e00      	cmp	r6, #0
  402132:	f000 8136 	beq.w	4023a2 <chk_mounted+0x2b6>
  402136:	f000 0004 	and.w	r0, r0, #4
  40213a:	b2c0      	uxtb	r0, r0
				return FR_WRITE_PROTECTED;
  40213c:	2800      	cmp	r0, #0
  40213e:	bf0c      	ite	eq
  402140:	2000      	moveq	r0, #0
  402142:	200a      	movne	r0, #10
  402144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
  402146:	2300      	movs	r3, #0
  402148:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
  40214a:	b2e0      	uxtb	r0, r4
  40214c:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
  40214e:	4bb3      	ldr	r3, [pc, #716]	; (40241c <chk_mounted+0x330>)
  402150:	4798      	blx	r3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
  402152:	f010 0f01 	tst.w	r0, #1
  402156:	f040 8126 	bne.w	4023a6 <chk_mounted+0x2ba>
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
  40215a:	b11e      	cbz	r6, 402164 <chk_mounted+0x78>
  40215c:	f010 0f04 	tst.w	r0, #4
  402160:	f040 8123 	bne.w	4023aa <chk_mounted+0x2be>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitionings, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  402164:	4628      	mov	r0, r5
  402166:	2100      	movs	r1, #0
  402168:	4bad      	ldr	r3, [pc, #692]	; (402420 <chk_mounted+0x334>)
  40216a:	4798      	blx	r3
	if (LD2PT(vol) && !fmt) fmt = 1;	/* Force non-SFD if the volume is forced partition */
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
  40216c:	2801      	cmp	r0, #1
  40216e:	d117      	bne.n	4021a0 <chk_mounted+0xb4>
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
		if (pi) pi--;
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
		if (tbl[4]) {						/* Is the partition existing? */
  402170:	f895 31f6 	ldrb.w	r3, [r5, #502]	; 0x1f6
  402174:	2b00      	cmp	r3, #0
  402176:	f000 811a 	beq.w	4023ae <chk_mounted+0x2c2>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
  40217a:	f895 21fd 	ldrb.w	r2, [r5, #509]	; 0x1fd
  40217e:	f895 31fc 	ldrb.w	r3, [r5, #508]	; 0x1fc
  402182:	041b      	lsls	r3, r3, #16
  402184:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402188:	f895 41fa 	ldrb.w	r4, [r5, #506]	; 0x1fa
  40218c:	4323      	orrs	r3, r4
  40218e:	f895 41fb 	ldrb.w	r4, [r5, #507]	; 0x1fb
  402192:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
			fmt = check_fs(fs, bsect);		/* Check the partition */
  402196:	4628      	mov	r0, r5
  402198:	4621      	mov	r1, r4
  40219a:	4ba1      	ldr	r3, [pc, #644]	; (402420 <chk_mounted+0x334>)
  40219c:	4798      	blx	r3
  40219e:	e000      	b.n	4021a2 <chk_mounted+0xb6>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitionings, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  4021a0:	2400      	movs	r4, #0
		if (tbl[4]) {						/* Is the partition existing? */
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
  4021a2:	2803      	cmp	r0, #3
  4021a4:	f000 8105 	beq.w	4023b2 <chk_mounted+0x2c6>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  4021a8:	2800      	cmp	r0, #0
  4021aa:	f040 8104 	bne.w	4023b6 <chk_mounted+0x2ca>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
  4021ae:	f895 2040 	ldrb.w	r2, [r5, #64]	; 0x40
  4021b2:	f895 303f 	ldrb.w	r3, [r5, #63]	; 0x3f
  4021b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4021ba:	b21b      	sxth	r3, r3
  4021bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4021c0:	f040 80fb 	bne.w	4023ba <chk_mounted+0x2ce>
		return FR_NO_FILESYSTEM;

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
  4021c4:	f895 104b 	ldrb.w	r1, [r5, #75]	; 0x4b
  4021c8:	f895 304a 	ldrb.w	r3, [r5, #74]	; 0x4a
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
  4021cc:	ea53 2101 	orrs.w	r1, r3, r1, lsl #8
  4021d0:	d10d      	bne.n	4021ee <chk_mounted+0x102>
  4021d2:	f895 205b 	ldrb.w	r2, [r5, #91]	; 0x5b
  4021d6:	f895 305a 	ldrb.w	r3, [r5, #90]	; 0x5a
  4021da:	041b      	lsls	r3, r3, #16
  4021dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  4021e0:	f895 1058 	ldrb.w	r1, [r5, #88]	; 0x58
  4021e4:	430b      	orrs	r3, r1
  4021e6:	f895 1059 	ldrb.w	r1, [r5, #89]	; 0x59
  4021ea:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
	fs->fsize = fasize;
  4021ee:	6229      	str	r1, [r5, #32]

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
  4021f0:	f895 e044 	ldrb.w	lr, [r5, #68]	; 0x44
  4021f4:	f885 e003 	strb.w	lr, [r5, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  4021f8:	f10e 33ff 	add.w	r3, lr, #4294967295
  4021fc:	b2db      	uxtb	r3, r3
  4021fe:	2b01      	cmp	r3, #1
  402200:	f200 80dd 	bhi.w	4023be <chk_mounted+0x2d2>
	fasize *= b;										/* Number of sectors for FAT area */

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
  402204:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
  402208:	70ab      	strb	r3, [r5, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  40220a:	2b00      	cmp	r3, #0
  40220c:	f000 80d9 	beq.w	4023c2 <chk_mounted+0x2d6>
  402210:	1e5a      	subs	r2, r3, #1
  402212:	421a      	tst	r2, r3
  402214:	f040 80d7 	bne.w	4023c6 <chk_mounted+0x2da>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
  402218:	f895 7046 	ldrb.w	r7, [r5, #70]	; 0x46
  40221c:	f895 2045 	ldrb.w	r2, [r5, #69]	; 0x45
  402220:	ea42 2707 	orr.w	r7, r2, r7, lsl #8
  402224:	812f      	strh	r7, [r5, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  402226:	f017 0f0f 	tst.w	r7, #15
  40222a:	f040 80ce 	bne.w	4023ca <chk_mounted+0x2de>

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
  40222e:	f895 0048 	ldrb.w	r0, [r5, #72]	; 0x48
  402232:	f895 2047 	ldrb.w	r2, [r5, #71]	; 0x47
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
  402236:	ea52 2200 	orrs.w	r2, r2, r0, lsl #8
  40223a:	d10d      	bne.n	402258 <chk_mounted+0x16c>
  40223c:	f895 6057 	ldrb.w	r6, [r5, #87]	; 0x57
  402240:	f895 2056 	ldrb.w	r2, [r5, #86]	; 0x56
  402244:	0412      	lsls	r2, r2, #16
  402246:	ea42 6606 	orr.w	r6, r2, r6, lsl #24
  40224a:	f895 2054 	ldrb.w	r2, [r5, #84]	; 0x54
  40224e:	4332      	orrs	r2, r6
  402250:	f895 0055 	ldrb.w	r0, [r5, #85]	; 0x55
  402254:	ea42 2200 	orr.w	r2, r2, r0, lsl #8

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
  402258:	f895 6043 	ldrb.w	r6, [r5, #67]	; 0x43
  40225c:	f895 0042 	ldrb.w	r0, [r5, #66]	; 0x42
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  402260:	ea50 2006 	orrs.w	r0, r0, r6, lsl #8
  402264:	f000 80b3 	beq.w	4023ce <chk_mounted+0x2e2>
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
	fs->fsize = fasize;

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
	fasize *= b;										/* Number of sectors for FAT area */
  402268:	fb0e fe01 	mul.w	lr, lr, r1
  40226c:	eb00 1617 	add.w	r6, r0, r7, lsr #4

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
  402270:	4476      	add	r6, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  402272:	42b2      	cmp	r2, r6
  402274:	f0c0 80ad 	bcc.w	4023d2 <chk_mounted+0x2e6>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
  402278:	1b92      	subs	r2, r2, r6
  40227a:	fbb2 f3f3 	udiv	r3, r2, r3
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  40227e:	2b00      	cmp	r3, #0
  402280:	f000 80a9 	beq.w	4023d6 <chk_mounted+0x2ea>
	fmt = FS_FAT12;
  402284:	f640 72f5 	movw	r2, #4085	; 0xff5
  402288:	4293      	cmp	r3, r2
  40228a:	bf8c      	ite	hi
  40228c:	2202      	movhi	r2, #2
  40228e:	2201      	movls	r2, #1
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
  402290:	f64f 7cf5 	movw	ip, #65525	; 0xfff5
  402294:	4563      	cmp	r3, ip
  402296:	f200 80a8 	bhi.w	4023ea <chk_mounted+0x2fe>
  40229a:	e0e4      	b.n	402466 <chk_mounted+0x37a>
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
	fs->database = bsect + sysect;						/* Data start sector */
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
  40229c:	f895 0063 	ldrb.w	r0, [r5, #99]	; 0x63
  4022a0:	f895 2062 	ldrb.w	r2, [r5, #98]	; 0x62
  4022a4:	0412      	lsls	r2, r2, #16
  4022a6:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
  4022aa:	f895 2060 	ldrb.w	r2, [r5, #96]	; 0x60
  4022ae:	4302      	orrs	r2, r0
  4022b0:	f895 0061 	ldrb.w	r0, [r5, #97]	; 0x61
  4022b4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  4022b8:	62aa      	str	r2, [r5, #40]	; 0x28
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
  4022ba:	009b      	lsls	r3, r3, #2
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  4022bc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  4022c0:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
  4022c4:	f0c0 8089 	bcc.w	4023da <chk_mounted+0x2ee>
  4022c8:	e0b4      	b.n	402434 <chk_mounted+0x348>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
  4022ca:	4470      	add	r0, lr
  4022cc:	62a8      	str	r0, [r5, #40]	; 0x28
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  4022ce:	2a02      	cmp	r2, #2
  4022d0:	bf0f      	iteee	eq
  4022d2:	005b      	lsleq	r3, r3, #1
  4022d4:	eb03 0043 	addne.w	r0, r3, r3, lsl #1
  4022d8:	f003 0301 	andne.w	r3, r3, #1
  4022dc:	eb03 0350 	addne.w	r3, r3, r0, lsr #1
  4022e0:	e092      	b.n	402408 <chk_mounted+0x31c>
	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  4022e2:	f895 2233 	ldrb.w	r2, [r5, #563]	; 0x233
  4022e6:	f895 3232 	ldrb.w	r3, [r5, #562]	; 0x232
  4022ea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  4022ee:	b21b      	sxth	r3, r3
  4022f0:	4a4c      	ldr	r2, [pc, #304]	; (402424 <chk_mounted+0x338>)
  4022f2:	4293      	cmp	r3, r2
  4022f4:	d141      	bne.n	40237a <chk_mounted+0x28e>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  4022f6:	f895 2037 	ldrb.w	r2, [r5, #55]	; 0x37
  4022fa:	f895 3036 	ldrb.w	r3, [r5, #54]	; 0x36
  4022fe:	041b      	lsls	r3, r3, #16
  402300:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  402304:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
  402308:	4313      	orrs	r3, r2
  40230a:	f895 2035 	ldrb.w	r2, [r5, #53]	; 0x35
  40230e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  402312:	4a45      	ldr	r2, [pc, #276]	; (402428 <chk_mounted+0x33c>)
  402314:	4293      	cmp	r3, r2
  402316:	d132      	bne.n	40237e <chk_mounted+0x292>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
  402318:	f895 221b 	ldrb.w	r2, [r5, #539]	; 0x21b
  40231c:	f895 321a 	ldrb.w	r3, [r5, #538]	; 0x21a
  402320:	041b      	lsls	r3, r3, #16
  402322:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  402326:	f895 3218 	ldrb.w	r3, [r5, #536]	; 0x218
  40232a:	4313      	orrs	r3, r2
  40232c:	f895 2219 	ldrb.w	r2, [r5, #537]	; 0x219
  402330:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  402334:	4a3d      	ldr	r2, [pc, #244]	; (40242c <chk_mounted+0x340>)
  402336:	4293      	cmp	r3, r2
  402338:	d123      	bne.n	402382 <chk_mounted+0x296>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
  40233a:	f895 2223 	ldrb.w	r2, [r5, #547]	; 0x223
  40233e:	f895 3222 	ldrb.w	r3, [r5, #546]	; 0x222
  402342:	041b      	lsls	r3, r3, #16
  402344:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  402348:	f895 3220 	ldrb.w	r3, [r5, #544]	; 0x220
  40234c:	4313      	orrs	r3, r2
  40234e:	f895 2221 	ldrb.w	r2, [r5, #545]	; 0x221
  402352:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402356:	60eb      	str	r3, [r5, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
  402358:	f895 221f 	ldrb.w	r2, [r5, #543]	; 0x21f
  40235c:	f895 321e 	ldrb.w	r3, [r5, #542]	; 0x21e
  402360:	041b      	lsls	r3, r3, #16
  402362:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  402366:	f895 321c 	ldrb.w	r3, [r5, #540]	; 0x21c
  40236a:	4313      	orrs	r3, r2
  40236c:	f895 221d 	ldrb.w	r2, [r5, #541]	; 0x21d
  402370:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  402374:	612b      	str	r3, [r5, #16]
  402376:	2203      	movs	r2, #3
  402378:	e004      	b.n	402384 <chk_mounted+0x298>
  40237a:	2203      	movs	r2, #3
  40237c:	e002      	b.n	402384 <chk_mounted+0x298>
  40237e:	2203      	movs	r2, #3
  402380:	e000      	b.n	402384 <chk_mounted+0x298>
  402382:	2203      	movs	r2, #3
		}
	}
#endif
	fs->fs_type = fmt;		/* FAT sub-type */
  402384:	702a      	strb	r2, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
  402386:	4a2a      	ldr	r2, [pc, #168]	; (402430 <chk_mounted+0x344>)
  402388:	8813      	ldrh	r3, [r2, #0]
  40238a:	3301      	adds	r3, #1
  40238c:	b29b      	uxth	r3, r3
  40238e:	8013      	strh	r3, [r2, #0]
  402390:	80eb      	strh	r3, [r5, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
  402392:	2000      	movs	r0, #0
  402394:	6328      	str	r0, [r5, #48]	; 0x30
	fs->wflag = 0;
  402396:	7128      	strb	r0, [r5, #4]
#endif
#if _FS_SHARE				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
  402398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
#endif
	}

	/* Check if the file system object is valid or not */
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
		return FR_INVALID_DRIVE;
  40239a:	200b      	movs	r0, #11
  40239c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  40239e:	200c      	movs	r0, #12
  4023a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fs->fs_type) {					/* If the logical drive has been mounted */
		stat = disk_status(fs->drv);
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
				return FR_WRITE_PROTECTED;
			return FR_OK;				/* The file system object is valid */
  4023a2:	2000      	movs	r0, #0
  4023a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	fs->fs_type = 0;					/* Clear the file system object */
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
  4023a6:	2003      	movs	r0, #3
  4023a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
		return FR_WRITE_PROTECTED;
  4023aa:	200a      	movs	r0, #10
  4023ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  4023ae:	200d      	movs	r0, #13
  4023b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (tbl[4]) {						/* Is the partition existing? */
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
  4023b2:	2001      	movs	r0, #1
  4023b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  4023b6:	200d      	movs	r0, #13
  4023b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
		return FR_NO_FILESYSTEM;
  4023ba:	200d      	movs	r0, #13
  4023bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
	fs->fsize = fasize;

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  4023be:	200d      	movs	r0, #13
  4023c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize *= b;										/* Number of sectors for FAT area */

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  4023c2:	200d      	movs	r0, #13
  4023c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023c6:	200d      	movs	r0, #13
  4023c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  4023ca:	200d      	movs	r0, #13
  4023cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  4023ce:	200d      	movs	r0, #13
  4023d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  4023d2:	200d      	movs	r0, #13
  4023d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  4023d6:	200d      	movs	r0, #13
  4023d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
		return FR_NO_FILESYSTEM;
  4023da:	200d      	movs	r0, #13
  4023dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
	fs->database = bsect + sysect;						/* Data start sector */
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  4023de:	200d      	movs	r0, #13
  4023e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
		return FR_NO_FILESYSTEM;
  4023e2:	200d      	movs	r0, #13
  4023e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  4023e6:	200d      	movs	r0, #13
  4023e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fmt = FS_FAT12;
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  4023ea:	3302      	adds	r3, #2
  4023ec:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  4023ee:	4426      	add	r6, r4
  4023f0:	62ee      	str	r6, [r5, #44]	; 0x2c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  4023f2:	4420      	add	r0, r4
  4023f4:	6268      	str	r0, [r5, #36]	; 0x24
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  4023f6:	2f00      	cmp	r7, #0
  4023f8:	d1f1      	bne.n	4023de <chk_mounted+0x2f2>
  4023fa:	e74f      	b.n	40229c <chk_mounted+0x1b0>
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
		return FR_NO_FILESYSTEM;

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
  4023fc:	f04f 33ff 	mov.w	r3, #4294967295
  402400:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  402402:	2300      	movs	r3, #0
  402404:	60eb      	str	r3, [r5, #12]
  402406:	e7bd      	b.n	402384 <chk_mounted+0x298>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  402408:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  40240c:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
  402410:	d3e7      	bcc.n	4023e2 <chk_mounted+0x2f6>
  402412:	e7f3      	b.n	4023fc <chk_mounted+0x310>
  402414:	20000984 	.word	0x20000984
  402418:	00401e09 	.word	0x00401e09
  40241c:	00401db5 	.word	0x00401db5
  402420:	0040205d 	.word	0x0040205d
  402424:	ffffaa55 	.word	0xffffaa55
  402428:	41615252 	.word	0x41615252
  40242c:	61417272 	.word	0x61417272
  402430:	20000980 	.word	0x20000980
		return FR_NO_FILESYSTEM;

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
  402434:	f04f 33ff 	mov.w	r3, #4294967295
  402438:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  40243a:	2300      	movs	r3, #0
  40243c:	60eb      	str	r3, [r5, #12]

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
	 	fs->fsi_flag = 0;
  40243e:	716b      	strb	r3, [r5, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
  402440:	f895 2065 	ldrb.w	r2, [r5, #101]	; 0x65
  402444:	f895 3064 	ldrb.w	r3, [r5, #100]	; 0x64
  402448:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  40244c:	4422      	add	r2, r4
  40244e:	616a      	str	r2, [r5, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  402450:	7868      	ldrb	r0, [r5, #1]
  402452:	f105 0134 	add.w	r1, r5, #52	; 0x34
  402456:	2301      	movs	r3, #1
  402458:	4c07      	ldr	r4, [pc, #28]	; (402478 <chk_mounted+0x38c>)
  40245a:	47a0      	blx	r4
  40245c:	2800      	cmp	r0, #0
  40245e:	f43f af40 	beq.w	4022e2 <chk_mounted+0x1f6>
  402462:	2203      	movs	r2, #3
  402464:	e78e      	b.n	402384 <chk_mounted+0x298>
	fmt = FS_FAT12;
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  402466:	3302      	adds	r3, #2
  402468:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  40246a:	4426      	add	r6, r4
  40246c:	62ee      	str	r6, [r5, #44]	; 0x2c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  40246e:	4420      	add	r0, r4
  402470:	6268      	str	r0, [r5, #36]	; 0x24
	if (fmt == FS_FAT32) {
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  402472:	2f00      	cmp	r7, #0
  402474:	d0b7      	beq.n	4023e6 <chk_mounted+0x2fa>
  402476:	e728      	b.n	4022ca <chk_mounted+0x1de>
  402478:	00401e25 	.word	0x00401e25

0040247c <move_window>:
static
FRESULT move_window (
	FATFS *fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)					/* Move to zero only writes back dirty window */
{
  40247c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DWORD wsect;


	wsect = fs->winsect;
  402480:	6b07      	ldr	r7, [r0, #48]	; 0x30
	if (wsect != sector) {	/* Changed current window */
  402482:	428f      	cmp	r7, r1
  402484:	d031      	beq.n	4024ea <move_window+0x6e>
  402486:	460e      	mov	r6, r1
  402488:	4604      	mov	r4, r0
#if !_FS_READONLY
		if (fs->wflag) {	/* Write back dirty window if needed */
  40248a:	7903      	ldrb	r3, [r0, #4]
  40248c:	b30b      	cbz	r3, 4024d2 <move_window+0x56>
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
  40248e:	f100 0834 	add.w	r8, r0, #52	; 0x34
  402492:	7840      	ldrb	r0, [r0, #1]
  402494:	4641      	mov	r1, r8
  402496:	463a      	mov	r2, r7
  402498:	2301      	movs	r3, #1
  40249a:	4d1a      	ldr	r5, [pc, #104]	; (402504 <move_window+0x88>)
  40249c:	47a8      	blx	r5
  40249e:	bb38      	cbnz	r0, 4024f0 <move_window+0x74>
				return FR_DISK_ERR;
			fs->wflag = 0;
  4024a0:	2300      	movs	r3, #0
  4024a2:	7123      	strb	r3, [r4, #4]
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
  4024a4:	6a22      	ldr	r2, [r4, #32]
  4024a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4024a8:	4413      	add	r3, r2
  4024aa:	429f      	cmp	r7, r3
  4024ac:	d211      	bcs.n	4024d2 <move_window+0x56>
				BYTE nf;
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  4024ae:	78e5      	ldrb	r5, [r4, #3]
  4024b0:	2d01      	cmp	r5, #1
  4024b2:	d90e      	bls.n	4024d2 <move_window+0x56>
					wsect += fs->fsize;
					disk_write(fs->drv, fs->win, wsect, 1);
  4024b4:	f04f 0a01 	mov.w	sl, #1
  4024b8:	f8df 9048 	ldr.w	r9, [pc, #72]	; 402504 <move_window+0x88>
				return FR_DISK_ERR;
			fs->wflag = 0;
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
				BYTE nf;
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
					wsect += fs->fsize;
  4024bc:	6a23      	ldr	r3, [r4, #32]
  4024be:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
  4024c0:	7860      	ldrb	r0, [r4, #1]
  4024c2:	4641      	mov	r1, r8
  4024c4:	463a      	mov	r2, r7
  4024c6:	4653      	mov	r3, sl
  4024c8:	47c8      	blx	r9
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
				return FR_DISK_ERR;
			fs->wflag = 0;
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
				BYTE nf;
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  4024ca:	3d01      	subs	r5, #1
  4024cc:	b2ed      	uxtb	r5, r5
  4024ce:	2d01      	cmp	r5, #1
  4024d0:	d1f4      	bne.n	4024bc <move_window+0x40>
					disk_write(fs->drv, fs->win, wsect, 1);
				}
			}
		}
#endif
		if (sector) {
  4024d2:	b186      	cbz	r6, 4024f6 <move_window+0x7a>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
  4024d4:	7860      	ldrb	r0, [r4, #1]
  4024d6:	f104 0134 	add.w	r1, r4, #52	; 0x34
  4024da:	4632      	mov	r2, r6
  4024dc:	2301      	movs	r3, #1
  4024de:	4d0a      	ldr	r5, [pc, #40]	; (402508 <move_window+0x8c>)
  4024e0:	47a8      	blx	r5
  4024e2:	b958      	cbnz	r0, 4024fc <move_window+0x80>
				return FR_DISK_ERR;
			fs->winsect = sector;
  4024e4:	6326      	str	r6, [r4, #48]	; 0x30
  4024e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
	}

	return FR_OK;
  4024ea:	2000      	movs	r0, #0
  4024ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	wsect = fs->winsect;
	if (wsect != sector) {	/* Changed current window */
#if !_FS_READONLY
		if (fs->wflag) {	/* Write back dirty window if needed */
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
				return FR_DISK_ERR;
  4024f0:	2001      	movs	r0, #1
  4024f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
			fs->winsect = sector;
		}
	}

	return FR_OK;
  4024f6:	2000      	movs	r0, #0
  4024f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			}
		}
#endif
		if (sector) {
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
				return FR_DISK_ERR;
  4024fc:	2001      	movs	r0, #1
			fs->winsect = sector;
		}
	}

	return FR_OK;
}
  4024fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402502:	bf00      	nop
  402504:	00401e99 	.word	0x00401e99
  402508:	00401e25 	.word	0x00401e25

0040250c <get_fat>:
{
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  40250c:	2901      	cmp	r1, #1
  40250e:	d95f      	bls.n	4025d0 <get_fat+0xc4>

static DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status */
	FATFS *fs,	/* File system object */
	DWORD clst	/* Cluster# to get the link information */
)
{
  402510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  402512:	6983      	ldr	r3, [r0, #24]
  402514:	4299      	cmp	r1, r3
  402516:	d25d      	bcs.n	4025d4 <get_fat+0xc8>
  402518:	460c      	mov	r4, r1
  40251a:	4606      	mov	r6, r0
		return 1;

	switch (fs->fs_type) {
  40251c:	7803      	ldrb	r3, [r0, #0]
  40251e:	2b02      	cmp	r3, #2
  402520:	d028      	beq.n	402574 <get_fat+0x68>
  402522:	2b03      	cmp	r3, #3
  402524:	d038      	beq.n	402598 <get_fat+0x8c>
  402526:	2b01      	cmp	r3, #1
  402528:	d156      	bne.n	4025d8 <get_fat+0xcc>
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
  40252a:	eb01 0751 	add.w	r7, r1, r1, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  40252e:	6a41      	ldr	r1, [r0, #36]	; 0x24
  402530:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  402534:	4b30      	ldr	r3, [pc, #192]	; (4025f8 <get_fat+0xec>)
  402536:	4798      	blx	r3
  402538:	2800      	cmp	r0, #0
  40253a:	d150      	bne.n	4025de <get_fat+0xd2>
		wc = fs->win[bc % SS(fs)]; bc++;
  40253c:	f3c7 0308 	ubfx	r3, r7, #0, #9
  402540:	4433      	add	r3, r6
  402542:	f893 5034 	ldrb.w	r5, [r3, #52]	; 0x34
  402546:	3701      	adds	r7, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  402548:	6a71      	ldr	r1, [r6, #36]	; 0x24
  40254a:	4630      	mov	r0, r6
  40254c:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  402550:	4b29      	ldr	r3, [pc, #164]	; (4025f8 <get_fat+0xec>)
  402552:	4798      	blx	r3
  402554:	2800      	cmp	r0, #0
  402556:	d145      	bne.n	4025e4 <get_fat+0xd8>
		wc |= fs->win[bc % SS(fs)] << 8;
  402558:	f3c7 0708 	ubfx	r7, r7, #0, #9
  40255c:	19f1      	adds	r1, r6, r7
  40255e:	f891 0034 	ldrb.w	r0, [r1, #52]	; 0x34
  402562:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
  402566:	f014 0f01 	tst.w	r4, #1
  40256a:	bf14      	ite	ne
  40256c:	0900      	lsrne	r0, r0, #4
  40256e:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
  402572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
  402574:	6a41      	ldr	r1, [r0, #36]	; 0x24
  402576:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  40257a:	4b1f      	ldr	r3, [pc, #124]	; (4025f8 <get_fat+0xec>)
  40257c:	4798      	blx	r3
  40257e:	bba0      	cbnz	r0, 4025ea <get_fat+0xde>
		p = &fs->win[clst * 2 % SS(fs)];
  402580:	0061      	lsls	r1, r4, #1
  402582:	f401 71ff 	and.w	r1, r1, #510	; 0x1fe
		return LD_WORD(p);
  402586:	1873      	adds	r3, r6, r1
  402588:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
  40258c:	4431      	add	r1, r6
  40258e:	f891 0035 	ldrb.w	r0, [r1, #53]	; 0x35
  402592:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  402596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
  402598:	6a41      	ldr	r1, [r0, #36]	; 0x24
  40259a:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  40259e:	4b16      	ldr	r3, [pc, #88]	; (4025f8 <get_fat+0xec>)
  4025a0:	4798      	blx	r3
  4025a2:	bb28      	cbnz	r0, 4025f0 <get_fat+0xe4>
		p = &fs->win[clst * 4 % SS(fs)];
  4025a4:	00a1      	lsls	r1, r4, #2
  4025a6:	f401 71fe 	and.w	r1, r1, #508	; 0x1fc
  4025aa:	1872      	adds	r2, r6, r1
		return LD_DWORD(p) & 0x0FFFFFFF;
  4025ac:	f892 0036 	ldrb.w	r0, [r2, #54]	; 0x36
  4025b0:	f892 3037 	ldrb.w	r3, [r2, #55]	; 0x37
  4025b4:	061b      	lsls	r3, r3, #24
  4025b6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  4025ba:	f892 0035 	ldrb.w	r0, [r2, #53]	; 0x35
  4025be:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  4025c2:	4431      	add	r1, r6
  4025c4:	f891 3034 	ldrb.w	r3, [r1, #52]	; 0x34
  4025c8:	4318      	orrs	r0, r3
  4025ca:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  4025ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
		return 1;
  4025d0:	2001      	movs	r0, #1
		p = &fs->win[clst * 4 % SS(fs)];
		return LD_DWORD(p) & 0x0FFFFFFF;
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
}
  4025d2:	4770      	bx	lr
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
		return 1;
  4025d4:	2001      	movs	r0, #1
  4025d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
		p = &fs->win[clst * 4 % SS(fs)];
		return LD_DWORD(p) & 0x0FFFFFFF;
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  4025d8:	f04f 30ff 	mov.w	r0, #4294967295
  4025dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025de:	f04f 30ff 	mov.w	r0, #4294967295
  4025e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025e4:	f04f 30ff 	mov.w	r0, #4294967295
  4025e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025ea:	f04f 30ff 	mov.w	r0, #4294967295
  4025ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025f0:	f04f 30ff 	mov.w	r0, #4294967295
}
  4025f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025f6:	bf00      	nop
  4025f8:	0040247d 	.word	0x0040247d

004025fc <dir_sdi>:
static
FRESULT dir_sdi (
	DIR *dj,		/* Pointer to directory object */
	WORD idx		/* Directory index number */
)
{
  4025fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4025fe:	4605      	mov	r5, r0
  402600:	460c      	mov	r4, r1
	DWORD clst;
	WORD ic;


	dj->index = idx;
  402602:	80e9      	strh	r1, [r5, #6]
	clst = dj->sclust;
  402604:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
  402606:	2901      	cmp	r1, #1
  402608:	d038      	beq.n	40267c <dir_sdi+0x80>
  40260a:	6803      	ldr	r3, [r0, #0]
  40260c:	699a      	ldr	r2, [r3, #24]
  40260e:	4291      	cmp	r1, r2
  402610:	d236      	bcs.n	402680 <dir_sdi+0x84>
		return FR_INT_ERR;
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
  402612:	b971      	cbnz	r1, 402632 <dir_sdi+0x36>
  402614:	781a      	ldrb	r2, [r3, #0]
  402616:	2a03      	cmp	r2, #3
  402618:	d101      	bne.n	40261e <dir_sdi+0x22>
		clst = dj->fs->dirbase;
  40261a:	6a99      	ldr	r1, [r3, #40]	; 0x28

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
  40261c:	b949      	cbnz	r1, 402632 <dir_sdi+0x36>
		dj->clust = clst;
  40261e:	2200      	movs	r2, #0
  402620:	60ea      	str	r2, [r5, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
  402622:	891a      	ldrh	r2, [r3, #8]
  402624:	42a2      	cmp	r2, r4
  402626:	d92d      	bls.n	402684 <dir_sdi+0x88>
			return FR_INT_ERR;
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  402628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40262a:	eb03 1314 	add.w	r3, r3, r4, lsr #4
  40262e:	612b      	str	r3, [r5, #16]
  402630:	e01b      	b.n	40266a <dir_sdi+0x6e>
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
  402632:	789e      	ldrb	r6, [r3, #2]
  402634:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
  402636:	42b4      	cmp	r4, r6
  402638:	d310      	bcc.n	40265c <dir_sdi+0x60>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
  40263a:	4f16      	ldr	r7, [pc, #88]	; (402694 <dir_sdi+0x98>)
  40263c:	6828      	ldr	r0, [r5, #0]
  40263e:	47b8      	blx	r7
  402640:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  402642:	f1b0 3fff 	cmp.w	r0, #4294967295
  402646:	d01f      	beq.n	402688 <dir_sdi+0x8c>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
  402648:	2801      	cmp	r0, #1
  40264a:	d91f      	bls.n	40268c <dir_sdi+0x90>
  40264c:	682b      	ldr	r3, [r5, #0]
  40264e:	699b      	ldr	r3, [r3, #24]
  402650:	4298      	cmp	r0, r3
  402652:	d21d      	bcs.n	402690 <dir_sdi+0x94>
				return FR_INT_ERR;
			idx -= ic;
  402654:	1ba4      	subs	r4, r4, r6
  402656:	b2a4      	uxth	r4, r4
			return FR_INT_ERR;
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
  402658:	42a6      	cmp	r6, r4
  40265a:	d9ef      	bls.n	40263c <dir_sdi+0x40>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
				return FR_INT_ERR;
			idx -= ic;
		}
		dj->clust = clst;
  40265c:	60e9      	str	r1, [r5, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  40265e:	6828      	ldr	r0, [r5, #0]
  402660:	4b0d      	ldr	r3, [pc, #52]	; (402698 <dir_sdi+0x9c>)
  402662:	4798      	blx	r3
  402664:	eb00 1014 	add.w	r0, r0, r4, lsr #4
  402668:	6128      	str	r0, [r5, #16]
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
  40266a:	f004 040f 	and.w	r4, r4, #15
  40266e:	682b      	ldr	r3, [r5, #0]
  402670:	eb03 1444 	add.w	r4, r3, r4, lsl #5
  402674:	3434      	adds	r4, #52	; 0x34
  402676:	616c      	str	r4, [r5, #20]

	return FR_OK;	/* Seek succeeded */
  402678:	2000      	movs	r0, #0
  40267a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}


	dj->index = idx;
	clst = dj->sclust;
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
		return FR_INT_ERR;
  40267c:	2002      	movs	r0, #2
  40267e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402680:	2002      	movs	r0, #2
  402682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		clst = dj->fs->dirbase;

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
		dj->clust = clst;
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
			return FR_INT_ERR;
  402684:	2002      	movs	r0, #2
  402686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  402688:	2001      	movs	r0, #1
  40268a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
				return FR_INT_ERR;
  40268c:	2002      	movs	r0, #2
  40268e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402690:	2002      	movs	r0, #2
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */

	return FR_OK;	/* Seek succeeded */
}
  402692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402694:	0040250d 	.word	0x0040250d
  402698:	00401ff1 	.word	0x00401ff1

0040269c <put_fat>:
static FRESULT put_fat (
	FATFS *fs,	/* File system object */
	DWORD clst,	/* Cluster# to be changed in range of 2 to fs->n_fatent - 1 */
	DWORD val	/* New value to mark the cluster */
)
{
  40269c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4026a0:	460c      	mov	r4, r1
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4026a2:	2901      	cmp	r1, #1
  4026a4:	d97f      	bls.n	4027a6 <put_fat+0x10a>
  4026a6:	4605      	mov	r5, r0
  4026a8:	4617      	mov	r7, r2
  4026aa:	6983      	ldr	r3, [r0, #24]
  4026ac:	4299      	cmp	r1, r3
  4026ae:	d27c      	bcs.n	4027aa <put_fat+0x10e>
		res = FR_INT_ERR;

	} else {
		switch (fs->fs_type) {
  4026b0:	7803      	ldrb	r3, [r0, #0]
  4026b2:	2b02      	cmp	r3, #2
  4026b4:	d03e      	beq.n	402734 <put_fat+0x98>
  4026b6:	2b03      	cmp	r3, #3
  4026b8:	d04e      	beq.n	402758 <put_fat+0xbc>
  4026ba:	2b01      	cmp	r3, #1
  4026bc:	d16b      	bne.n	402796 <put_fat+0xfa>
		case FS_FAT12 :
			bc = clst; bc += bc / 2;
  4026be:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4026c2:	6a41      	ldr	r1, [r0, #36]	; 0x24
  4026c4:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  4026c8:	4b43      	ldr	r3, [pc, #268]	; (4027d8 <put_fat+0x13c>)
  4026ca:	4798      	blx	r3
			if (res != FR_OK) break;
  4026cc:	4606      	mov	r6, r0
  4026ce:	2800      	cmp	r0, #0
  4026d0:	d166      	bne.n	4027a0 <put_fat+0x104>
			p = &fs->win[bc % SS(fs)];
  4026d2:	f3c8 0308 	ubfx	r3, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  4026d6:	f014 0f01 	tst.w	r4, #1
  4026da:	d016      	beq.n	40270a <put_fat+0x6e>
  4026dc:	442b      	add	r3, r5
  4026de:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
  4026e2:	f002 020f 	and.w	r2, r2, #15
  4026e6:	b2f9      	uxtb	r1, r7
  4026e8:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  4026ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			bc++;
  4026f0:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  4026f4:	2301      	movs	r3, #1
  4026f6:	712b      	strb	r3, [r5, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4026f8:	6a69      	ldr	r1, [r5, #36]	; 0x24
  4026fa:	4628      	mov	r0, r5
  4026fc:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  402700:	4b35      	ldr	r3, [pc, #212]	; (4027d8 <put_fat+0x13c>)
  402702:	4798      	blx	r3
			if (res != FR_OK) break;
  402704:	2800      	cmp	r0, #0
  402706:	d148      	bne.n	40279a <put_fat+0xfe>
  402708:	e051      	b.n	4027ae <put_fat+0x112>
		case FS_FAT12 :
			bc = clst; bc += bc / 2;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
			p = &fs->win[bc % SS(fs)];
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  40270a:	442b      	add	r3, r5
  40270c:	f883 7034 	strb.w	r7, [r3, #52]	; 0x34
			bc++;
  402710:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  402714:	2301      	movs	r3, #1
  402716:	712b      	strb	r3, [r5, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  402718:	6a69      	ldr	r1, [r5, #36]	; 0x24
  40271a:	4628      	mov	r0, r5
  40271c:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  402720:	4b2d      	ldr	r3, [pc, #180]	; (4027d8 <put_fat+0x13c>)
  402722:	4798      	blx	r3
			if (res != FR_OK) break;
  402724:	2800      	cmp	r0, #0
  402726:	d13a      	bne.n	40279e <put_fat+0x102>
  402728:	e046      	b.n	4027b8 <put_fat+0x11c>
			p = &fs->win[bc % SS(fs)];
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40272a:	eb05 0308 	add.w	r3, r5, r8
  40272e:	f883 7034 	strb.w	r7, [r3, #52]	; 0x34
			break;
  402732:	e035      	b.n	4027a0 <put_fat+0x104>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
  402734:	6a41      	ldr	r1, [r0, #36]	; 0x24
  402736:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  40273a:	4b27      	ldr	r3, [pc, #156]	; (4027d8 <put_fat+0x13c>)
  40273c:	4798      	blx	r3
			if (res != FR_OK) break;
  40273e:	4606      	mov	r6, r0
  402740:	bb70      	cbnz	r0, 4027a0 <put_fat+0x104>
			p = &fs->win[clst * 2 % SS(fs)];
  402742:	0064      	lsls	r4, r4, #1
  402744:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
  402748:	192b      	adds	r3, r5, r4
  40274a:	f883 7034 	strb.w	r7, [r3, #52]	; 0x34
  40274e:	f3c7 2707 	ubfx	r7, r7, #8, #8
  402752:	f883 7035 	strb.w	r7, [r3, #53]	; 0x35
			break;
  402756:	e023      	b.n	4027a0 <put_fat+0x104>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
  402758:	6a41      	ldr	r1, [r0, #36]	; 0x24
  40275a:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  40275e:	4b1e      	ldr	r3, [pc, #120]	; (4027d8 <put_fat+0x13c>)
  402760:	4798      	blx	r3
			if (res != FR_OK) break;
  402762:	4606      	mov	r6, r0
  402764:	b9e0      	cbnz	r0, 4027a0 <put_fat+0x104>
			p = &fs->win[clst * 4 % SS(fs)];
  402766:	00a4      	lsls	r4, r4, #2
  402768:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
  40276c:	192a      	adds	r2, r5, r4
			val |= LD_DWORD(p) & 0xF0000000;
  40276e:	f892 3037 	ldrb.w	r3, [r2, #55]	; 0x37
  402772:	061b      	lsls	r3, r3, #24
  402774:	442c      	add	r4, r5
  402776:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
  40277a:	431f      	orrs	r7, r3
			ST_DWORD(p, val);
  40277c:	f884 7034 	strb.w	r7, [r4, #52]	; 0x34
  402780:	f3c7 2307 	ubfx	r3, r7, #8, #8
  402784:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35
  402788:	0c3b      	lsrs	r3, r7, #16
  40278a:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
  40278e:	0e3f      	lsrs	r7, r7, #24
  402790:	f882 7037 	strb.w	r7, [r2, #55]	; 0x37
			break;
  402794:	e004      	b.n	4027a0 <put_fat+0x104>

		default :
			res = FR_INT_ERR;
  402796:	2602      	movs	r6, #2
  402798:	e002      	b.n	4027a0 <put_fat+0x104>
			if (res != FR_OK) break;
			p = &fs->win[bc % SS(fs)];
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
			bc++;
			fs->wflag = 1;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  40279a:	4606      	mov	r6, r0
  40279c:	e000      	b.n	4027a0 <put_fat+0x104>
  40279e:	4606      	mov	r6, r0
			break;

		default :
			res = FR_INT_ERR;
		}
		fs->wflag = 1;
  4027a0:	2301      	movs	r3, #1
  4027a2:	712b      	strb	r3, [r5, #4]
  4027a4:	e014      	b.n	4027d0 <put_fat+0x134>
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;
  4027a6:	2602      	movs	r6, #2
  4027a8:	e012      	b.n	4027d0 <put_fat+0x134>
  4027aa:	2602      	movs	r6, #2
  4027ac:	e010      	b.n	4027d0 <put_fat+0x134>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
			bc++;
			fs->wflag = 1;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
			p = &fs->win[bc % SS(fs)];
  4027ae:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  4027b2:	f3c7 1707 	ubfx	r7, r7, #4, #8
  4027b6:	e7b8      	b.n	40272a <put_fat+0x8e>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
			bc++;
			fs->wflag = 1;
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
			if (res != FR_OK) break;
			p = &fs->win[bc % SS(fs)];
  4027b8:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  4027bc:	eb05 0308 	add.w	r3, r5, r8
  4027c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
  4027c4:	f023 030f 	bic.w	r3, r3, #15
  4027c8:	f3c7 2703 	ubfx	r7, r7, #8, #4
  4027cc:	431f      	orrs	r7, r3
  4027ce:	e7ac      	b.n	40272a <put_fat+0x8e>
		}
		fs->wflag = 1;
	}

	return res;
}
  4027d0:	4630      	mov	r0, r6
  4027d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4027d6:	bf00      	nop
  4027d8:	0040247d 	.word	0x0040247d

004027dc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
  4027dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4027e0:	4605      	mov	r5, r0
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
  4027e2:	4688      	mov	r8, r1
  4027e4:	b931      	cbnz	r1, 4027f4 <create_chain+0x18>
		scl = fs->last_clust;			/* Get suggested start point */
  4027e6:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
  4027e8:	b16e      	cbz	r6, 402806 <create_chain+0x2a>
  4027ea:	6983      	ldr	r3, [r0, #24]
  4027ec:	429e      	cmp	r6, r3
  4027ee:	bf28      	it	cs
  4027f0:	2601      	movcs	r6, #1
  4027f2:	e009      	b.n	402808 <create_chain+0x2c>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
  4027f4:	4b2c      	ldr	r3, [pc, #176]	; (4028a8 <create_chain+0xcc>)
  4027f6:	4798      	blx	r3
		if (cs < 2) return 1;			/* It is an invalid cluster */
  4027f8:	2801      	cmp	r0, #1
  4027fa:	d942      	bls.n	402882 <create_chain+0xa6>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
  4027fc:	69ab      	ldr	r3, [r5, #24]
  4027fe:	4298      	cmp	r0, r3
  402800:	d350      	bcc.n	4028a4 <create_chain+0xc8>
		scl = clst;
  402802:	4646      	mov	r6, r8
  402804:	e000      	b.n	402808 <create_chain+0x2c>
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
		scl = fs->last_clust;			/* Get suggested start point */
		if (!scl || scl >= fs->n_fatent) scl = 1;
  402806:	2601      	movs	r6, #1
		if (cs < 2) return 1;			/* It is an invalid cluster */
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
		scl = clst;
	}

	ncl = scl;				/* Start cluster */
  402808:	4634      	mov	r4, r6
	for (;;) {
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Wrap around */
			ncl = 2;
  40280a:	f04f 0902 	mov.w	r9, #2
			if (ncl > scl) return 0;	/* No free cluster */
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  40280e:	4f26      	ldr	r7, [pc, #152]	; (4028a8 <create_chain+0xcc>)
		scl = clst;
	}

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
  402810:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
  402812:	69ab      	ldr	r3, [r5, #24]
  402814:	429c      	cmp	r4, r3
  402816:	d302      	bcc.n	40281e <create_chain+0x42>
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
  402818:	2e01      	cmp	r6, #1
  40281a:	d935      	bls.n	402888 <create_chain+0xac>

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Wrap around */
			ncl = 2;
  40281c:	464c      	mov	r4, r9
			if (ncl > scl) return 0;	/* No free cluster */
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  40281e:	4628      	mov	r0, r5
  402820:	4621      	mov	r1, r4
  402822:	47b8      	blx	r7
		if (cs == 0) break;				/* Found a free cluster */
  402824:	b138      	cbz	r0, 402836 <create_chain+0x5a>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
  402826:	f1b0 3fff 	cmp.w	r0, #4294967295
  40282a:	d030      	beq.n	40288e <create_chain+0xb2>
  40282c:	2801      	cmp	r0, #1
  40282e:	d032      	beq.n	402896 <create_chain+0xba>
			return cs;
		if (ncl == scl) return 0;		/* No free cluster */
  402830:	42b4      	cmp	r4, r6
  402832:	d1ed      	bne.n	402810 <create_chain+0x34>
  402834:	e032      	b.n	40289c <create_chain+0xc0>
  402836:	4626      	mov	r6, r4
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
  402838:	4628      	mov	r0, r5
  40283a:	4621      	mov	r1, r4
  40283c:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  402840:	4b1a      	ldr	r3, [pc, #104]	; (4028ac <create_chain+0xd0>)
  402842:	4798      	blx	r3
	if (res == FR_OK && clst != 0) {
  402844:	4603      	mov	r3, r0
  402846:	b9a8      	cbnz	r0, 402874 <create_chain+0x98>
  402848:	f1b8 0f00 	cmp.w	r8, #0
  40284c:	d006      	beq.n	40285c <create_chain+0x80>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
  40284e:	4628      	mov	r0, r5
  402850:	4641      	mov	r1, r8
  402852:	4622      	mov	r2, r4
  402854:	4b15      	ldr	r3, [pc, #84]	; (4028ac <create_chain+0xd0>)
  402856:	4798      	blx	r3
	}
	if (res == FR_OK) {
  402858:	4603      	mov	r3, r0
  40285a:	b958      	cbnz	r0, 402874 <create_chain+0x98>
		fs->last_clust = ncl;			/* Update FSINFO */
  40285c:	60ee      	str	r6, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
  40285e:	692b      	ldr	r3, [r5, #16]
  402860:	f1b3 3fff 	cmp.w	r3, #4294967295
  402864:	d01d      	beq.n	4028a2 <create_chain+0xc6>
			fs->free_clust--;
  402866:	3b01      	subs	r3, #1
  402868:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
  40286a:	2301      	movs	r3, #1
  40286c:	716b      	strb	r3, [r5, #5]
  40286e:	4620      	mov	r0, r4
  402870:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
  402874:	2b01      	cmp	r3, #1
  402876:	bf0c      	ite	eq
  402878:	f04f 30ff 	moveq.w	r0, #4294967295
  40287c:	2001      	movne	r0, #1
  40287e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		scl = fs->last_clust;			/* Get suggested start point */
		if (!scl || scl >= fs->n_fatent) scl = 1;
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
		if (cs < 2) return 1;			/* It is an invalid cluster */
  402882:	2001      	movs	r0, #1
  402884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Wrap around */
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
  402888:	2000      	movs	r0, #0
  40288a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  40288e:	f04f 30ff 	mov.w	r0, #4294967295
  402892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402896:	2001      	movs	r0, #1
  402898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (cs == 0) break;				/* Found a free cluster */
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
			return cs;
		if (ncl == scl) return 0;		/* No free cluster */
  40289c:	2000      	movs	r0, #0
  40289e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028a2:	4620      	mov	r0, r4
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
	}

	return ncl;		/* Return new cluster number or error code */
}
  4028a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028a8:	0040250d 	.word	0x0040250d
  4028ac:	0040269d 	.word	0x0040269d

004028b0 <remove_chain>:
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
  4028b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4028b4:	460d      	mov	r5, r1
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, resion[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4028b6:	2901      	cmp	r1, #1
  4028b8:	d927      	bls.n	40290a <remove_chain+0x5a>
  4028ba:	4604      	mov	r4, r0
  4028bc:	6983      	ldr	r3, [r0, #24]
  4028be:	4299      	cmp	r1, r3
  4028c0:	d225      	bcs.n	40290e <remove_chain+0x5e>
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4028c2:	4f18      	ldr	r7, [pc, #96]	; (402924 <remove_chain+0x74>)
			if (nxt == 0) break;				/* Empty cluster? */
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4028c4:	f04f 0900 	mov.w	r9, #0
  4028c8:	f8df 805c 	ldr.w	r8, [pc, #92]	; 402928 <remove_chain+0x78>
  4028cc:	e018      	b.n	402900 <remove_chain+0x50>
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4028ce:	4620      	mov	r0, r4
  4028d0:	4629      	mov	r1, r5
  4028d2:	47b8      	blx	r7
			if (nxt == 0) break;				/* Empty cluster? */
  4028d4:	4606      	mov	r6, r0
  4028d6:	b1e0      	cbz	r0, 402912 <remove_chain+0x62>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  4028d8:	2801      	cmp	r0, #1
  4028da:	d01c      	beq.n	402916 <remove_chain+0x66>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  4028dc:	f1b0 3fff 	cmp.w	r0, #4294967295
  4028e0:	d01b      	beq.n	40291a <remove_chain+0x6a>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4028e2:	4620      	mov	r0, r4
  4028e4:	4629      	mov	r1, r5
  4028e6:	464a      	mov	r2, r9
  4028e8:	47c0      	blx	r8
			if (res != FR_OK) break;
  4028ea:	4603      	mov	r3, r0
  4028ec:	b9b0      	cbnz	r0, 40291c <remove_chain+0x6c>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
  4028ee:	6923      	ldr	r3, [r4, #16]
  4028f0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4028f4:	d003      	beq.n	4028fe <remove_chain+0x4e>
				fs->free_clust++;
  4028f6:	3301      	adds	r3, #1
  4028f8:	6123      	str	r3, [r4, #16]
				fs->fsi_flag = 1;
  4028fa:	2301      	movs	r3, #1
  4028fc:	7163      	strb	r3, [r4, #5]
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
  4028fe:	4635      	mov	r5, r6
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
  402900:	69a3      	ldr	r3, [r4, #24]
  402902:	429d      	cmp	r5, r3
  402904:	d3e3      	bcc.n	4028ce <remove_chain+0x1e>
  402906:	2300      	movs	r3, #0
  402908:	e008      	b.n	40291c <remove_chain+0x6c>
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, resion[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;
  40290a:	2302      	movs	r3, #2
  40290c:	e006      	b.n	40291c <remove_chain+0x6c>
  40290e:	2302      	movs	r3, #2
  402910:	e004      	b.n	40291c <remove_chain+0x6c>
  402912:	2300      	movs	r3, #0
  402914:	e002      	b.n	40291c <remove_chain+0x6c>
	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
			if (nxt == 0) break;				/* Empty cluster? */
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  402916:	2302      	movs	r3, #2
  402918:	e000      	b.n	40291c <remove_chain+0x6c>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  40291a:	2301      	movs	r3, #1
			clst = nxt;	/* Next cluster */
		}
	}

	return res;
}
  40291c:	4618      	mov	r0, r3
  40291e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402922:	bf00      	nop
  402924:	0040250d 	.word	0x0040250d
  402928:	0040269d 	.word	0x0040269d

0040292c <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:EOT and could not stretch */
	DIR *dj,		/* Pointer to directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
  40292c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	DWORD clst;
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
  402930:	88c4      	ldrh	r4, [r0, #6]
  402932:	3401      	adds	r4, #1
  402934:	b2a4      	uxth	r4, r4
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  402936:	2c00      	cmp	r4, #0
  402938:	d06d      	beq.n	402a16 <dir_next+0xea>
  40293a:	6903      	ldr	r3, [r0, #16]
  40293c:	2b00      	cmp	r3, #0
  40293e:	d06d      	beq.n	402a1c <dir_next+0xf0>
  402940:	460e      	mov	r6, r1
  402942:	4605      	mov	r5, r0
		return FR_NO_FILE;

	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
  402944:	f014 070f 	ands.w	r7, r4, #15
  402948:	d15c      	bne.n	402a04 <dir_next+0xd8>
		dj->sect++;					/* Next sector */
  40294a:	3301      	adds	r3, #1
  40294c:	6103      	str	r3, [r0, #16]

		if (dj->clust == 0) {	/* Static table */
  40294e:	68c1      	ldr	r1, [r0, #12]
  402950:	b921      	cbnz	r1, 40295c <dir_next+0x30>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
  402952:	6803      	ldr	r3, [r0, #0]
  402954:	891b      	ldrh	r3, [r3, #8]
  402956:	42a3      	cmp	r3, r4
  402958:	d963      	bls.n	402a22 <dir_next+0xf6>
  40295a:	e053      	b.n	402a04 <dir_next+0xd8>
				return FR_NO_FILE;
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
  40295c:	6800      	ldr	r0, [r0, #0]
  40295e:	7883      	ldrb	r3, [r0, #2]
  402960:	3b01      	subs	r3, #1
  402962:	ea13 1314 	ands.w	r3, r3, r4, lsr #4
  402966:	d14d      	bne.n	402a04 <dir_next+0xd8>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
  402968:	4b3b      	ldr	r3, [pc, #236]	; (402a58 <dir_next+0x12c>)
  40296a:	4798      	blx	r3
  40296c:	4680      	mov	r8, r0
				if (clst <= 1) return FR_INT_ERR;
  40296e:	2801      	cmp	r0, #1
  402970:	d95a      	bls.n	402a28 <dir_next+0xfc>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402972:	f1b0 3fff 	cmp.w	r0, #4294967295
  402976:	d05a      	beq.n	402a2e <dir_next+0x102>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
  402978:	6828      	ldr	r0, [r5, #0]
  40297a:	6983      	ldr	r3, [r0, #24]
  40297c:	4598      	cmp	r8, r3
  40297e:	d33a      	bcc.n	4029f6 <dir_next+0xca>
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  402980:	2e00      	cmp	r6, #0
  402982:	d057      	beq.n	402a34 <dir_next+0x108>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
  402984:	68e9      	ldr	r1, [r5, #12]
  402986:	4b35      	ldr	r3, [pc, #212]	; (402a5c <dir_next+0x130>)
  402988:	4798      	blx	r3
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  40298a:	4680      	mov	r8, r0
  40298c:	2800      	cmp	r0, #0
  40298e:	d054      	beq.n	402a3a <dir_next+0x10e>
					if (clst == 1) return FR_INT_ERR;
  402990:	2801      	cmp	r0, #1
  402992:	d055      	beq.n	402a40 <dir_next+0x114>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402994:	f1b0 3fff 	cmp.w	r0, #4294967295
  402998:	d055      	beq.n	402a46 <dir_next+0x11a>
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  40299a:	6828      	ldr	r0, [r5, #0]
  40299c:	2100      	movs	r1, #0
  40299e:	4b30      	ldr	r3, [pc, #192]	; (402a60 <dir_next+0x134>)
  4029a0:	4798      	blx	r3
  4029a2:	2800      	cmp	r0, #0
  4029a4:	d152      	bne.n	402a4c <dir_next+0x120>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
  4029a6:	6828      	ldr	r0, [r5, #0]
  4029a8:	3034      	adds	r0, #52	; 0x34
  4029aa:	2100      	movs	r1, #0
  4029ac:	f44f 7200 	mov.w	r2, #512	; 0x200
  4029b0:	4b2c      	ldr	r3, [pc, #176]	; (402a64 <dir_next+0x138>)
  4029b2:	4798      	blx	r3
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
  4029b4:	682e      	ldr	r6, [r5, #0]
  4029b6:	4630      	mov	r0, r6
  4029b8:	4641      	mov	r1, r8
  4029ba:	4b2b      	ldr	r3, [pc, #172]	; (402a68 <dir_next+0x13c>)
  4029bc:	4798      	blx	r3
  4029be:	6330      	str	r0, [r6, #48]	; 0x30
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4029c0:	2600      	movs	r6, #0
						dj->fs->wflag = 1;
  4029c2:	f04f 0b01 	mov.w	fp, #1
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4029c6:	46b2      	mov	sl, r6
  4029c8:	f8df 9094 	ldr.w	r9, [pc, #148]	; 402a60 <dir_next+0x134>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4029cc:	e00b      	b.n	4029e6 <dir_next+0xba>
						dj->fs->wflag = 1;
  4029ce:	f883 b004 	strb.w	fp, [r3, #4]
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4029d2:	6828      	ldr	r0, [r5, #0]
  4029d4:	4651      	mov	r1, sl
  4029d6:	47c8      	blx	r9
  4029d8:	3601      	adds	r6, #1
  4029da:	2800      	cmp	r0, #0
  4029dc:	d139      	bne.n	402a52 <dir_next+0x126>
						dj->fs->winsect++;
  4029de:	682a      	ldr	r2, [r5, #0]
  4029e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4029e2:	3301      	adds	r3, #1
  4029e4:	6313      	str	r3, [r2, #48]	; 0x30
  4029e6:	b2f1      	uxtb	r1, r6
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4029e8:	682b      	ldr	r3, [r5, #0]
  4029ea:	789a      	ldrb	r2, [r3, #2]
  4029ec:	428a      	cmp	r2, r1
  4029ee:	d8ee      	bhi.n	4029ce <dir_next+0xa2>
						dj->fs->wflag = 1;
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
						dj->fs->winsect++;
					}
					dj->fs->winsect -= c;						/* Rewind window address */
  4029f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4029f2:	1a52      	subs	r2, r2, r1
  4029f4:	631a      	str	r2, [r3, #48]	; 0x30
#else
					return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dj->clust = clst;				/* Initialize data for new cluster */
  4029f6:	f8c5 800c 	str.w	r8, [r5, #12]
				dj->sect = clust2sect(dj->fs, clst);
  4029fa:	6828      	ldr	r0, [r5, #0]
  4029fc:	4641      	mov	r1, r8
  4029fe:	4b1a      	ldr	r3, [pc, #104]	; (402a68 <dir_next+0x13c>)
  402a00:	4798      	blx	r3
  402a02:	6128      	str	r0, [r5, #16]
			}
		}
	}

	dj->index = i;
  402a04:	80ec      	strh	r4, [r5, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
  402a06:	682b      	ldr	r3, [r5, #0]
  402a08:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  402a0c:	3334      	adds	r3, #52	; 0x34
  402a0e:	616b      	str	r3, [r5, #20]

	return FR_OK;
  402a10:	2000      	movs	r0, #0
  402a12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
		return FR_NO_FILE;
  402a16:	2004      	movs	r0, #4
  402a18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a1c:	2004      	movs	r0, #4
  402a1e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
		dj->sect++;					/* Next sector */

		if (dj->clust == 0) {	/* Static table */
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
				return FR_NO_FILE;
  402a22:	2004      	movs	r0, #4
  402a24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
				if (clst <= 1) return FR_INT_ERR;
  402a28:	2002      	movs	r0, #2
  402a2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402a2e:	2001      	movs	r0, #1
  402a30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  402a34:	2004      	movs	r0, #4
  402a36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  402a3a:	2007      	movs	r0, #7
  402a3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  402a40:	2002      	movs	r0, #2
  402a42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402a46:	2001      	movs	r0, #1
  402a48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  402a4c:	2001      	movs	r0, #1
  402a4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
						dj->fs->wflag = 1;
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  402a52:	2001      	movs	r0, #1

	dj->index = i;
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;

	return FR_OK;
}
  402a54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a58:	0040250d 	.word	0x0040250d
  402a5c:	004027dd 	.word	0x004027dd
  402a60:	0040247d 	.word	0x0040247d
  402a64:	00401fe1 	.word	0x00401fe1
  402a68:	00401ff1 	.word	0x00401ff1

00402a6c <dir_find>:

static
FRESULT dir_find (
	DIR *dj			/* Pointer to the directory object linked to the file name */
)
{
  402a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a70:	b087      	sub	sp, #28
  402a72:	4605      	mov	r5, r0
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dj, 0);			/* Rewind directory object */
  402a74:	2100      	movs	r1, #0
  402a76:	4b63      	ldr	r3, [pc, #396]	; (402c04 <dir_find+0x198>)
  402a78:	4798      	blx	r3
	if (res != FR_OK) return res;
  402a7a:	2800      	cmp	r0, #0
  402a7c:	f040 80a7 	bne.w	402bce <dir_find+0x162>
  402a80:	f04f 0aff 	mov.w	sl, #255	; 0xff
  402a84:	46d1      	mov	r9, sl

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
  402a86:	4f60      	ldr	r7, [pc, #384]	; (402c08 <dir_find+0x19c>)
  402a88:	4b60      	ldr	r3, [pc, #384]	; (402c0c <dir_find+0x1a0>)
  402a8a:	330d      	adds	r3, #13
  402a8c:	9301      	str	r3, [sp, #4]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  402a8e:	f8df b188 	ldr.w	fp, [pc, #392]	; 402c18 <dir_find+0x1ac>

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
  402a92:	6828      	ldr	r0, [r5, #0]
  402a94:	6929      	ldr	r1, [r5, #16]
  402a96:	47b8      	blx	r7
		if (res != FR_OK) break;
  402a98:	2800      	cmp	r0, #0
  402a9a:	f040 8099 	bne.w	402bd0 <dir_find+0x164>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
  402a9e:	696c      	ldr	r4, [r5, #20]
		c = dir[DIR_Name];
  402aa0:	7826      	ldrb	r6, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  402aa2:	2e00      	cmp	r6, #0
  402aa4:	f000 8095 	beq.w	402bd2 <dir_find+0x166>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
  402aa8:	7ae3      	ldrb	r3, [r4, #11]
  402aaa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  402aae:	2ee5      	cmp	r6, #229	; 0xe5
  402ab0:	d07a      	beq.n	402ba8 <dir_find+0x13c>
  402ab2:	f013 0f08 	tst.w	r3, #8
  402ab6:	d002      	beq.n	402abe <dir_find+0x52>
  402ab8:	2a0f      	cmp	r2, #15
  402aba:	d178      	bne.n	402bae <dir_find+0x142>
  402abc:	e001      	b.n	402ac2 <dir_find+0x56>
			ord = 0xFF;
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
  402abe:	2a0f      	cmp	r2, #15
  402ac0:	d155      	bne.n	402b6e <dir_find+0x102>
				if (dj->lfn) {
  402ac2:	f8d5 801c 	ldr.w	r8, [r5, #28]
  402ac6:	f1b8 0f00 	cmp.w	r8, #0
  402aca:	d078      	beq.n	402bbe <dir_find+0x152>
					if (c & LLE) {		/* Is it start of LFN sequence? */
  402acc:	f016 0f40 	tst.w	r6, #64	; 0x40
  402ad0:	d006      	beq.n	402ae0 <dir_find+0x74>
						sum = dir[LDIR_Chksum];
  402ad2:	f894 a00d 	ldrb.w	sl, [r4, #13]
						c &= ~LLE; ord = c;	/* LFN start order */
  402ad6:	f006 06bf 	and.w	r6, r6, #191	; 0xbf
						dj->lfn_idx = dj->index;
  402ada:	88eb      	ldrh	r3, [r5, #6]
  402adc:	842b      	strh	r3, [r5, #32]
  402ade:	e004      	b.n	402aea <dir_find+0x7e>
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402ae0:	45b1      	cmp	r9, r6
  402ae2:	bf18      	it	ne
  402ae4:	f04f 09ff 	movne.w	r9, #255	; 0xff
  402ae8:	d169      	bne.n	402bbe <dir_find+0x152>
  402aea:	7b63      	ldrb	r3, [r4, #13]
  402aec:	9302      	str	r3, [sp, #8]
  402aee:	4553      	cmp	r3, sl
  402af0:	d160      	bne.n	402bb4 <dir_find+0x148>
{
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
  402af2:	7823      	ldrb	r3, [r4, #0]
  402af4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  402af8:	3b01      	subs	r3, #1
  402afa:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  402afe:	eb03 0982 	add.w	r9, r3, r2, lsl #2
  402b02:	f8df a108 	ldr.w	sl, [pc, #264]	; 402c0c <dir_find+0x1a0>
	s = 0; wc = 1;
  402b06:	2001      	movs	r0, #1
		if (wc) {	/* Last char has not been processed */
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
				return 0;				/* Not matched */
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
  402b08:	9605      	str	r6, [sp, #20]
  402b0a:	4646      	mov	r6, r8
  402b0c:	9504      	str	r5, [sp, #16]
  402b0e:	9d01      	ldr	r5, [sp, #4]


	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
	s = 0; wc = 1;
	do {
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
  402b10:	f81a 2b01 	ldrb.w	r2, [sl], #1
  402b14:	18a3      	adds	r3, r4, r2
  402b16:	7859      	ldrb	r1, [r3, #1]
  402b18:	5ca3      	ldrb	r3, [r4, r2]
  402b1a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
		if (wc) {	/* Last char has not been processed */
  402b1e:	b190      	cbz	r0, 402b46 <dir_find+0xda>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  402b20:	4618      	mov	r0, r3
  402b22:	4b3b      	ldr	r3, [pc, #236]	; (402c10 <dir_find+0x1a4>)
  402b24:	4798      	blx	r3
  402b26:	4680      	mov	r8, r0
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
  402b28:	f1b9 0ffe 	cmp.w	r9, #254	; 0xfe
  402b2c:	d85d      	bhi.n	402bea <dir_find+0x17e>
  402b2e:	f109 0301 	add.w	r3, r9, #1
  402b32:	9303      	str	r3, [sp, #12]
  402b34:	f836 0019 	ldrh.w	r0, [r6, r9, lsl #1]
  402b38:	4a35      	ldr	r2, [pc, #212]	; (402c10 <dir_find+0x1a4>)
  402b3a:	4790      	blx	r2
  402b3c:	4580      	cmp	r8, r0
  402b3e:	d156      	bne.n	402bee <dir_find+0x182>
  402b40:	f8dd 900c 	ldr.w	r9, [sp, #12]
  402b44:	e003      	b.n	402b4e <dir_find+0xe2>
				return 0;				/* Not matched */
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
  402b46:	f64f 72ff 	movw	r2, #65535	; 0xffff
  402b4a:	4293      	cmp	r3, r2
  402b4c:	d151      	bne.n	402bf2 <dir_find+0x186>
		}
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
  402b4e:	45aa      	cmp	sl, r5
  402b50:	d1de      	bne.n	402b10 <dir_find+0xa4>
  402b52:	46b0      	mov	r8, r6
  402b54:	9e05      	ldr	r6, [sp, #20]
  402b56:	9d04      	ldr	r5, [sp, #16]

	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
  402b58:	7823      	ldrb	r3, [r4, #0]
  402b5a:	f013 0f40 	tst.w	r3, #64	; 0x40
  402b5e:	d03e      	beq.n	402bde <dir_find+0x172>
  402b60:	2800      	cmp	r0, #0
  402b62:	d03c      	beq.n	402bde <dir_find+0x172>
  402b64:	f838 3019 	ldrh.w	r3, [r8, r9, lsl #1]
  402b68:	2b00      	cmp	r3, #0
  402b6a:	d038      	beq.n	402bde <dir_find+0x172>
  402b6c:	e042      	b.n	402bf4 <dir_find+0x188>
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  402b6e:	f1b9 0f00 	cmp.w	r9, #0
  402b72:	d103      	bne.n	402b7c <dir_find+0x110>
  402b74:	4620      	mov	r0, r4
  402b76:	47d8      	blx	fp
  402b78:	4550      	cmp	r0, sl
  402b7a:	d02c      	beq.n	402bd6 <dir_find+0x16a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402b7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402b80:	842b      	strh	r3, [r5, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
  402b82:	69ab      	ldr	r3, [r5, #24]
  402b84:	7ada      	ldrb	r2, [r3, #11]
  402b86:	f012 0f01 	tst.w	r2, #1
  402b8a:	d116      	bne.n	402bba <dir_find+0x14e>
  402b8c:	f104 000b 	add.w	r0, r4, #11
  402b90:	e001      	b.n	402b96 <dir_find+0x12a>
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
	int r = 0;

	while (cnt-- && (r = *d++ - *s++) == 0) ;
  402b92:	4284      	cmp	r4, r0
  402b94:	d021      	beq.n	402bda <dir_find+0x16e>
  402b96:	f814 1b01 	ldrb.w	r1, [r4], #1
  402b9a:	f813 2b01 	ldrb.w	r2, [r3], #1
  402b9e:	4291      	cmp	r1, r2
  402ba0:	d0f7      	beq.n	402b92 <dir_find+0x126>
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402ba2:	f04f 09ff 	mov.w	r9, #255	; 0xff
  402ba6:	e00a      	b.n	402bbe <dir_find+0x152>
		c = dir[DIR_Name];
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
			ord = 0xFF;
  402ba8:	f04f 09ff 	mov.w	r9, #255	; 0xff
  402bac:	e007      	b.n	402bbe <dir_find+0x152>
  402bae:	f04f 09ff 	mov.w	r9, #255	; 0xff
  402bb2:	e004      	b.n	402bbe <dir_find+0x152>
						sum = dir[LDIR_Chksum];
						c &= ~LLE; ord = c;	/* LFN start order */
						dj->lfn_idx = dj->index;
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402bb4:	f04f 09ff 	mov.w	r9, #255	; 0xff
  402bb8:	e001      	b.n	402bbe <dir_find+0x152>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402bba:	f04f 09ff 	mov.w	r9, #255	; 0xff
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dj, 0);		/* Next entry */
  402bbe:	4628      	mov	r0, r5
  402bc0:	2100      	movs	r1, #0
  402bc2:	4b14      	ldr	r3, [pc, #80]	; (402c14 <dir_find+0x1a8>)
  402bc4:	4798      	blx	r3
	} while (res == FR_OK);
  402bc6:	2800      	cmp	r0, #0
  402bc8:	f43f af63 	beq.w	402a92 <dir_find+0x26>
  402bcc:	e017      	b.n	402bfe <dir_find+0x192>
  402bce:	e016      	b.n	402bfe <dir_find+0x192>
  402bd0:	e015      	b.n	402bfe <dir_find+0x192>
	do {
		res = move_window(dj->fs, dj->sect);
		if (res != FR_OK) break;
		dir = dj->dir;					/* Ptr to the directory entry of current index */
		c = dir[DIR_Name];
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  402bd2:	2004      	movs	r0, #4
  402bd4:	e013      	b.n	402bfe <dir_find+0x192>

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
  402bd6:	2000      	movs	r0, #0
  402bd8:	e011      	b.n	402bfe <dir_find+0x192>
  402bda:	2000      	movs	r0, #0
  402bdc:	e00f      	b.n	402bfe <dir_find+0x192>
						sum = dir[LDIR_Chksum];
						c &= ~LLE; ord = c;	/* LFN start order */
						dj->lfn_idx = dj->index;
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402bde:	3e01      	subs	r6, #1
  402be0:	fa5f f986 	uxtb.w	r9, r6
  402be4:	f8dd a008 	ldr.w	sl, [sp, #8]
  402be8:	e7e9      	b.n	402bbe <dir_find+0x152>
  402bea:	9d04      	ldr	r5, [sp, #16]
  402bec:	e002      	b.n	402bf4 <dir_find+0x188>
  402bee:	9d04      	ldr	r5, [sp, #16]
  402bf0:	e000      	b.n	402bf4 <dir_find+0x188>
  402bf2:	9d04      	ldr	r5, [sp, #16]
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402bf4:	f8dd a008 	ldr.w	sl, [sp, #8]
						sum = dir[LDIR_Chksum];
						c &= ~LLE; ord = c;	/* LFN start order */
						dj->lfn_idx = dj->index;
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402bf8:	f04f 09ff 	mov.w	r9, #255	; 0xff
  402bfc:	e7df      	b.n	402bbe <dir_find+0x152>
#endif
		res = dir_next(dj, 0);		/* Next entry */
	} while (res == FR_OK);

	return res;
}
  402bfe:	b007      	add	sp, #28
  402c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c04:	004025fd 	.word	0x004025fd
  402c08:	0040247d 	.word	0x0040247d
  402c0c:	0040a7b8 	.word	0x0040a7b8
  402c10:	00403739 	.word	0x00403739
  402c14:	0040292d 	.word	0x0040292d
  402c18:	00402009 	.word	0x00402009

00402c1c <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR *dj				/* Target directory with object name to be created */
)
{
  402c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c20:	b089      	sub	sp, #36	; 0x24
  402c22:	4604      	mov	r4, r0
	WORD n, ne, is;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dj->fn; lfn = dj->lfn;
  402c24:	6987      	ldr	r7, [r0, #24]
  402c26:	f8d0 a01c 	ldr.w	sl, [r0, #28]
	mem_cpy(sn, fn, 12);
  402c2a:	a805      	add	r0, sp, #20
  402c2c:	4639      	mov	r1, r7
  402c2e:	220c      	movs	r2, #12
  402c30:	4ba7      	ldr	r3, [pc, #668]	; (402ed0 <dir_register+0x2b4>)
  402c32:	4798      	blx	r3

	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
  402c34:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402c38:	f013 0f01 	tst.w	r3, #1
  402c3c:	d072      	beq.n	402d24 <dir_register+0x108>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
  402c3e:	2300      	movs	r3, #0
  402c40:	72fb      	strb	r3, [r7, #11]
  402c42:	61e3      	str	r3, [r4, #28]
{
	BYTE ns[8], c;
	UINT i, j;


	mem_cpy(dst, src, 11);
  402c44:	4638      	mov	r0, r7
  402c46:	a905      	add	r1, sp, #20
  402c48:	220b      	movs	r2, #11
  402c4a:	4ba1      	ldr	r3, [pc, #644]	; (402ed0 <dir_register+0x2b4>)
  402c4c:	4798      	blx	r3
	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
  402c4e:	2501      	movs	r5, #1
  402c50:	462b      	mov	r3, r5
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  402c52:	2620      	movs	r6, #32

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  402c54:	f8df 8298 	ldr.w	r8, [pc, #664]	; 402ef0 <dir_register+0x2d4>
{
	BYTE ns[8], c;
	UINT i, j;


	mem_cpy(dst, src, 11);
  402c58:	f8df 9274 	ldr.w	r9, [pc, #628]	; 402ed0 <dir_register+0x2b4>
  402c5c:	e014      	b.n	402c88 <dir_register+0x6c>
  402c5e:	4638      	mov	r0, r7
  402c60:	a905      	add	r1, sp, #20
  402c62:	220b      	movs	r2, #11
  402c64:	47c8      	blx	r9

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
  402c66:	2d05      	cmp	r5, #5
  402c68:	d90d      	bls.n	402c86 <dir_register+0x6a>
  402c6a:	462b      	mov	r3, r5
  402c6c:	4651      	mov	r1, sl
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
  402c6e:	03da      	lsls	r2, r3, #15
  402c70:	ea42 0353 	orr.w	r3, r2, r3, lsr #1
  402c74:	f831 2b02 	ldrh.w	r2, [r1], #2
  402c78:	fa12 f383 	uxtah	r3, r2, r3
  402c7c:	b29b      	uxth	r3, r3
  402c7e:	880a      	ldrh	r2, [r1, #0]
  402c80:	2a00      	cmp	r2, #0
  402c82:	d1f4      	bne.n	402c6e <dir_register+0x52>
  402c84:	e000      	b.n	402c88 <dir_register+0x6c>
	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
  402c86:	462b      	mov	r3, r5
  402c88:	f10d 0e14 	add.w	lr, sp, #20
  402c8c:	2207      	movs	r2, #7
	}

	/* itoa (hexdecimal) */
	i = 7;
	do {
		c = (seq % 16) + '0';
  402c8e:	f003 000f 	and.w	r0, r3, #15
  402c92:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
  402c96:	2939      	cmp	r1, #57	; 0x39
  402c98:	bf88      	it	hi
  402c9a:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
  402c9e:	3a01      	subs	r2, #1
  402ca0:	f80e 1d01 	strb.w	r1, [lr, #-1]!
		seq /= 16;
  402ca4:	f3c3 130f 	ubfx	r3, r3, #4, #16
	} while (seq);
  402ca8:	2b00      	cmp	r3, #0
  402caa:	d1f0      	bne.n	402c8e <dir_register+0x72>
	/* itoa (hexdecimal) */
	i = 7;
	do {
		c = (seq % 16) + '0';
		if (c > '9') c += 7;
		ns[i--] = c;
  402cac:	4696      	mov	lr, r2
		seq /= 16;
	} while (seq);
	ns[i] = '~';
  402cae:	217e      	movs	r1, #126	; 0x7e
  402cb0:	ab08      	add	r3, sp, #32
  402cb2:	4413      	add	r3, r2
  402cb4:	f803 1c14 	strb.w	r1, [r3, #-20]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
  402cb8:	b162      	cbz	r2, 402cd4 <dir_register+0xb8>
  402cba:	783b      	ldrb	r3, [r7, #0]
  402cbc:	2b20      	cmp	r3, #32
  402cbe:	d00b      	beq.n	402cd8 <dir_register+0xbc>
  402cc0:	4639      	mov	r1, r7
  402cc2:	2300      	movs	r3, #0
  402cc4:	3301      	adds	r3, #1
  402cc6:	4573      	cmp	r3, lr
  402cc8:	d008      	beq.n	402cdc <dir_register+0xc0>
  402cca:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  402cce:	2820      	cmp	r0, #32
  402cd0:	d1f8      	bne.n	402cc4 <dir_register+0xa8>
  402cd2:	e004      	b.n	402cde <dir_register+0xc2>
  402cd4:	4613      	mov	r3, r2
  402cd6:	e002      	b.n	402cde <dir_register+0xc2>
  402cd8:	2300      	movs	r3, #0
  402cda:	e000      	b.n	402cde <dir_register+0xc2>
  402cdc:	4613      	mov	r3, r2
  402cde:	18f9      	adds	r1, r7, r3
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  402ce0:	3301      	adds	r3, #1
  402ce2:	2a07      	cmp	r2, #7
  402ce4:	d805      	bhi.n	402cf2 <dir_register+0xd6>
  402ce6:	a808      	add	r0, sp, #32
  402ce8:	4410      	add	r0, r2
  402cea:	f810 0c14 	ldrb.w	r0, [r0, #-20]
  402cee:	3201      	adds	r2, #1
  402cf0:	e000      	b.n	402cf4 <dir_register+0xd8>
  402cf2:	4630      	mov	r0, r6
  402cf4:	f801 0b01 	strb.w	r0, [r1], #1
	} while (j < 8);
  402cf8:	2b07      	cmp	r3, #7
  402cfa:	d9f1      	bls.n	402ce0 <dir_register+0xc4>

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  402cfc:	4620      	mov	r0, r4
  402cfe:	47c0      	blx	r8
			if (res != FR_OK) break;
  402d00:	b928      	cbnz	r0, 402d0e <dir_register+0xf2>
	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
		for (n = 1; n < 100; n++) {
  402d02:	3501      	adds	r5, #1
  402d04:	b2ad      	uxth	r5, r5
  402d06:	2d64      	cmp	r5, #100	; 0x64
  402d08:	d1a9      	bne.n	402c5e <dir_register+0x42>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
			if (res != FR_OK) break;
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  402d0a:	2007      	movs	r0, #7
  402d0c:	e0dc      	b.n	402ec8 <dir_register+0x2ac>
  402d0e:	2d64      	cmp	r5, #100	; 0x64
  402d10:	f000 80c0 	beq.w	402e94 <dir_register+0x278>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
  402d14:	2804      	cmp	r0, #4
  402d16:	f040 80bf 	bne.w	402e98 <dir_register+0x27c>
		fn[NS] = sn[NS]; dj->lfn = lfn;
  402d1a:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402d1e:	72fb      	strb	r3, [r7, #11]
  402d20:	f8c4 a01c 	str.w	sl, [r4, #28]
	}

	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
  402d24:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402d28:	f013 0f02 	tst.w	r3, #2
  402d2c:	d014      	beq.n	402d58 <dir_register+0x13c>
		for (ne = 0; lfn[ne]; ne++) ;
  402d2e:	f8ba 3000 	ldrh.w	r3, [sl]
  402d32:	b13b      	cbz	r3, 402d44 <dir_register+0x128>
  402d34:	2300      	movs	r3, #0
  402d36:	3301      	adds	r3, #1
  402d38:	b29b      	uxth	r3, r3
  402d3a:	f83a 2013 	ldrh.w	r2, [sl, r3, lsl #1]
  402d3e:	2a00      	cmp	r2, #0
  402d40:	d1f9      	bne.n	402d36 <dir_register+0x11a>
  402d42:	e000      	b.n	402d46 <dir_register+0x12a>
  402d44:	2300      	movs	r3, #0
		ne = (ne + 25) / 13;
  402d46:	3319      	adds	r3, #25
  402d48:	4e62      	ldr	r6, [pc, #392]	; (402ed4 <dir_register+0x2b8>)
  402d4a:	fb86 2603 	smull	r2, r6, r6, r3
  402d4e:	17db      	asrs	r3, r3, #31
  402d50:	ebc3 06a6 	rsb	r6, r3, r6, asr #2
  402d54:	b2b6      	uxth	r6, r6
  402d56:	e000      	b.n	402d5a <dir_register+0x13e>
	} else {						/* Otherwise reserve only an SFN entry. */
		ne = 1;
  402d58:	2601      	movs	r6, #1
	}

	/* Reserve contiguous entries */
	res = dir_sdi(dj, 0);
  402d5a:	4620      	mov	r0, r4
  402d5c:	2100      	movs	r1, #0
  402d5e:	4b5e      	ldr	r3, [pc, #376]	; (402ed8 <dir_register+0x2bc>)
  402d60:	4798      	blx	r3
	if (res != FR_OK) return res;
  402d62:	2800      	cmp	r0, #0
  402d64:	f040 8099 	bne.w	402e9a <dir_register+0x27e>
  402d68:	f04f 0900 	mov.w	r9, #0
  402d6c:	464d      	mov	r5, r9
	n = is = 0;
	do {
		res = move_window(dj->fs, dj->sect);
  402d6e:	4f5b      	ldr	r7, [pc, #364]	; (402edc <dir_register+0x2c0>)
		c = *dj->dir;				/* Check the entry status */
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
			if (++n == ne) break;	/* A contiguous entry that required count is found */
		} else {
			n = 0;					/* Not a blank entry. Restart to search */
  402d70:	46ca      	mov	sl, r9
		}
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  402d72:	f8df 8174 	ldr.w	r8, [pc, #372]	; 402ee8 <dir_register+0x2cc>
	/* Reserve contiguous entries */
	res = dir_sdi(dj, 0);
	if (res != FR_OK) return res;
	n = is = 0;
	do {
		res = move_window(dj->fs, dj->sect);
  402d76:	6820      	ldr	r0, [r4, #0]
  402d78:	6921      	ldr	r1, [r4, #16]
  402d7a:	47b8      	blx	r7
		if (res != FR_OK) break;
  402d7c:	4603      	mov	r3, r0
  402d7e:	2800      	cmp	r0, #0
  402d80:	f040 80a1 	bne.w	402ec6 <dir_register+0x2aa>
		c = *dj->dir;				/* Check the entry status */
  402d84:	6963      	ldr	r3, [r4, #20]
  402d86:	781b      	ldrb	r3, [r3, #0]
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
  402d88:	2be5      	cmp	r3, #229	; 0xe5
  402d8a:	d000      	beq.n	402d8e <dir_register+0x172>
  402d8c:	b93b      	cbnz	r3, 402d9e <dir_register+0x182>
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
  402d8e:	b90d      	cbnz	r5, 402d94 <dir_register+0x178>
  402d90:	f8b4 9006 	ldrh.w	r9, [r4, #6]
			if (++n == ne) break;	/* A contiguous entry that required count is found */
  402d94:	3501      	adds	r5, #1
  402d96:	b2ad      	uxth	r5, r5
  402d98:	42b5      	cmp	r5, r6
  402d9a:	d101      	bne.n	402da0 <dir_register+0x184>
  402d9c:	e07e      	b.n	402e9c <dir_register+0x280>
		} else {
			n = 0;					/* Not a blank entry. Restart to search */
  402d9e:	4655      	mov	r5, sl
		}
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  402da0:	4620      	mov	r0, r4
  402da2:	2101      	movs	r1, #1
  402da4:	47c0      	blx	r8
	} while (res == FR_OK);
  402da6:	4603      	mov	r3, r0
  402da8:	2800      	cmp	r0, #0
  402daa:	d0e4      	beq.n	402d76 <dir_register+0x15a>
  402dac:	e08b      	b.n	402ec6 <dir_register+0x2aa>

	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
		res = dir_sdi(dj, is);
  402dae:	4620      	mov	r0, r4
  402db0:	4649      	mov	r1, r9
  402db2:	4b49      	ldr	r3, [pc, #292]	; (402ed8 <dir_register+0x2bc>)
  402db4:	4798      	blx	r3
		if (res == FR_OK) {
  402db6:	4603      	mov	r3, r0
  402db8:	2800      	cmp	r0, #0
  402dba:	d17a      	bne.n	402eb2 <dir_register+0x296>
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
  402dbc:	69a0      	ldr	r0, [r4, #24]
  402dbe:	4b48      	ldr	r3, [pc, #288]	; (402ee0 <dir_register+0x2c4>)
  402dc0:	4798      	blx	r3
  402dc2:	9001      	str	r0, [sp, #4]
			ne--;
  402dc4:	1e75      	subs	r5, r6, #1
  402dc6:	b2ad      	uxth	r5, r5
			do {					/* Store LFN entries in bottom first */
				res = move_window(dj->fs, dj->sect);
  402dc8:	4f44      	ldr	r7, [pc, #272]	; (402edc <dir_register+0x2c0>)
  402dca:	4b46      	ldr	r3, [pc, #280]	; (402ee4 <dir_register+0x2c8>)
  402dcc:	f103 060d 	add.w	r6, r3, #13
  402dd0:	6820      	ldr	r0, [r4, #0]
  402dd2:	6921      	ldr	r1, [r4, #16]
  402dd4:	47b8      	blx	r7
				if (res != FR_OK) break;
  402dd6:	4603      	mov	r3, r0
  402dd8:	2800      	cmp	r0, #0
  402dda:	d16a      	bne.n	402eb2 <dir_register+0x296>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
  402ddc:	f8d4 901c 	ldr.w	r9, [r4, #28]
  402de0:	6960      	ldr	r0, [r4, #20]
  402de2:	fa5f fb85 	uxtb.w	fp, r5
{
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
  402de6:	f89d 3004 	ldrb.w	r3, [sp, #4]
  402dea:	7343      	strb	r3, [r0, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
  402dec:	230f      	movs	r3, #15
  402dee:	72c3      	strb	r3, [r0, #11]
	dir[LDIR_Type] = 0;
  402df0:	2300      	movs	r3, #0
  402df2:	7303      	strb	r3, [r0, #12]
	ST_WORD(dir+LDIR_FstClusLO, 0);
  402df4:	7683      	strb	r3, [r0, #26]
  402df6:	76c3      	strb	r3, [r0, #27]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
  402df8:	f10b 32ff 	add.w	r2, fp, #4294967295
  402dfc:	eb02 0142 	add.w	r1, r2, r2, lsl #1
  402e00:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  402e04:	4a37      	ldr	r2, [pc, #220]	; (402ee4 <dir_register+0x2c8>)
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402e06:	f64f 7eff 	movw	lr, #65535	; 0xffff
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402e0a:	f04f 0aff 	mov.w	sl, #255	; 0xff
	ST_WORD(dir+LDIR_FstClusLO, 0);

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402e0e:	4573      	cmp	r3, lr
  402e10:	d047      	beq.n	402ea2 <dir_register+0x286>
  402e12:	f101 0c01 	add.w	ip, r1, #1
  402e16:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402e1a:	7811      	ldrb	r1, [r2, #0]
  402e1c:	5443      	strb	r3, [r0, r1]
  402e1e:	4401      	add	r1, r0
  402e20:	ea4f 2813 	mov.w	r8, r3, lsr #8
  402e24:	f881 8001 	strb.w	r8, [r1, #1]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  402e28:	b913      	cbnz	r3, 402e30 <dir_register+0x214>
	ST_WORD(dir+LDIR_FstClusLO, 0);

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402e2a:	4661      	mov	r1, ip
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  402e2c:	4673      	mov	r3, lr
  402e2e:	e000      	b.n	402e32 <dir_register+0x216>
	ST_WORD(dir+LDIR_FstClusLO, 0);

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402e30:	4661      	mov	r1, ip
  402e32:	3201      	adds	r2, #1
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
	} while (++s < 13);
  402e34:	42b2      	cmp	r2, r6
  402e36:	d1ea      	bne.n	402e0e <dir_register+0x1f2>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
  402e38:	f64f 72ff 	movw	r2, #65535	; 0xffff
  402e3c:	4293      	cmp	r3, r2
  402e3e:	d002      	beq.n	402e46 <dir_register+0x22a>
  402e40:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
  402e44:	b90b      	cbnz	r3, 402e4a <dir_register+0x22e>
  402e46:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
  402e4a:	f880 b000 	strb.w	fp, [r0]
			ne--;
			do {					/* Store LFN entries in bottom first */
				res = move_window(dj->fs, dj->sect);
				if (res != FR_OK) break;
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
				dj->fs->wflag = 1;
  402e4e:	6823      	ldr	r3, [r4, #0]
  402e50:	2201      	movs	r2, #1
  402e52:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
  402e54:	4620      	mov	r0, r4
  402e56:	2100      	movs	r1, #0
  402e58:	4b23      	ldr	r3, [pc, #140]	; (402ee8 <dir_register+0x2cc>)
  402e5a:	4798      	blx	r3
			} while (res == FR_OK && --ne);
  402e5c:	4603      	mov	r3, r0
  402e5e:	bb40      	cbnz	r0, 402eb2 <dir_register+0x296>
  402e60:	3d01      	subs	r5, #1
  402e62:	b2ad      	uxth	r5, r5
  402e64:	2d00      	cmp	r5, #0
  402e66:	d1b3      	bne.n	402dd0 <dir_register+0x1b4>
  402e68:	e025      	b.n	402eb6 <dir_register+0x29a>
#endif

	if (res == FR_OK) {		/* Initialize the SFN entry */
		res = move_window(dj->fs, dj->sect);
		if (res == FR_OK) {
			dir = dj->dir;
  402e6a:	6966      	ldr	r6, [r4, #20]
			mem_set(dir, 0, SZ_DIR);	/* Clean the entry */
  402e6c:	4630      	mov	r0, r6
  402e6e:	2100      	movs	r1, #0
  402e70:	2220      	movs	r2, #32
  402e72:	4b1e      	ldr	r3, [pc, #120]	; (402eec <dir_register+0x2d0>)
  402e74:	4798      	blx	r3
			mem_cpy(dir, dj->fn, 11);	/* Put SFN */
  402e76:	4630      	mov	r0, r6
  402e78:	69a1      	ldr	r1, [r4, #24]
  402e7a:	220b      	movs	r2, #11
  402e7c:	4b14      	ldr	r3, [pc, #80]	; (402ed0 <dir_register+0x2b4>)
  402e7e:	4798      	blx	r3
#if _USE_LFN
			dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
  402e80:	69a3      	ldr	r3, [r4, #24]
  402e82:	7adb      	ldrb	r3, [r3, #11]
  402e84:	f003 0318 	and.w	r3, r3, #24
  402e88:	7333      	strb	r3, [r6, #12]
#endif
			dj->fs->wflag = 1;
  402e8a:	6823      	ldr	r3, [r4, #0]
  402e8c:	2201      	movs	r2, #1
  402e8e:	711a      	strb	r2, [r3, #4]
		} while (res == FR_OK);
	}
#endif

	if (res == FR_OK) {		/* Initialize the SFN entry */
		res = move_window(dj->fs, dj->sect);
  402e90:	4628      	mov	r0, r5
  402e92:	e019      	b.n	402ec8 <dir_register+0x2ac>
		for (n = 1; n < 100; n++) {
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
			if (res != FR_OK) break;
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  402e94:	2007      	movs	r0, #7
  402e96:	e017      	b.n	402ec8 <dir_register+0x2ac>
  402e98:	e016      	b.n	402ec8 <dir_register+0x2ac>
  402e9a:	e015      	b.n	402ec8 <dir_register+0x2ac>
			n = 0;					/* Not a blank entry. Restart to search */
		}
		res = dir_next(dj, 1);		/* Next entry with table stretch */
	} while (res == FR_OK);

	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
  402e9c:	2e01      	cmp	r6, #1
  402e9e:	d886      	bhi.n	402dae <dir_register+0x192>
  402ea0:	e009      	b.n	402eb6 <dir_register+0x29a>

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
	s = wc = 0;
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402ea2:	f892 c000 	ldrb.w	ip, [r2]
  402ea6:	f800 a00c 	strb.w	sl, [r0, ip]
  402eaa:	4484      	add	ip, r0
  402eac:	f88c a001 	strb.w	sl, [ip, #1]
  402eb0:	e7bf      	b.n	402e32 <dir_register+0x216>
		} while (res == FR_OK);
	}
#endif

	if (res == FR_OK) {		/* Initialize the SFN entry */
		res = move_window(dj->fs, dj->sect);
  402eb2:	4618      	mov	r0, r3
  402eb4:	e008      	b.n	402ec8 <dir_register+0x2ac>
  402eb6:	6820      	ldr	r0, [r4, #0]
  402eb8:	6921      	ldr	r1, [r4, #16]
  402eba:	4b08      	ldr	r3, [pc, #32]	; (402edc <dir_register+0x2c0>)
  402ebc:	4798      	blx	r3
		if (res == FR_OK) {
  402ebe:	4605      	mov	r5, r0
  402ec0:	2800      	cmp	r0, #0
  402ec2:	d0d2      	beq.n	402e6a <dir_register+0x24e>
  402ec4:	e000      	b.n	402ec8 <dir_register+0x2ac>
		ne = 1;
	}

	/* Reserve contiguous entries */
	res = dir_sdi(dj, 0);
	if (res != FR_OK) return res;
  402ec6:	4618      	mov	r0, r3
			dj->fs->wflag = 1;
		}
	}

	return res;
}
  402ec8:	b009      	add	sp, #36	; 0x24
  402eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ece:	bf00      	nop
  402ed0:	00401fcd 	.word	0x00401fcd
  402ed4:	4ec4ec4f 	.word	0x4ec4ec4f
  402ed8:	004025fd 	.word	0x004025fd
  402edc:	0040247d 	.word	0x0040247d
  402ee0:	00402009 	.word	0x00402009
  402ee4:	0040a7b8 	.word	0x0040a7b8
  402ee8:	0040292d 	.word	0x0040292d
  402eec:	00401fe1 	.word	0x00401fe1
  402ef0:	00402a6d 	.word	0x00402a6d

00402ef4 <sync>:
#if !_FS_READONLY
static
FRESULT sync (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS *fs	/* File system object */
)
{
  402ef4:	b570      	push	{r4, r5, r6, lr}
  402ef6:	4604      	mov	r4, r0
	FRESULT res;


	res = move_window(fs, 0);
  402ef8:	2100      	movs	r1, #0
  402efa:	4b2d      	ldr	r3, [pc, #180]	; (402fb0 <sync+0xbc>)
  402efc:	4798      	blx	r3
	if (res == FR_OK) {
  402efe:	4603      	mov	r3, r0
  402f00:	2800      	cmp	r0, #0
  402f02:	d152      	bne.n	402faa <sync+0xb6>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  402f04:	7823      	ldrb	r3, [r4, #0]
  402f06:	2b03      	cmp	r3, #3
  402f08:	d147      	bne.n	402f9a <sync+0xa6>
  402f0a:	7963      	ldrb	r3, [r4, #5]
  402f0c:	2b00      	cmp	r3, #0
  402f0e:	d044      	beq.n	402f9a <sync+0xa6>
			fs->winsect = 0;
  402f10:	2500      	movs	r5, #0
  402f12:	6325      	str	r5, [r4, #48]	; 0x30
			/* Create FSInfo structure */
			mem_set(fs->win, 0, 512);
  402f14:	f104 0634 	add.w	r6, r4, #52	; 0x34
  402f18:	4630      	mov	r0, r6
  402f1a:	4629      	mov	r1, r5
  402f1c:	f44f 7200 	mov.w	r2, #512	; 0x200
  402f20:	4b24      	ldr	r3, [pc, #144]	; (402fb4 <sync+0xc0>)
  402f22:	4798      	blx	r3
			ST_WORD(fs->win+BS_55AA, 0xAA55);
  402f24:	2355      	movs	r3, #85	; 0x55
  402f26:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
  402f2a:	23aa      	movs	r3, #170	; 0xaa
  402f2c:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
  402f30:	2352      	movs	r3, #82	; 0x52
  402f32:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  402f36:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  402f3a:	2361      	movs	r3, #97	; 0x61
  402f3c:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  402f40:	2241      	movs	r2, #65	; 0x41
  402f42:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
  402f46:	2172      	movs	r1, #114	; 0x72
  402f48:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
  402f4c:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
  402f50:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
  402f54:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
  402f58:	6923      	ldr	r3, [r4, #16]
  402f5a:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
  402f5e:	f3c3 2207 	ubfx	r2, r3, #8, #8
  402f62:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
  402f66:	0c1a      	lsrs	r2, r3, #16
  402f68:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  402f6c:	0e1b      	lsrs	r3, r3, #24
  402f6e:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
  402f72:	68e3      	ldr	r3, [r4, #12]
  402f74:	f884 3220 	strb.w	r3, [r4, #544]	; 0x220
  402f78:	f3c3 2207 	ubfx	r2, r3, #8, #8
  402f7c:	f884 2221 	strb.w	r2, [r4, #545]	; 0x221
  402f80:	0c1a      	lsrs	r2, r3, #16
  402f82:	f884 2222 	strb.w	r2, [r4, #546]	; 0x222
  402f86:	0e1b      	lsrs	r3, r3, #24
  402f88:	f884 3223 	strb.w	r3, [r4, #547]	; 0x223
			/* Write it into the FSInfo sector */
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
  402f8c:	7860      	ldrb	r0, [r4, #1]
  402f8e:	4631      	mov	r1, r6
  402f90:	6962      	ldr	r2, [r4, #20]
  402f92:	2301      	movs	r3, #1
  402f94:	4e08      	ldr	r6, [pc, #32]	; (402fb8 <sync+0xc4>)
  402f96:	47b0      	blx	r6
			fs->fsi_flag = 0;
  402f98:	7165      	strb	r5, [r4, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
  402f9a:	7860      	ldrb	r0, [r4, #1]
  402f9c:	2100      	movs	r1, #0
  402f9e:	460a      	mov	r2, r1
  402fa0:	4b06      	ldr	r3, [pc, #24]	; (402fbc <sync+0xc8>)
  402fa2:	4798      	blx	r3
)
{
	FRESULT res;


	res = move_window(fs, 0);
  402fa4:	1c03      	adds	r3, r0, #0
  402fa6:	bf18      	it	ne
  402fa8:	2301      	movne	r3, #1
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
			res = FR_DISK_ERR;
	}

	return res;
}
  402faa:	4618      	mov	r0, r3
  402fac:	bd70      	pop	{r4, r5, r6, pc}
  402fae:	bf00      	nop
  402fb0:	0040247d 	.word	0x0040247d
  402fb4:	00401fe1 	.word	0x00401fe1
  402fb8:	00401e99 	.word	0x00401e99
  402fbc:	00401f0d 	.word	0x00401f0d

00402fc0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR *dj,			/* Directory object to return last directory and found object */
	const TCHAR *path	/* Full-path string to find a file or directory */
)
{
  402fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fc4:	b083      	sub	sp, #12
  402fc6:	4682      	mov	sl, r0
  402fc8:	4689      	mov	r9, r1
		path++;	dj->sclust = 0;		/* Strip it and start from the root dir */
	} else {							/* No heading separator */
		dj->sclust = dj->fs->cdir;	/* Start from the current dir */
	}
#else
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
  402fca:	780b      	ldrb	r3, [r1, #0]
  402fcc:	2b2f      	cmp	r3, #47	; 0x2f
  402fce:	d001      	beq.n	402fd4 <follow_path+0x14>
  402fd0:	2b5c      	cmp	r3, #92	; 0x5c
  402fd2:	d101      	bne.n	402fd8 <follow_path+0x18>
		path++;
  402fd4:	f109 0901 	add.w	r9, r9, #1
	dj->sclust = 0;						/* Start from the root dir */
  402fd8:	2300      	movs	r3, #0
  402fda:	f8ca 3008 	str.w	r3, [sl, #8]
#endif

	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
  402fde:	f899 3000 	ldrb.w	r3, [r9]
  402fe2:	2b1f      	cmp	r3, #31
  402fe4:	d808      	bhi.n	402ff8 <follow_path+0x38>
		res = dir_sdi(dj, 0);
  402fe6:	4650      	mov	r0, sl
  402fe8:	2100      	movs	r1, #0
  402fea:	4bb9      	ldr	r3, [pc, #740]	; (4032d0 <follow_path+0x310>)
  402fec:	4798      	blx	r3
  402fee:	4603      	mov	r3, r0
		dj->dir = 0;
  402ff0:	2200      	movs	r2, #0
  402ff2:	f8ca 2014 	str.w	r2, [sl, #20]
  402ff6:	e166      	b.n	4032c6 <follow_path+0x306>
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402ff8:	f8df b2ec 	ldr.w	fp, [pc, #748]	; 4032e8 <follow_path+0x328>
  402ffc:	46c8      	mov	r8, r9
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
  402ffe:	f819 3b01 	ldrb.w	r3, [r9], #1
  403002:	2b2f      	cmp	r3, #47	; 0x2f
  403004:	d0fa      	beq.n	402ffc <follow_path+0x3c>
  403006:	2b5c      	cmp	r3, #92	; 0x5c
  403008:	d0f8      	beq.n	402ffc <follow_path+0x3c>
	lfn = dj->lfn;
  40300a:	f8da 501c 	ldr.w	r5, [sl, #28]
	si = di = 0;
	for (;;) {
		w = p[si++];					/* Get a character */
  40300e:	f898 0000 	ldrb.w	r0, [r8]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  403012:	281f      	cmp	r0, #31
  403014:	f240 812e 	bls.w	403274 <follow_path+0x2b4>
  403018:	282f      	cmp	r0, #47	; 0x2f
  40301a:	f000 8131 	beq.w	403280 <follow_path+0x2c0>
  40301e:	285c      	cmp	r0, #92	; 0x5c
  403020:	f000 8131 	beq.w	403286 <follow_path+0x2c6>
  403024:	1eaf      	subs	r7, r5, #2
  403026:	4646      	mov	r6, r8
  403028:	2401      	movs	r4, #1
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  40302a:	46a1      	mov	r9, r4
  40302c:	e00a      	b.n	403044 <follow_path+0x84>
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
	for (;;) {
		w = p[si++];					/* Get a character */
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  40302e:	282f      	cmp	r0, #47	; 0x2f
  403030:	f000 812b 	beq.w	40328a <follow_path+0x2ca>
  403034:	285c      	cmp	r0, #92	; 0x5c
  403036:	f000 8128 	beq.w	40328a <follow_path+0x2ca>
		if (di >= _MAX_LFN)				/* Reject too long name */
  40303a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  40303e:	f000 8138 	beq.w	4032b2 <follow_path+0x2f2>
	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
	for (;;) {
		w = p[si++];					/* Get a character */
  403042:	461c      	mov	r4, r3
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  403044:	4649      	mov	r1, r9
  403046:	47d8      	blx	fp
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
  403048:	4601      	mov	r1, r0
  40304a:	2800      	cmp	r0, #0
  40304c:	f000 8131 	beq.w	4032b2 <follow_path+0x2f2>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  403050:	287f      	cmp	r0, #127	; 0x7f
  403052:	d809      	bhi.n	403068 <follow_path+0xa8>
}

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
	while (*str && *str != chr) str++;
  403054:	2922      	cmp	r1, #34	; 0x22
  403056:	f000 80e9 	beq.w	40322c <follow_path+0x26c>
  40305a:	4a9e      	ldr	r2, [pc, #632]	; (4032d4 <follow_path+0x314>)
  40305c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  403060:	b113      	cbz	r3, 403068 <follow_path+0xa8>
  403062:	4298      	cmp	r0, r3
  403064:	d1fa      	bne.n	40305c <follow_path+0x9c>
  403066:	e0e1      	b.n	40322c <follow_path+0x26c>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
			return FR_INVALID_NAME;
		lfn[di++] = w;					/* Store the Unicode char */
  403068:	f827 1f02 	strh.w	r1, [r7, #2]!
	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
	for (;;) {
		w = p[si++];					/* Get a character */
  40306c:	1c63      	adds	r3, r4, #1
  40306e:	f816 0f01 	ldrb.w	r0, [r6, #1]!
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  403072:	281f      	cmp	r0, #31
  403074:	d8db      	bhi.n	40302e <follow_path+0x6e>
  403076:	e0ff      	b.n	403278 <follow_path+0x2b8>
			dj->fn[i] = (i < di) ? '.' : ' ';
		dj->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
  403078:	2c00      	cmp	r4, #0
  40307a:	f000 80d7 	beq.w	40322c <follow_path+0x26c>
  40307e:	eb05 0244 	add.w	r2, r5, r4, lsl #1
		w = lfn[di-1];
  403082:	f832 3d02 	ldrh.w	r3, [r2, #-2]!
		if (w != ' ' && w != '.') break;
  403086:	2b20      	cmp	r3, #32
  403088:	d001      	beq.n	40308e <follow_path+0xce>
  40308a:	2b2e      	cmp	r3, #46	; 0x2e
  40308c:	d102      	bne.n	403094 <follow_path+0xd4>
			dj->fn[i] = (i < di) ? '.' : ' ';
		dj->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
  40308e:	3c01      	subs	r4, #1
  403090:	d1f7      	bne.n	403082 <follow_path+0xc2>
  403092:	e0cb      	b.n	40322c <follow_path+0x26c>
		w = lfn[di-1];
		if (w != ' ' && w != '.') break;
		di--;
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
  403094:	2c00      	cmp	r4, #0
  403096:	f000 810c 	beq.w	4032b2 <follow_path+0x2f2>

	lfn[di] = 0;						/* LFN is created */
  40309a:	0067      	lsls	r7, r4, #1
  40309c:	f04f 0800 	mov.w	r8, #0
  4030a0:	f825 8014 	strh.w	r8, [r5, r4, lsl #1]

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
  4030a4:	f8da 0018 	ldr.w	r0, [sl, #24]
  4030a8:	2120      	movs	r1, #32
  4030aa:	220b      	movs	r2, #11
  4030ac:	4b8a      	ldr	r3, [pc, #552]	; (4032d8 <follow_path+0x318>)
  4030ae:	4798      	blx	r3
  4030b0:	1ea9      	subs	r1, r5, #2
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  4030b2:	4643      	mov	r3, r8
  4030b4:	e000      	b.n	4030b8 <follow_path+0xf8>
  4030b6:	3301      	adds	r3, #1
  4030b8:	f831 2f02 	ldrh.w	r2, [r1, #2]!
  4030bc:	2a20      	cmp	r2, #32
  4030be:	d0fa      	beq.n	4030b6 <follow_path+0xf6>
  4030c0:	2a2e      	cmp	r2, #46	; 0x2e
  4030c2:	d0f8      	beq.n	4030b6 <follow_path+0xf6>
	if (si) cf |= NS_LOSS | NS_LFN;
  4030c4:	2b00      	cmp	r3, #0
  4030c6:	f000 80e4 	beq.w	403292 <follow_path+0x2d2>
  4030ca:	f046 0603 	orr.w	r6, r6, #3
  4030ce:	e0e0      	b.n	403292 <follow_path+0x2d2>
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  4030d0:	3c01      	subs	r4, #1
  4030d2:	d105      	bne.n	4030e0 <follow_path+0x120>

	b = i = 0; ni = 8;
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  4030d4:	f04f 0808 	mov.w	r8, #8
  4030d8:	2200      	movs	r2, #0
  4030da:	9201      	str	r2, [sp, #4]
  4030dc:	9200      	str	r2, [sp, #0]
  4030de:	e004      	b.n	4030ea <follow_path+0x12a>

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
	if (si) cf |= NS_LOSS | NS_LFN;
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  4030e0:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
  4030e4:	292e      	cmp	r1, #46	; 0x2e
  4030e6:	d1f3      	bne.n	4030d0 <follow_path+0x110>
  4030e8:	e7f4      	b.n	4030d4 <follow_path+0x114>

	b = i = 0; ni = 8;
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  4030ea:	1c5f      	adds	r7, r3, #1
  4030ec:	f835 0013 	ldrh.w	r0, [r5, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
  4030f0:	2800      	cmp	r0, #0
  4030f2:	d063      	beq.n	4031bc <follow_path+0x1fc>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
  4030f4:	2820      	cmp	r0, #32
  4030f6:	d004      	beq.n	403102 <follow_path+0x142>
  4030f8:	282e      	cmp	r0, #46	; 0x2e
  4030fa:	d106      	bne.n	40310a <follow_path+0x14a>
  4030fc:	42bc      	cmp	r4, r7
  4030fe:	f000 80da 	beq.w	4032b6 <follow_path+0x2f6>
			cf |= NS_LOSS | NS_LFN; continue;
  403102:	f046 0603 	orr.w	r6, r6, #3
	if (si) cf |= NS_LOSS | NS_LFN;
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */

	b = i = 0; ni = 8;
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  403106:	463b      	mov	r3, r7
  403108:	e7ef      	b.n	4030ea <follow_path+0x12a>
		if (!w) break;					/* Break on end of the LFN */
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
			cf |= NS_LOSS | NS_LFN; continue;
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
  40310a:	9b01      	ldr	r3, [sp, #4]
  40310c:	4543      	cmp	r3, r8
  40310e:	d202      	bcs.n	403116 <follow_path+0x156>
  403110:	42bc      	cmp	r4, r7
  403112:	d11b      	bne.n	40314c <follow_path+0x18c>
  403114:	e0cf      	b.n	4032b6 <follow_path+0x2f6>
			if (ni == 11) {				/* Long extension */
  403116:	f1b8 0f0b 	cmp.w	r8, #11
  40311a:	d107      	bne.n	40312c <follow_path+0x16c>
				cf |= NS_LOSS | NS_LFN; break;
  40311c:	f046 0603 	orr.w	r6, r6, #3
			}
		}
		dj->fn[i++] = (BYTE)w;
	}

	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  403120:	f8da 3018 	ldr.w	r3, [sl, #24]
  403124:	781a      	ldrb	r2, [r3, #0]
  403126:	2ae5      	cmp	r2, #229	; 0xe5
  403128:	d15b      	bne.n	4031e2 <follow_path+0x222>
  40312a:	e04d      	b.n	4031c8 <follow_path+0x208>

		if (i >= ni || si == di) {		/* Extension or end of SFN */
			if (ni == 11) {				/* Long extension */
				cf |= NS_LOSS | NS_LFN; break;
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
  40312c:	42bc      	cmp	r4, r7
  40312e:	d003      	beq.n	403138 <follow_path+0x178>
  403130:	f046 0603 	orr.w	r6, r6, #3
			if (si > di) break;			/* No extension */
  403134:	42a7      	cmp	r7, r4
  403136:	d841      	bhi.n	4031bc <follow_path+0x1fc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
			b <<= 2; continue;
  403138:	9b00      	ldr	r3, [sp, #0]
  40313a:	009b      	lsls	r3, r3, #2
  40313c:	b2db      	uxtb	r3, r3
  40313e:	9300      	str	r3, [sp, #0]
  403140:	4623      	mov	r3, r4
			if (ni == 11) {				/* Long extension */
				cf |= NS_LOSS | NS_LFN; break;
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
			if (si > di) break;			/* No extension */
			si = di; i = 8; ni = 11;	/* Enter extension section */
  403142:	f04f 080b 	mov.w	r8, #11
  403146:	2208      	movs	r2, #8
  403148:	9201      	str	r2, [sp, #4]
  40314a:	e7ce      	b.n	4030ea <follow_path+0x12a>
			b <<= 2; continue;
		}

		if (w >= 0x80) {				/* Non ASCII char */
  40314c:	287f      	cmp	r0, #127	; 0x7f
  40314e:	f240 80a7 	bls.w	4032a0 <follow_path+0x2e0>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
  403152:	2100      	movs	r1, #0
  403154:	47d8      	blx	fp
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
  403156:	4603      	mov	r3, r0
  403158:	2800      	cmp	r0, #0
  40315a:	f000 80b1 	beq.w	4032c0 <follow_path+0x300>
  40315e:	4a5f      	ldr	r2, [pc, #380]	; (4032dc <follow_path+0x31c>)
  403160:	4413      	add	r3, r2
  403162:	f813 1c80 	ldrb.w	r1, [r3, #-128]
  403166:	b288      	uxth	r0, r1
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
  403168:	f046 0602 	orr.w	r6, r6, #2
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  40316c:	b148      	cbz	r0, 403182 <follow_path+0x1c2>
}

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
	while (*str && *str != chr) str++;
  40316e:	292b      	cmp	r1, #43	; 0x2b
  403170:	d007      	beq.n	403182 <follow_path+0x1c2>
  403172:	4a5b      	ldr	r2, [pc, #364]	; (4032e0 <follow_path+0x320>)
  403174:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  403178:	2b00      	cmp	r3, #0
  40317a:	f000 8093 	beq.w	4032a4 <follow_path+0x2e4>
  40317e:	4299      	cmp	r1, r3
  403180:	d1f8      	bne.n	403174 <follow_path+0x1b4>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
  403182:	f046 0603 	orr.w	r6, r6, #3
  403186:	205f      	movs	r0, #95	; 0x5f
  403188:	e00f      	b.n	4031aa <follow_path+0x1ea>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
					b |= 2;
  40318a:	9b00      	ldr	r3, [sp, #0]
  40318c:	f043 0302 	orr.w	r3, r3, #2
  403190:	9300      	str	r3, [sp, #0]
  403192:	e00a      	b.n	4031aa <follow_path+0x1ea>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
  403194:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
  403198:	b29b      	uxth	r3, r3
  40319a:	2b19      	cmp	r3, #25
  40319c:	d805      	bhi.n	4031aa <follow_path+0x1ea>
						b |= 1; w -= 0x20;
  40319e:	9b00      	ldr	r3, [sp, #0]
  4031a0:	f043 0301 	orr.w	r3, r3, #1
  4031a4:	9300      	str	r3, [sp, #0]
  4031a6:	3820      	subs	r0, #32
  4031a8:	b280      	uxth	r0, r0
					}
				}
			}
		}
		dj->fn[i++] = (BYTE)w;
  4031aa:	f8da 3018 	ldr.w	r3, [sl, #24]
  4031ae:	9901      	ldr	r1, [sp, #4]
  4031b0:	460a      	mov	r2, r1
  4031b2:	5458      	strb	r0, [r3, r1]
	if (si) cf |= NS_LOSS | NS_LFN;
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */

	b = i = 0; ni = 8;
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  4031b4:	463b      	mov	r3, r7
						b |= 1; w -= 0x20;
					}
				}
			}
		}
		dj->fn[i++] = (BYTE)w;
  4031b6:	3201      	adds	r2, #1
  4031b8:	9201      	str	r2, [sp, #4]
  4031ba:	e796      	b.n	4030ea <follow_path+0x12a>
	}

	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  4031bc:	f8da 3018 	ldr.w	r3, [sl, #24]
  4031c0:	781a      	ldrb	r2, [r3, #0]
  4031c2:	2ae5      	cmp	r2, #229	; 0xe5
  4031c4:	d106      	bne.n	4031d4 <follow_path+0x214>
  4031c6:	e001      	b.n	4031cc <follow_path+0x20c>
  4031c8:	f04f 080b 	mov.w	r8, #11
  4031cc:	2205      	movs	r2, #5
  4031ce:	701a      	strb	r2, [r3, #0]
  4031d0:	9b00      	ldr	r3, [sp, #0]
  4031d2:	e000      	b.n	4031d6 <follow_path+0x216>
  4031d4:	9b00      	ldr	r3, [sp, #0]

	if (ni == 8) b <<= 2;
  4031d6:	f1b8 0f08 	cmp.w	r8, #8
  4031da:	d102      	bne.n	4031e2 <follow_path+0x222>
  4031dc:	009b      	lsls	r3, r3, #2
  4031de:	b2db      	uxtb	r3, r3
  4031e0:	9300      	str	r3, [sp, #0]
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
  4031e2:	9a00      	ldr	r2, [sp, #0]
  4031e4:	f002 030c 	and.w	r3, r2, #12
  4031e8:	2b0c      	cmp	r3, #12
  4031ea:	d003      	beq.n	4031f4 <follow_path+0x234>
  4031ec:	f002 0203 	and.w	r2, r2, #3
  4031f0:	2a03      	cmp	r2, #3
  4031f2:	d101      	bne.n	4031f8 <follow_path+0x238>
		cf |= NS_LFN;
  4031f4:	f046 0602 	orr.w	r6, r6, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
  4031f8:	f016 0f02 	tst.w	r6, #2
  4031fc:	d10a      	bne.n	403214 <follow_path+0x254>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
  4031fe:	9a00      	ldr	r2, [sp, #0]
  403200:	f002 0203 	and.w	r2, r2, #3
  403204:	2a01      	cmp	r2, #1
  403206:	bf08      	it	eq
  403208:	f046 0610 	orreq.w	r6, r6, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
  40320c:	2b04      	cmp	r3, #4
  40320e:	bf08      	it	eq
  403210:	f046 0608 	orreq.w	r6, r6, #8
	}

	dj->fn[NS] = cf;	/* SFN is created */
  403214:	f8da 3018 	ldr.w	r3, [sl, #24]
  403218:	72de      	strb	r6, [r3, #11]

	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
			if (res != FR_OK) break;
			res = dir_find(dj);				/* Find it */
  40321a:	4650      	mov	r0, sl
  40321c:	4b31      	ldr	r3, [pc, #196]	; (4032e4 <follow_path+0x324>)
  40321e:	4798      	blx	r3
			ns = *(dj->fn+NS);
  403220:	f8da 3018 	ldr.w	r3, [sl, #24]
  403224:	7ada      	ldrb	r2, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
  403226:	4603      	mov	r3, r0
  403228:	b160      	cbz	r0, 403244 <follow_path+0x284>
  40322a:	e001      	b.n	403230 <follow_path+0x270>
  40322c:	2306      	movs	r3, #6
  40322e:	e04a      	b.n	4032c6 <follow_path+0x306>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
  403230:	2804      	cmp	r0, #4
  403232:	d148      	bne.n	4032c6 <follow_path+0x306>
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  403234:	f002 0304 	and.w	r3, r2, #4
  403238:	b2db      	uxtb	r3, r3
  40323a:	2b00      	cmp	r3, #0
  40323c:	bf14      	ite	ne
  40323e:	4603      	movne	r3, r0
  403240:	2305      	moveq	r3, #5
  403242:	e040      	b.n	4032c6 <follow_path+0x306>
				}
				break;
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
  403244:	f012 0f04 	tst.w	r2, #4
  403248:	d13d      	bne.n	4032c6 <follow_path+0x306>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
  40324a:	f8da 2014 	ldr.w	r2, [sl, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
  40324e:	7ad3      	ldrb	r3, [r2, #11]
  403250:	f013 0f10 	tst.w	r3, #16
  403254:	d00c      	beq.n	403270 <follow_path+0x2b0>
				res = FR_NO_PATH; break;
			}
			dj->sclust = LD_CLUST(dir);
  403256:	7d51      	ldrb	r1, [r2, #21]
  403258:	7d13      	ldrb	r3, [r2, #20]
  40325a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  40325e:	7ed3      	ldrb	r3, [r2, #27]
  403260:	7e92      	ldrb	r2, [r2, #26]
  403262:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  403266:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40326a:	f8ca 3008 	str.w	r3, [sl, #8]
		}
  40326e:	e6c5      	b.n	402ffc <follow_path+0x3c>
				break;
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
				res = FR_NO_PATH; break;
  403270:	2305      	movs	r3, #5
  403272:	e028      	b.n	4032c6 <follow_path+0x306>
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
  403274:	2400      	movs	r4, #0
	for (;;) {
		w = p[si++];					/* Get a character */
  403276:	2301      	movs	r3, #1
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
			return FR_INVALID_NAME;
		lfn[di++] = w;					/* Store the Unicode char */
	}
	*path = &p[si];						/* Return pointer to the next segment */
  403278:	eb08 0903 	add.w	r9, r8, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  40327c:	2604      	movs	r6, #4
  40327e:	e6fb      	b.n	403078 <follow_path+0xb8>
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
  403280:	2400      	movs	r4, #0
	for (;;) {
		w = p[si++];					/* Get a character */
  403282:	2301      	movs	r3, #1
  403284:	e001      	b.n	40328a <follow_path+0x2ca>
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	lfn = dj->lfn;
	si = di = 0;
  403286:	2400      	movs	r4, #0
	for (;;) {
		w = p[si++];					/* Get a character */
  403288:	2301      	movs	r3, #1
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
			return FR_INVALID_NAME;
		lfn[di++] = w;					/* Store the Unicode char */
	}
	*path = &p[si];						/* Return pointer to the next segment */
  40328a:	eb08 0903 	add.w	r9, r8, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  40328e:	2600      	movs	r6, #0
  403290:	e6f2      	b.n	403078 <follow_path+0xb8>

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
	if (si) cf |= NS_LOSS | NS_LFN;
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  403292:	3f02      	subs	r7, #2
  403294:	19ea      	adds	r2, r5, r7
  403296:	5be9      	ldrh	r1, [r5, r7]
  403298:	292e      	cmp	r1, #46	; 0x2e
  40329a:	f43f af1b 	beq.w	4030d4 <follow_path+0x114>
  40329e:	e717      	b.n	4030d0 <follow_path+0x110>
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  4032a0:	4601      	mov	r1, r0
  4032a2:	e764      	b.n	40316e <follow_path+0x1ae>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
  4032a4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
  4032a8:	b29b      	uxth	r3, r3
  4032aa:	2b19      	cmp	r3, #25
  4032ac:	f67f af6d 	bls.w	40318a <follow_path+0x1ca>
  4032b0:	e770      	b.n	403194 <follow_path+0x1d4>
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  4032b2:	2306      	movs	r3, #6
  4032b4:	e007      	b.n	4032c6 <follow_path+0x306>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
			cf |= NS_LOSS | NS_LFN; continue;
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
			if (ni == 11) {				/* Long extension */
  4032b6:	f1b8 0f0b 	cmp.w	r8, #11
  4032ba:	f47f af3d 	bne.w	403138 <follow_path+0x178>
  4032be:	e72d      	b.n	40311c <follow_path+0x15c>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
  4032c0:	f046 0602 	orr.w	r6, r6, #2
  4032c4:	e75d      	b.n	403182 <follow_path+0x1c2>
			dj->sclust = LD_CLUST(dir);
		}
	}

	return res;
}
  4032c6:	4618      	mov	r0, r3
  4032c8:	b003      	add	sp, #12
  4032ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032ce:	bf00      	nop
  4032d0:	004025fd 	.word	0x004025fd
  4032d4:	0040a770 	.word	0x0040a770
  4032d8:	00401fe1 	.word	0x00401fe1
  4032dc:	0040a7c8 	.word	0x0040a7c8
  4032e0:	0040a77c 	.word	0x0040a77c
  4032e4:	00402a6d 	.word	0x00402a6d
  4032e8:	004036f5 	.word	0x004036f5

004032ec <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
  4032ec:	2807      	cmp	r0, #7
  4032ee:	d80d      	bhi.n	40330c <f_mount+0x20>
		return FR_INVALID_DRIVE;
	rfs = FatFs[vol];			/* Get current fs object */
  4032f0:	4b07      	ldr	r3, [pc, #28]	; (403310 <f_mount+0x24>)
  4032f2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]

	if (rfs) {
  4032f6:	b10b      	cbz	r3, 4032fc <f_mount+0x10>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
  4032f8:	2200      	movs	r2, #0
  4032fa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
  4032fc:	b109      	cbz	r1, 403302 <f_mount+0x16>
		fs->fs_type = 0;		/* Clear new fs object */
  4032fe:	2300      	movs	r3, #0
  403300:	700b      	strb	r3, [r1, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
  403302:	4b03      	ldr	r3, [pc, #12]	; (403310 <f_mount+0x24>)
  403304:	f843 1020 	str.w	r1, [r3, r0, lsl #2]

	return FR_OK;
  403308:	2000      	movs	r0, #0
  40330a:	4770      	bx	lr
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
		return FR_INVALID_DRIVE;
  40330c:	200b      	movs	r0, #11
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
  40330e:	4770      	bx	lr
  403310:	20000984 	.word	0x20000984

00403314 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
  403314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403318:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
  40331c:	4605      	mov	r5, r0
  40331e:	9101      	str	r1, [sp, #4]
  403320:	4616      	mov	r6, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	fp->fs = 0;			/* Clear file object */
  403322:	2300      	movs	r3, #0
  403324:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
  403326:	f002 071f 	and.w	r7, r2, #31
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
  40332a:	a801      	add	r0, sp, #4
  40332c:	a985      	add	r1, sp, #532	; 0x214
  40332e:	f002 021e 	and.w	r2, r2, #30
  403332:	4b5e      	ldr	r3, [pc, #376]	; (4034ac <f_open+0x198>)
  403334:	4798      	blx	r3
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
  403336:	ab82      	add	r3, sp, #520	; 0x208
  403338:	938b      	str	r3, [sp, #556]	; 0x22c
  40333a:	ab02      	add	r3, sp, #8
  40333c:	938c      	str	r3, [sp, #560]	; 0x230
	if (res == FR_OK)
  40333e:	2800      	cmp	r0, #0
  403340:	d17f      	bne.n	403442 <f_open+0x12e>
		res = follow_path(&dj, path);	/* Follow the file path */
  403342:	a885      	add	r0, sp, #532	; 0x214
  403344:	9901      	ldr	r1, [sp, #4]
  403346:	4b5a      	ldr	r3, [pc, #360]	; (4034b0 <f_open+0x19c>)
  403348:	4798      	blx	r3
	dir = dj.dir;
  40334a:	9c8a      	ldr	r4, [sp, #552]	; 0x228

#if !_FS_READONLY	/* R/W configuration */
	if (res == FR_OK) {
  40334c:	4603      	mov	r3, r0
  40334e:	2800      	cmp	r0, #0
  403350:	d17d      	bne.n	40344e <f_open+0x13a>
		if (!dir)	/* Current dir itself */
  403352:	2c00      	cmp	r4, #0
  403354:	f040 8084 	bne.w	403460 <f_open+0x14c>
  403358:	e07d      	b.n	403456 <f_open+0x142>
		if (res != FR_OK) {					/* No file, create new */
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
#if _FS_SHARE
				res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
				res = dir_register(&dj);
  40335a:	a885      	add	r0, sp, #532	; 0x214
  40335c:	4b55      	ldr	r3, [pc, #340]	; (4034b4 <f_open+0x1a0>)
  40335e:	4798      	blx	r3
#endif
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  403360:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  403364:	9c8a      	ldr	r4, [sp, #552]	; 0x228
			} else {
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
					res = FR_EXIST;
			}
		}
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  403366:	4603      	mov	r3, r0
  403368:	b148      	cbz	r0, 40337e <f_open+0x6a>
  40336a:	e080      	b.n	40346e <f_open+0x15a>
#endif
			mode |= FA_CREATE_ALWAYS;		/* File is created */
			dir = dj.dir;					/* New entry */
		}
		else {								/* Any object is already existing */
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
  40336c:	7ae3      	ldrb	r3, [r4, #11]
  40336e:	f013 0f11 	tst.w	r3, #17
  403372:	f040 8093 	bne.w	40349c <f_open+0x188>
				res = FR_DENIED;
			} else {
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
  403376:	f016 0f04 	tst.w	r6, #4
  40337a:	f040 8091 	bne.w	4034a0 <f_open+0x18c>
					res = FR_EXIST;
			}
		}
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  40337e:	f017 0f08 	tst.w	r7, #8
  403382:	d076      	beq.n	403472 <f_open+0x15e>
			dw = get_fattime();					/* Created time */
  403384:	4b4c      	ldr	r3, [pc, #304]	; (4034b8 <f_open+0x1a4>)
  403386:	4798      	blx	r3
			ST_DWORD(dir+DIR_CrtTime, dw);
  403388:	73a0      	strb	r0, [r4, #14]
  40338a:	f3c0 2307 	ubfx	r3, r0, #8, #8
  40338e:	73e3      	strb	r3, [r4, #15]
  403390:	0c03      	lsrs	r3, r0, #16
  403392:	7423      	strb	r3, [r4, #16]
  403394:	0e00      	lsrs	r0, r0, #24
  403396:	7460      	strb	r0, [r4, #17]
			dir[DIR_Attr] = 0;					/* Reset attribute */
  403398:	2300      	movs	r3, #0
  40339a:	72e3      	strb	r3, [r4, #11]
			ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
  40339c:	7723      	strb	r3, [r4, #28]
  40339e:	7763      	strb	r3, [r4, #29]
  4033a0:	77a3      	strb	r3, [r4, #30]
  4033a2:	77e3      	strb	r3, [r4, #31]
			cl = LD_CLUST(dir);					/* Get start cluster */
  4033a4:	7d66      	ldrb	r6, [r4, #21]
  4033a6:	7d22      	ldrb	r2, [r4, #20]
  4033a8:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
  4033ac:	7ee2      	ldrb	r2, [r4, #27]
  4033ae:	7ea1      	ldrb	r1, [r4, #26]
  4033b0:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
			ST_CLUST(dir, 0);					/* cluster = 0 */
  4033b4:	76a3      	strb	r3, [r4, #26]
  4033b6:	76e3      	strb	r3, [r4, #27]
  4033b8:	7523      	strb	r3, [r4, #20]
  4033ba:	7563      	strb	r3, [r4, #21]
			dj.fs->wflag = 1;
  4033bc:	9885      	ldr	r0, [sp, #532]	; 0x214
  4033be:	2301      	movs	r3, #1
  4033c0:	7103      	strb	r3, [r0, #4]
			if (cl) {							/* Remove the cluster chain if exist */
  4033c2:	ea52 4606 	orrs.w	r6, r2, r6, lsl #16
  4033c6:	d054      	beq.n	403472 <f_open+0x15e>
				dw = dj.fs->winsect;
  4033c8:	f8d0 8030 	ldr.w	r8, [r0, #48]	; 0x30
				res = remove_chain(dj.fs, cl);
  4033cc:	4631      	mov	r1, r6
  4033ce:	4b3b      	ldr	r3, [pc, #236]	; (4034bc <f_open+0x1a8>)
  4033d0:	4798      	blx	r3
				if (res == FR_OK) {
  4033d2:	4603      	mov	r3, r0
  4033d4:	2800      	cmp	r0, #0
  4033d6:	d14a      	bne.n	40346e <f_open+0x15a>
					dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
  4033d8:	9885      	ldr	r0, [sp, #532]	; 0x214
  4033da:	1e72      	subs	r2, r6, #1
  4033dc:	60c2      	str	r2, [r0, #12]
					res = move_window(dj.fs, dw);
  4033de:	4641      	mov	r1, r8
  4033e0:	4b37      	ldr	r3, [pc, #220]	; (4034c0 <f_open+0x1ac>)
  4033e2:	4798      	blx	r3
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
					res = FR_DENIED;
			}
		}
	}
	if (res == FR_OK) {
  4033e4:	4603      	mov	r3, r0
  4033e6:	b138      	cbz	r0, 4033f8 <f_open+0xe4>
  4033e8:	e05b      	b.n	4034a2 <f_open+0x18e>
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
				res = FR_NO_FILE;
			} else {
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
  4033ea:	f016 0f02 	tst.w	r6, #2
  4033ee:	d040      	beq.n	403472 <f_open+0x15e>
  4033f0:	f013 0f01 	tst.w	r3, #1
  4033f4:	d138      	bne.n	403468 <f_open+0x154>
  4033f6:	e03c      	b.n	403472 <f_open+0x15e>
			}
		}
	}
	if (res == FR_OK) {
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
			mode |= FA__WRITTEN;
  4033f8:	f047 0720 	orr.w	r7, r7, #32
		fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
  4033fc:	9b85      	ldr	r3, [sp, #532]	; 0x214
  4033fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403400:	61eb      	str	r3, [r5, #28]
		fp->dir_ptr = dir;
  403402:	622c      	str	r4, [r5, #32]
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
		fp->flag = mode;					/* File access mode */
  403404:	71af      	strb	r7, [r5, #6]
		fp->sclust = LD_CLUST(dir);			/* File start cluster */
  403406:	7d61      	ldrb	r1, [r4, #21]
  403408:	7d23      	ldrb	r3, [r4, #20]
  40340a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  40340e:	7ee3      	ldrb	r3, [r4, #27]
  403410:	7ea2      	ldrb	r2, [r4, #26]
  403412:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  403416:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40341a:	612b      	str	r3, [r5, #16]
		fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
  40341c:	7fe2      	ldrb	r2, [r4, #31]
  40341e:	7fa3      	ldrb	r3, [r4, #30]
  403420:	041b      	lsls	r3, r3, #16
  403422:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  403426:	7f22      	ldrb	r2, [r4, #28]
  403428:	4313      	orrs	r3, r2
  40342a:	7f62      	ldrb	r2, [r4, #29]
  40342c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403430:	60eb      	str	r3, [r5, #12]
		fp->fptr = 0;						/* File pointer */
  403432:	2300      	movs	r3, #0
  403434:	60ab      	str	r3, [r5, #8]
		fp->dsect = 0;
  403436:	61ab      	str	r3, [r5, #24]
#if _USE_FASTSEEK
		fp->cltbl = 0;						/* Normal seek mode */
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
  403438:	9a85      	ldr	r2, [sp, #532]	; 0x214
  40343a:	602a      	str	r2, [r5, #0]
  40343c:	88d2      	ldrh	r2, [r2, #6]
  40343e:	80aa      	strh	r2, [r5, #4]
  403440:	e02f      	b.n	4034a2 <f_open+0x18e>
  403442:	4603      	mov	r3, r0
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
	if (res == FR_OK)
		res = follow_path(&dj, path);	/* Follow the file path */
	dir = dj.dir;
  403444:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  403446:	f016 0f1c 	tst.w	r6, #28
  40344a:	d11a      	bne.n	403482 <f_open+0x16e>
  40344c:	e00f      	b.n	40346e <f_open+0x15a>
  40344e:	f016 0f1c 	tst.w	r6, #28
  403452:	d116      	bne.n	403482 <f_open+0x16e>
  403454:	e00b      	b.n	40346e <f_open+0x15a>
  403456:	f016 0f1c 	tst.w	r6, #28
  40345a:	d115      	bne.n	403488 <f_open+0x174>
	dir = dj.dir;

#if !_FS_READONLY	/* R/W configuration */
	if (res == FR_OK) {
		if (!dir)	/* Current dir itself */
			res = FR_INVALID_NAME;
  40345c:	2306      	movs	r3, #6
  40345e:	e006      	b.n	40346e <f_open+0x15a>
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  403460:	f016 0f1c 	tst.w	r6, #28
  403464:	d182      	bne.n	40336c <f_open+0x58>
  403466:	e014      	b.n	403492 <f_open+0x17e>
		if (res == FR_OK) {						/* Follow succeeded */
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
				res = FR_NO_FILE;
			} else {
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
					res = FR_DENIED;
  403468:	2307      	movs	r3, #7
  40346a:	e000      	b.n	40346e <f_open+0x15a>
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
				res = FR_NO_FILE;
  40346c:	2304      	movs	r3, #4
		}
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
  40346e:	b9c3      	cbnz	r3, 4034a2 <f_open+0x18e>
  403470:	e7c8      	b.n	403404 <f_open+0xf0>
					res = FR_DENIED;
			}
		}
	}
	if (res == FR_OK) {
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
  403472:	f017 0f08 	tst.w	r7, #8
  403476:	d1bf      	bne.n	4033f8 <f_open+0xe4>
  403478:	e7c0      	b.n	4033fc <f_open+0xe8>
#if _FS_SHARE
				res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
				res = dir_register(&dj);
#endif
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  40347a:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  40347e:	9c8a      	ldr	r4, [sp, #552]	; 0x228
  403480:	e7f5      	b.n	40346e <f_open+0x15a>
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
		DWORD dw, cl;

		if (res != FR_OK) {					/* No file, create new */
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
  403482:	2b04      	cmp	r3, #4
  403484:	d1f9      	bne.n	40347a <f_open+0x166>
  403486:	e768      	b.n	40335a <f_open+0x46>
#if _FS_SHARE
				res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
				res = dir_register(&dj);
#endif
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  403488:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  40348c:	9c8a      	ldr	r4, [sp, #552]	; 0x228
	dir = dj.dir;

#if !_FS_READONLY	/* R/W configuration */
	if (res == FR_OK) {
		if (!dir)	/* Current dir itself */
			res = FR_INVALID_NAME;
  40348e:	2306      	movs	r3, #6
  403490:	e7ed      	b.n	40346e <f_open+0x15a>
			}
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
  403492:	7ae3      	ldrb	r3, [r4, #11]
  403494:	f013 0f10 	tst.w	r3, #16
  403498:	d1e8      	bne.n	40346c <f_open+0x158>
  40349a:	e7a6      	b.n	4033ea <f_open+0xd6>
			mode |= FA_CREATE_ALWAYS;		/* File is created */
			dir = dj.dir;					/* New entry */
		}
		else {								/* Any object is already existing */
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
				res = FR_DENIED;
  40349c:	2307      	movs	r3, #7
  40349e:	e000      	b.n	4034a2 <f_open+0x18e>
			} else {
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
					res = FR_EXIST;
  4034a0:	2308      	movs	r3, #8
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
	}

	LEAVE_FF(dj.fs, res);
}
  4034a2:	4618      	mov	r0, r3
  4034a4:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
  4034a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034ac:	004020ed 	.word	0x004020ed
  4034b0:	00402fc1 	.word	0x00402fc1
  4034b4:	00402c1d 	.word	0x00402c1d
  4034b8:	00401f75 	.word	0x00401f75
  4034bc:	004028b1 	.word	0x004028b1
  4034c0:	0040247d 	.word	0x0040247d

004034c4 <f_read>:
	FIL *fp, 		/* Pointer to the file object */
	void *buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT *br		/* Pointer to number of bytes read */
)
{
  4034c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034c8:	b083      	sub	sp, #12
  4034ca:	4604      	mov	r4, r0
  4034cc:	4689      	mov	r9, r1
  4034ce:	4615      	mov	r5, r2
  4034d0:	4698      	mov	r8, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = buff;


	*br = 0;	/* Initialize byte counter */
  4034d2:	2300      	movs	r3, #0
  4034d4:	f8c8 3000 	str.w	r3, [r8]

	res = validate(fp->fs, fp->id);				/* Check validity */
  4034d8:	6800      	ldr	r0, [r0, #0]
  4034da:	88a1      	ldrh	r1, [r4, #4]
  4034dc:	4b54      	ldr	r3, [pc, #336]	; (403630 <f_read+0x16c>)
  4034de:	4798      	blx	r3
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  4034e0:	2800      	cmp	r0, #0
  4034e2:	f040 809b 	bne.w	40361c <f_read+0x158>
	if (fp->flag & FA__ERROR)					/* Aborted file? */
  4034e6:	79a3      	ldrb	r3, [r4, #6]
  4034e8:	f013 0f80 	tst.w	r3, #128	; 0x80
  4034ec:	f040 8097 	bne.w	40361e <f_read+0x15a>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
  4034f0:	f013 0f01 	tst.w	r3, #1
  4034f4:	f000 8095 	beq.w	403622 <f_read+0x15e>
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
  4034f8:	68e3      	ldr	r3, [r4, #12]
  4034fa:	68a6      	ldr	r6, [r4, #8]
  4034fc:	1b9e      	subs	r6, r3, r6
  4034fe:	42ae      	cmp	r6, r5
  403500:	bf28      	it	cs
  403502:	462e      	movcs	r6, r5
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
  403504:	2e00      	cmp	r6, #0
  403506:	f000 808e 	beq.w	403626 <f_read+0x162>
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
  40350a:	f8df b138 	ldr.w	fp, [pc, #312]	; 403644 <f_read+0x180>
	remain = fp->fsize - fp->fptr;
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
  40350e:	68a3      	ldr	r3, [r4, #8]
  403510:	f3c3 0208 	ubfx	r2, r3, #0, #9
  403514:	2a00      	cmp	r2, #0
  403516:	d157      	bne.n	4035c8 <f_read+0x104>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
  403518:	6820      	ldr	r0, [r4, #0]
  40351a:	7887      	ldrb	r7, [r0, #2]
  40351c:	3f01      	subs	r7, #1
  40351e:	ea07 2753 	and.w	r7, r7, r3, lsr #9
			if (!csect) {						/* On the cluster boundary? */
  403522:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
  403526:	d117      	bne.n	403558 <f_read+0x94>
				if (fp->fptr == 0) {			/* On the top of the file? */
  403528:	b90b      	cbnz	r3, 40352e <f_read+0x6a>
					clst = fp->sclust;			/* Follow from the origin */
  40352a:	6920      	ldr	r0, [r4, #16]
  40352c:	e002      	b.n	403534 <f_read+0x70>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
  40352e:	6961      	ldr	r1, [r4, #20]
  403530:	4b40      	ldr	r3, [pc, #256]	; (403634 <f_read+0x170>)
  403532:	4798      	blx	r3
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
  403534:	2801      	cmp	r0, #1
  403536:	d805      	bhi.n	403544 <f_read+0x80>
  403538:	79a3      	ldrb	r3, [r4, #6]
  40353a:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40353e:	71a3      	strb	r3, [r4, #6]
  403540:	2002      	movs	r0, #2
  403542:	e071      	b.n	403628 <f_read+0x164>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  403544:	f1b0 3fff 	cmp.w	r0, #4294967295
  403548:	d105      	bne.n	403556 <f_read+0x92>
  40354a:	79a3      	ldrb	r3, [r4, #6]
  40354c:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403550:	71a3      	strb	r3, [r4, #6]
  403552:	2001      	movs	r0, #1
  403554:	e068      	b.n	403628 <f_read+0x164>
				fp->clust = clst;				/* Update current cluster */
  403556:	6160      	str	r0, [r4, #20]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
  403558:	f8d4 a000 	ldr.w	sl, [r4]
  40355c:	4650      	mov	r0, sl
  40355e:	6961      	ldr	r1, [r4, #20]
  403560:	4b35      	ldr	r3, [pc, #212]	; (403638 <f_read+0x174>)
  403562:	4798      	blx	r3
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  403564:	4603      	mov	r3, r0
  403566:	b928      	cbnz	r0, 403574 <f_read+0xb0>
  403568:	79a3      	ldrb	r3, [r4, #6]
  40356a:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40356e:	71a3      	strb	r3, [r4, #6]
  403570:	2002      	movs	r0, #2
  403572:	e059      	b.n	403628 <f_read+0x164>
			sect += csect;
  403574:	443b      	add	r3, r7
  403576:	9301      	str	r3, [sp, #4]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
			if (cc) {							/* Read maximum contiguous sectors directly */
  403578:	0a75      	lsrs	r5, r6, #9
  40357a:	d023      	beq.n	4035c4 <f_read+0x100>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
  40357c:	f89a 3002 	ldrb.w	r3, [sl, #2]
  403580:	19ea      	adds	r2, r5, r7
  403582:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
  403584:	bf88      	it	hi
  403586:	1bdd      	subhi	r5, r3, r7
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
  403588:	f89a 0001 	ldrb.w	r0, [sl, #1]
  40358c:	4649      	mov	r1, r9
  40358e:	9a01      	ldr	r2, [sp, #4]
  403590:	b2eb      	uxtb	r3, r5
  403592:	4f2a      	ldr	r7, [pc, #168]	; (40363c <f_read+0x178>)
  403594:	47b8      	blx	r7
  403596:	b128      	cbz	r0, 4035a4 <f_read+0xe0>
					ABORT(fp->fs, FR_DISK_ERR);
  403598:	79a3      	ldrb	r3, [r4, #6]
  40359a:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40359e:	71a3      	strb	r3, [r4, #6]
  4035a0:	2001      	movs	r0, #1
  4035a2:	e041      	b.n	403628 <f_read+0x164>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
  4035a4:	6821      	ldr	r1, [r4, #0]
  4035a6:	790b      	ldrb	r3, [r1, #4]
  4035a8:	b153      	cbz	r3, 4035c0 <f_read+0xfc>
  4035aa:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4035ac:	9b01      	ldr	r3, [sp, #4]
  4035ae:	1ac0      	subs	r0, r0, r3
  4035b0:	4285      	cmp	r5, r0
  4035b2:	d905      	bls.n	4035c0 <f_read+0xfc>
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
  4035b4:	eb09 2040 	add.w	r0, r9, r0, lsl #9
  4035b8:	3134      	adds	r1, #52	; 0x34
  4035ba:	f44f 7200 	mov.w	r2, #512	; 0x200
  4035be:	47d8      	blx	fp
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf, SS(fp->fs));
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
  4035c0:	026d      	lsls	r5, r5, #9
				continue;
  4035c2:	e01d      	b.n	403600 <f_read+0x13c>
#endif
				if (disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)	/* Fill sector cache */
					ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
  4035c4:	9b01      	ldr	r3, [sp, #4]
  4035c6:	61a3      	str	r3, [r4, #24]
		}
		rcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
  4035c8:	68a5      	ldr	r5, [r4, #8]
  4035ca:	f3c5 0508 	ubfx	r5, r5, #0, #9
  4035ce:	f5c5 7500 	rsb	r5, r5, #512	; 0x200
  4035d2:	42b5      	cmp	r5, r6
  4035d4:	bf28      	it	cs
  4035d6:	4635      	movcs	r5, r6
		if (rcnt > btr) rcnt = btr;
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect))		/* Move sector window */
  4035d8:	6820      	ldr	r0, [r4, #0]
  4035da:	69a1      	ldr	r1, [r4, #24]
  4035dc:	4b18      	ldr	r3, [pc, #96]	; (403640 <f_read+0x17c>)
  4035de:	4798      	blx	r3
  4035e0:	b128      	cbz	r0, 4035ee <f_read+0x12a>
			ABORT(fp->fs, FR_DISK_ERR);
  4035e2:	79a3      	ldrb	r3, [r4, #6]
  4035e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4035e8:	71a3      	strb	r3, [r4, #6]
  4035ea:	2001      	movs	r0, #1
  4035ec:	e01c      	b.n	403628 <f_read+0x164>
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
  4035ee:	68a1      	ldr	r1, [r4, #8]
  4035f0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4035f4:	6823      	ldr	r3, [r4, #0]
  4035f6:	4419      	add	r1, r3
  4035f8:	4648      	mov	r0, r9
  4035fa:	3134      	adds	r1, #52	; 0x34
  4035fc:	462a      	mov	r2, r5
  4035fe:	47d8      	blx	fp
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
  403600:	44a9      	add	r9, r5
  403602:	68a3      	ldr	r3, [r4, #8]
  403604:	442b      	add	r3, r5
  403606:	60a3      	str	r3, [r4, #8]
  403608:	f8d8 3000 	ldr.w	r3, [r8]
  40360c:	442b      	add	r3, r5
  40360e:	f8c8 3000 	str.w	r3, [r8]
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
	remain = fp->fsize - fp->fptr;
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
  403612:	1b76      	subs	r6, r6, r5
  403614:	f47f af7b 	bne.w	40350e <f_read+0x4a>
#else
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
  403618:	2000      	movs	r0, #0
  40361a:	e005      	b.n	403628 <f_read+0x164>
  40361c:	e004      	b.n	403628 <f_read+0x164>
	*br = 0;	/* Initialize byte counter */

	res = validate(fp->fs, fp->id);				/* Check validity */
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
	if (fp->flag & FA__ERROR)					/* Aborted file? */
		LEAVE_FF(fp->fs, FR_INT_ERR);
  40361e:	2002      	movs	r0, #2
  403620:	e002      	b.n	403628 <f_read+0x164>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
  403622:	2007      	movs	r0, #7
  403624:	e000      	b.n	403628 <f_read+0x164>
#else
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
  403626:	2000      	movs	r0, #0
}
  403628:	b003      	add	sp, #12
  40362a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40362e:	bf00      	nop
  403630:	00402029 	.word	0x00402029
  403634:	0040250d 	.word	0x0040250d
  403638:	00401ff1 	.word	0x00401ff1
  40363c:	00401e25 	.word	0x00401e25
  403640:	0040247d 	.word	0x0040247d
  403644:	00401fcd 	.word	0x00401fcd

00403648 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
  403648:	b538      	push	{r3, r4, r5, lr}
  40364a:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tim;
	BYTE *dir;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  40364c:	6800      	ldr	r0, [r0, #0]
  40364e:	88a1      	ldrh	r1, [r4, #4]
  403650:	4b1e      	ldr	r3, [pc, #120]	; (4036cc <f_sync+0x84>)
  403652:	4798      	blx	r3
	if (res == FR_OK) {
  403654:	4603      	mov	r3, r0
  403656:	2800      	cmp	r0, #0
  403658:	d136      	bne.n	4036c8 <f_sync+0x80>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
  40365a:	79a2      	ldrb	r2, [r4, #6]
  40365c:	f012 0f20 	tst.w	r2, #32
  403660:	d032      	beq.n	4036c8 <f_sync+0x80>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
  403662:	6820      	ldr	r0, [r4, #0]
  403664:	69e1      	ldr	r1, [r4, #28]
  403666:	4b1a      	ldr	r3, [pc, #104]	; (4036d0 <f_sync+0x88>)
  403668:	4798      	blx	r3
			if (res == FR_OK) {
  40366a:	4603      	mov	r3, r0
  40366c:	bb60      	cbnz	r0, 4036c8 <f_sync+0x80>
				dir = fp->dir_ptr;
  40366e:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
  403670:	7aeb      	ldrb	r3, [r5, #11]
  403672:	f043 0320 	orr.w	r3, r3, #32
  403676:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
  403678:	68e3      	ldr	r3, [r4, #12]
  40367a:	772b      	strb	r3, [r5, #28]
  40367c:	89a3      	ldrh	r3, [r4, #12]
  40367e:	0a1b      	lsrs	r3, r3, #8
  403680:	776b      	strb	r3, [r5, #29]
  403682:	89e3      	ldrh	r3, [r4, #14]
  403684:	77ab      	strb	r3, [r5, #30]
  403686:	7be3      	ldrb	r3, [r4, #15]
  403688:	77eb      	strb	r3, [r5, #31]
				ST_CLUST(dir, fp->sclust);					/* Update start cluster */
  40368a:	6923      	ldr	r3, [r4, #16]
  40368c:	76ab      	strb	r3, [r5, #26]
  40368e:	8a23      	ldrh	r3, [r4, #16]
  403690:	0a1b      	lsrs	r3, r3, #8
  403692:	76eb      	strb	r3, [r5, #27]
  403694:	8a63      	ldrh	r3, [r4, #18]
  403696:	752b      	strb	r3, [r5, #20]
  403698:	8a63      	ldrh	r3, [r4, #18]
  40369a:	0a1b      	lsrs	r3, r3, #8
  40369c:	756b      	strb	r3, [r5, #21]
				tim = get_fattime();						/* Update updated time */
  40369e:	4b0d      	ldr	r3, [pc, #52]	; (4036d4 <f_sync+0x8c>)
  4036a0:	4798      	blx	r3
				ST_DWORD(dir+DIR_WrtTime, tim);
  4036a2:	75a8      	strb	r0, [r5, #22]
  4036a4:	f3c0 2307 	ubfx	r3, r0, #8, #8
  4036a8:	75eb      	strb	r3, [r5, #23]
  4036aa:	0c03      	lsrs	r3, r0, #16
  4036ac:	762b      	strb	r3, [r5, #24]
  4036ae:	0e00      	lsrs	r0, r0, #24
  4036b0:	7668      	strb	r0, [r5, #25]
				fp->flag &= ~FA__WRITTEN;
  4036b2:	79a3      	ldrb	r3, [r4, #6]
  4036b4:	f023 0320 	bic.w	r3, r3, #32
  4036b8:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
  4036ba:	6823      	ldr	r3, [r4, #0]
  4036bc:	2201      	movs	r2, #1
  4036be:	711a      	strb	r2, [r3, #4]
				res = sync(fp->fs);
  4036c0:	6820      	ldr	r0, [r4, #0]
  4036c2:	4b05      	ldr	r3, [pc, #20]	; (4036d8 <f_sync+0x90>)
  4036c4:	4798      	blx	r3
  4036c6:	4603      	mov	r3, r0
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
  4036c8:	4618      	mov	r0, r3
  4036ca:	bd38      	pop	{r3, r4, r5, pc}
  4036cc:	00402029 	.word	0x00402029
  4036d0:	0040247d 	.word	0x0040247d
  4036d4:	00401f75 	.word	0x00401f75
  4036d8:	00402ef5 	.word	0x00402ef5

004036dc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
  4036dc:	b510      	push	{r4, lr}
  4036de:	4604      	mov	r4, r0
	res = validate(fs, fp->id);
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
	LEAVE_FF(fs, res);

#else
	res = f_sync(fp);		/* Flush cached data */
  4036e0:	4b03      	ldr	r3, [pc, #12]	; (4036f0 <f_close+0x14>)
  4036e2:	4798      	blx	r3
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
  4036e4:	4603      	mov	r3, r0
  4036e6:	b908      	cbnz	r0, 4036ec <f_close+0x10>
  4036e8:	2200      	movs	r2, #0
  4036ea:	6022      	str	r2, [r4, #0]
	return res;
#endif
}
  4036ec:	4618      	mov	r0, r3
  4036ee:	bd10      	pop	{r4, pc}
  4036f0:	00403649 	.word	0x00403649

004036f4 <ff_convert>:
)
{
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
  4036f4:	287f      	cmp	r0, #127	; 0x7f
  4036f6:	d91b      	bls.n	403730 <ff_convert+0x3c>
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
  4036f8:	b911      	cbnz	r1, 403700 <ff_convert+0xc>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
				if (src == Tbl[c]) break;
  4036fa:	28c7      	cmp	r0, #199	; 0xc7
  4036fc:	d108      	bne.n	403710 <ff_convert+0x1c>
  4036fe:	e012      	b.n	403726 <ff_convert+0x32>
	if (src < 0x80) {	/* ASCII */
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  403700:	28ff      	cmp	r0, #255	; 0xff
  403702:	d814      	bhi.n	40372e <ff_convert+0x3a>
  403704:	f1a0 0380 	sub.w	r3, r0, #128	; 0x80
  403708:	4a0a      	ldr	r2, [pc, #40]	; (403734 <ff_convert+0x40>)
  40370a:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
  40370e:	4770      	bx	lr
  403710:	4a08      	ldr	r2, [pc, #32]	; (403734 <ff_convert+0x40>)

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
  403712:	2301      	movs	r3, #1
				if (src == Tbl[c]) break;
  403714:	f832 1f02 	ldrh.w	r1, [r2, #2]!
  403718:	4281      	cmp	r1, r0
  40371a:	d005      	beq.n	403728 <ff_convert+0x34>
	} else {
		if (dir) {		/* OEMCP to Unicode */
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
  40371c:	3301      	adds	r3, #1
  40371e:	b29b      	uxth	r3, r3
  403720:	2b80      	cmp	r3, #128	; 0x80
  403722:	d1f7      	bne.n	403714 <ff_convert+0x20>
  403724:	e000      	b.n	403728 <ff_convert+0x34>
				if (src == Tbl[c]) break;
  403726:	2300      	movs	r3, #0
			}
			c = (c + 0x80) & 0xFF;
  403728:	3380      	adds	r3, #128	; 0x80
  40372a:	b2d8      	uxtb	r0, r3
  40372c:	4770      	bx	lr
	if (src < 0x80) {	/* ASCII */
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  40372e:	2000      	movs	r0, #0
			c = (c + 0x80) & 0xFF;
		}
	}

	return c;
}
  403730:	4770      	bx	lr
  403732:	bf00      	nop
  403734:	0040a848 	.word	0x0040a848

00403738 <ff_wtoupper>:
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  403738:	2861      	cmp	r0, #97	; 0x61
  40373a:	d009      	beq.n	403750 <ff_wtoupper+0x18>
  40373c:	4908      	ldr	r1, [pc, #32]	; (403760 <ff_wtoupper+0x28>)
  40373e:	2200      	movs	r2, #0
  403740:	3201      	adds	r2, #1
  403742:	f831 3f02 	ldrh.w	r3, [r1, #2]!
  403746:	b14b      	cbz	r3, 40375c <ff_wtoupper+0x24>
  403748:	4283      	cmp	r3, r0
  40374a:	d1f9      	bne.n	403740 <ff_wtoupper+0x8>

	return tbl_lower[i] ? tbl_upper[i] : chr;
  40374c:	b908      	cbnz	r0, 403752 <ff_wtoupper+0x1a>
  40374e:	e004      	b.n	40375a <ff_wtoupper+0x22>
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  403750:	2200      	movs	r2, #0

	return tbl_lower[i] ? tbl_upper[i] : chr;
  403752:	4b04      	ldr	r3, [pc, #16]	; (403764 <ff_wtoupper+0x2c>)
  403754:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
  403758:	4770      	bx	lr
  40375a:	2000      	movs	r0, #0
}
  40375c:	4770      	bx	lr
  40375e:	bf00      	nop
  403760:	0040a948 	.word	0x0040a948
  403764:	0040ab28 	.word	0x0040ab28

00403768 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403768:	b5f0      	push	{r4, r5, r6, r7, lr}
  40376a:	b083      	sub	sp, #12
  40376c:	4605      	mov	r5, r0
  40376e:	460c      	mov	r4, r1
	uint32_t val = 0;
  403770:	2300      	movs	r3, #0
  403772:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403774:	4b18      	ldr	r3, [pc, #96]	; (4037d8 <usart_serial_getchar+0x70>)
  403776:	4298      	cmp	r0, r3
  403778:	d107      	bne.n	40378a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  40377a:	461f      	mov	r7, r3
  40377c:	4e17      	ldr	r6, [pc, #92]	; (4037dc <usart_serial_getchar+0x74>)
  40377e:	4638      	mov	r0, r7
  403780:	4621      	mov	r1, r4
  403782:	47b0      	blx	r6
  403784:	2800      	cmp	r0, #0
  403786:	d1fa      	bne.n	40377e <usart_serial_getchar+0x16>
  403788:	e017      	b.n	4037ba <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40378a:	4b15      	ldr	r3, [pc, #84]	; (4037e0 <usart_serial_getchar+0x78>)
  40378c:	4298      	cmp	r0, r3
  40378e:	d107      	bne.n	4037a0 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  403790:	461e      	mov	r6, r3
  403792:	4d12      	ldr	r5, [pc, #72]	; (4037dc <usart_serial_getchar+0x74>)
  403794:	4630      	mov	r0, r6
  403796:	4621      	mov	r1, r4
  403798:	47a8      	blx	r5
  40379a:	2800      	cmp	r0, #0
  40379c:	d1fa      	bne.n	403794 <usart_serial_getchar+0x2c>
  40379e:	e018      	b.n	4037d2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4037a0:	4b10      	ldr	r3, [pc, #64]	; (4037e4 <usart_serial_getchar+0x7c>)
  4037a2:	4298      	cmp	r0, r3
  4037a4:	d109      	bne.n	4037ba <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  4037a6:	461e      	mov	r6, r3
  4037a8:	4d0f      	ldr	r5, [pc, #60]	; (4037e8 <usart_serial_getchar+0x80>)
  4037aa:	4630      	mov	r0, r6
  4037ac:	a901      	add	r1, sp, #4
  4037ae:	47a8      	blx	r5
  4037b0:	2800      	cmp	r0, #0
  4037b2:	d1fa      	bne.n	4037aa <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  4037b4:	9b01      	ldr	r3, [sp, #4]
  4037b6:	7023      	strb	r3, [r4, #0]
  4037b8:	e00b      	b.n	4037d2 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4037ba:	4b0c      	ldr	r3, [pc, #48]	; (4037ec <usart_serial_getchar+0x84>)
  4037bc:	429d      	cmp	r5, r3
  4037be:	d108      	bne.n	4037d2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  4037c0:	461e      	mov	r6, r3
  4037c2:	4d09      	ldr	r5, [pc, #36]	; (4037e8 <usart_serial_getchar+0x80>)
  4037c4:	4630      	mov	r0, r6
  4037c6:	a901      	add	r1, sp, #4
  4037c8:	47a8      	blx	r5
  4037ca:	2800      	cmp	r0, #0
  4037cc:	d1fa      	bne.n	4037c4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  4037ce:	9b01      	ldr	r3, [sp, #4]
  4037d0:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4037d2:	b003      	add	sp, #12
  4037d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4037d6:	bf00      	nop
  4037d8:	400e0600 	.word	0x400e0600
  4037dc:	00401ae9 	.word	0x00401ae9
  4037e0:	400e0800 	.word	0x400e0800
  4037e4:	40024000 	.word	0x40024000
  4037e8:	00401b11 	.word	0x00401b11
  4037ec:	40028000 	.word	0x40028000

004037f0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4037f0:	b570      	push	{r4, r5, r6, lr}
  4037f2:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4037f4:	4b18      	ldr	r3, [pc, #96]	; (403858 <usart_serial_putchar+0x68>)
  4037f6:	4298      	cmp	r0, r3
  4037f8:	d108      	bne.n	40380c <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4037fa:	461e      	mov	r6, r3
  4037fc:	4d17      	ldr	r5, [pc, #92]	; (40385c <usart_serial_putchar+0x6c>)
  4037fe:	4630      	mov	r0, r6
  403800:	4621      	mov	r1, r4
  403802:	47a8      	blx	r5
  403804:	2800      	cmp	r0, #0
  403806:	d1fa      	bne.n	4037fe <usart_serial_putchar+0xe>
		return 1;
  403808:	2001      	movs	r0, #1
  40380a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40380c:	4b14      	ldr	r3, [pc, #80]	; (403860 <usart_serial_putchar+0x70>)
  40380e:	4298      	cmp	r0, r3
  403810:	d108      	bne.n	403824 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  403812:	461e      	mov	r6, r3
  403814:	4d11      	ldr	r5, [pc, #68]	; (40385c <usart_serial_putchar+0x6c>)
  403816:	4630      	mov	r0, r6
  403818:	4621      	mov	r1, r4
  40381a:	47a8      	blx	r5
  40381c:	2800      	cmp	r0, #0
  40381e:	d1fa      	bne.n	403816 <usart_serial_putchar+0x26>
		return 1;
  403820:	2001      	movs	r0, #1
  403822:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403824:	4b0f      	ldr	r3, [pc, #60]	; (403864 <usart_serial_putchar+0x74>)
  403826:	4298      	cmp	r0, r3
  403828:	d108      	bne.n	40383c <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  40382a:	461e      	mov	r6, r3
  40382c:	4d0e      	ldr	r5, [pc, #56]	; (403868 <usart_serial_putchar+0x78>)
  40382e:	4630      	mov	r0, r6
  403830:	4621      	mov	r1, r4
  403832:	47a8      	blx	r5
  403834:	2800      	cmp	r0, #0
  403836:	d1fa      	bne.n	40382e <usart_serial_putchar+0x3e>
		return 1;
  403838:	2001      	movs	r0, #1
  40383a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40383c:	4b0b      	ldr	r3, [pc, #44]	; (40386c <usart_serial_putchar+0x7c>)
  40383e:	4298      	cmp	r0, r3
  403840:	d108      	bne.n	403854 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  403842:	461e      	mov	r6, r3
  403844:	4d08      	ldr	r5, [pc, #32]	; (403868 <usart_serial_putchar+0x78>)
  403846:	4630      	mov	r0, r6
  403848:	4621      	mov	r1, r4
  40384a:	47a8      	blx	r5
  40384c:	2800      	cmp	r0, #0
  40384e:	d1fa      	bne.n	403846 <usart_serial_putchar+0x56>
		return 1;
  403850:	2001      	movs	r0, #1
  403852:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  403854:	2000      	movs	r0, #0
}
  403856:	bd70      	pop	{r4, r5, r6, pc}
  403858:	400e0600 	.word	0x400e0600
  40385c:	00401ad9 	.word	0x00401ad9
  403860:	400e0800 	.word	0x400e0800
  403864:	40024000 	.word	0x40024000
  403868:	00401afd 	.word	0x00401afd
  40386c:	40028000 	.word	0x40028000

00403870 <SysTick_Handler>:

/**
 * \brief SysTick IRQ handler.
 */
void SysTick_Handler(void)
{
  403870:	b508      	push	{r3, lr}
	if(((status_buf&(1<<BUFF1_EMPTY))==0)&&((status_buf&(1<<BUFF2_EMPTY))==0))return;
  403872:	4b25      	ldr	r3, [pc, #148]	; (403908 <SysTick_Handler+0x98>)
  403874:	781b      	ldrb	r3, [r3, #0]
  403876:	f013 0f01 	tst.w	r3, #1
  40387a:	d104      	bne.n	403886 <SysTick_Handler+0x16>
  40387c:	4b22      	ldr	r3, [pc, #136]	; (403908 <SysTick_Handler+0x98>)
  40387e:	781b      	ldrb	r3, [r3, #0]
  403880:	f013 0f02 	tst.w	r3, #2
  403884:	d03f      	beq.n	403906 <SysTick_Handler+0x96>
	int16_t dac_val;
	
	if(status_buf&(1<<ACTIVE_BUFF))dac_val=(Buff2_sound[number_elem_out*2+1]<<8)+Buff2_sound[number_elem_out*2];
  403886:	4b20      	ldr	r3, [pc, #128]	; (403908 <SysTick_Handler+0x98>)
  403888:	781b      	ldrb	r3, [r3, #0]
  40388a:	f013 0f08 	tst.w	r3, #8
  40388e:	4b1f      	ldr	r3, [pc, #124]	; (40390c <SysTick_Handler+0x9c>)
  403890:	8818      	ldrh	r0, [r3, #0]
  403892:	ea4f 0340 	mov.w	r3, r0, lsl #1
  403896:	f103 0301 	add.w	r3, r3, #1
  40389a:	bf14      	ite	ne
  40389c:	4a1c      	ldrne	r2, [pc, #112]	; (403910 <SysTick_Handler+0xa0>)
	else dac_val=(Buff1_sound[number_elem_out*2+1]<<8)+Buff1_sound[number_elem_out*2];
  40389e:	4a1d      	ldreq	r2, [pc, #116]	; (403914 <SysTick_Handler+0xa4>)
  4038a0:	5cd1      	ldrb	r1, [r2, r3]
  4038a2:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
  4038a6:	eb03 2101 	add.w	r1, r3, r1, lsl #8
  4038aa:	b289      	uxth	r1, r1
	number_elem_out++;
  4038ac:	4b17      	ldr	r3, [pc, #92]	; (40390c <SysTick_Handler+0x9c>)
  4038ae:	881b      	ldrh	r3, [r3, #0]
  4038b0:	3301      	adds	r3, #1
  4038b2:	b29b      	uxth	r3, r3
	if(number_elem_out>=(sizeof(Buff1_sound)/2)){
  4038b4:	f640 029c 	movw	r2, #2204	; 0x89c
  4038b8:	4293      	cmp	r3, r2
  4038ba:	d802      	bhi.n	4038c2 <SysTick_Handler+0x52>
	if(((status_buf&(1<<BUFF1_EMPTY))==0)&&((status_buf&(1<<BUFF2_EMPTY))==0))return;
	int16_t dac_val;
	
	if(status_buf&(1<<ACTIVE_BUFF))dac_val=(Buff2_sound[number_elem_out*2+1]<<8)+Buff2_sound[number_elem_out*2];
	else dac_val=(Buff1_sound[number_elem_out*2+1]<<8)+Buff1_sound[number_elem_out*2];
	number_elem_out++;
  4038bc:	4a13      	ldr	r2, [pc, #76]	; (40390c <SysTick_Handler+0x9c>)
  4038be:	8013      	strh	r3, [r2, #0]
  4038c0:	e01a      	b.n	4038f8 <SysTick_Handler+0x88>
	if(number_elem_out>=(sizeof(Buff1_sound)/2)){
		number_elem_out=0;
  4038c2:	2200      	movs	r2, #0
  4038c4:	4b11      	ldr	r3, [pc, #68]	; (40390c <SysTick_Handler+0x9c>)
  4038c6:	801a      	strh	r2, [r3, #0]
		if(status_buf&(1<<ACTIVE_BUFF)){
  4038c8:	4b0f      	ldr	r3, [pc, #60]	; (403908 <SysTick_Handler+0x98>)
  4038ca:	781b      	ldrb	r3, [r3, #0]
  4038cc:	f013 0f08 	tst.w	r3, #8
  4038d0:	d009      	beq.n	4038e6 <SysTick_Handler+0x76>
			status_buf&=~(1<<ACTIVE_BUFF);
  4038d2:	4b0d      	ldr	r3, [pc, #52]	; (403908 <SysTick_Handler+0x98>)
  4038d4:	781a      	ldrb	r2, [r3, #0]
  4038d6:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
  4038da:	701a      	strb	r2, [r3, #0]
			status_buf&=~(1<<BUFF2_EMPTY);
  4038dc:	781a      	ldrb	r2, [r3, #0]
  4038de:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
  4038e2:	701a      	strb	r2, [r3, #0]
  4038e4:	e008      	b.n	4038f8 <SysTick_Handler+0x88>
		}
		else {
			status_buf|=(1<<ACTIVE_BUFF);
  4038e6:	4b08      	ldr	r3, [pc, #32]	; (403908 <SysTick_Handler+0x98>)
  4038e8:	781a      	ldrb	r2, [r3, #0]
  4038ea:	f042 0208 	orr.w	r2, r2, #8
  4038ee:	701a      	strb	r2, [r3, #0]
			status_buf&=~(1<<BUFF1_EMPTY);
  4038f0:	781a      	ldrb	r2, [r3, #0]
  4038f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
  4038f6:	701a      	strb	r2, [r3, #0]
		}
	}
		
	dac_val = dac_val>>4;
  4038f8:	f341 110b 	sbfx	r1, r1, #4, #12
	dac_val = dac_val+2048;
	dacc_write_conversion_data(DACC_BASE, dac_val);
  4038fc:	4806      	ldr	r0, [pc, #24]	; (403918 <SysTick_Handler+0xa8>)
  4038fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
  403902:	4b06      	ldr	r3, [pc, #24]	; (40391c <SysTick_Handler+0xac>)
  403904:	4798      	blx	r3
  403906:	bd08      	pop	{r3, pc}
  403908:	200009ee 	.word	0x200009ee
  40390c:	200009ec 	.word	0x200009ec
  403910:	20001b6c 	.word	0x20001b6c
  403914:	200009f0 	.word	0x200009f0
  403918:	4003c000 	.word	0x4003c000
  40391c:	00400f69 	.word	0x00400f69

00403920 <play>:
}

void play(char* file_name){
  403920:	b570      	push	{r4, r5, r6, lr}
  403922:	f5ad 7d60 	sub.w	sp, sp, #896	; 0x380
  403926:	4602      	mov	r2, r0
Ctrl_status status;
FRESULT res;
FATFS fs;
FIL file_object;

	sprintf(test_file_name, "0:%s", file_name);
  403928:	a8d8      	add	r0, sp, #864	; 0x360
  40392a:	499b      	ldr	r1, [pc, #620]	; (403b98 <play+0x278>)
  40392c:	4b9b      	ldr	r3, [pc, #620]	; (403b9c <play+0x27c>)
  40392e:	4798      	blx	r3
	printf(": %s",test_file_name);
  403930:	489b      	ldr	r0, [pc, #620]	; (403ba0 <play+0x280>)
  403932:	a9d8      	add	r1, sp, #864	; 0x360
  403934:	4b9b      	ldr	r3, [pc, #620]	; (403ba4 <play+0x284>)
  403936:	4798      	blx	r3
	do {
		status = sd_mmc_test_unit_ready(0);
  403938:	4e9b      	ldr	r6, [pc, #620]	; (403ba8 <play+0x288>)
		if (CTRL_FAIL == status) {
			printf("Card install FAIL\n\r");
			printf("Please unplug and re-plug the card.\r");
			while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  40393a:	4d9c      	ldr	r5, [pc, #624]	; (403bac <play+0x28c>)
FIL file_object;

	sprintf(test_file_name, "0:%s", file_name);
	printf(": %s",test_file_name);
	do {
		status = sd_mmc_test_unit_ready(0);
  40393c:	2000      	movs	r0, #0
  40393e:	47b0      	blx	r6
		if (CTRL_FAIL == status) {
  403940:	2801      	cmp	r0, #1
  403942:	d10a      	bne.n	40395a <play+0x3a>
			printf("Card install FAIL\n\r");
  403944:	489a      	ldr	r0, [pc, #616]	; (403bb0 <play+0x290>)
  403946:	4c97      	ldr	r4, [pc, #604]	; (403ba4 <play+0x284>)
  403948:	47a0      	blx	r4
			printf("Please unplug and re-plug the card.\r");
  40394a:	489a      	ldr	r0, [pc, #616]	; (403bb4 <play+0x294>)
  40394c:	47a0      	blx	r4
			while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  40394e:	2400      	movs	r4, #0
  403950:	4620      	mov	r0, r4
  403952:	47a8      	blx	r5
  403954:	2802      	cmp	r0, #2
  403956:	d1fb      	bne.n	403950 <play+0x30>
  403958:	e7f0      	b.n	40393c <play+0x1c>
			}
		}
	} while (CTRL_GOOD != status);
  40395a:	2800      	cmp	r0, #0
  40395c:	d1ee      	bne.n	40393c <play+0x1c>
	
	printf("Mount disk...\n");
  40395e:	4896      	ldr	r0, [pc, #600]	; (403bb8 <play+0x298>)
  403960:	4b90      	ldr	r3, [pc, #576]	; (403ba4 <play+0x284>)
  403962:	4798      	blx	r3
	memset(&fs, 0, sizeof(FATFS));
  403964:	a84b      	add	r0, sp, #300	; 0x12c
  403966:	2100      	movs	r1, #0
  403968:	f44f 720d 	mov.w	r2, #564	; 0x234
  40396c:	4b93      	ldr	r3, [pc, #588]	; (403bbc <play+0x29c>)
  40396e:	4798      	blx	r3
	res = f_mount(LUN_ID_SD_MMC_0_MEM, &fs);
  403970:	2000      	movs	r0, #0
  403972:	a94b      	add	r1, sp, #300	; 0x12c
  403974:	4b92      	ldr	r3, [pc, #584]	; (403bc0 <play+0x2a0>)
  403976:	4798      	blx	r3
	if (FR_INVALID_DRIVE == res) {
  403978:	280b      	cmp	r0, #11
  40397a:	d104      	bne.n	403986 <play+0x66>
		printf("[FAIL] res %d\n", res);
  40397c:	4891      	ldr	r0, [pc, #580]	; (403bc4 <play+0x2a4>)
  40397e:	210b      	movs	r1, #11
  403980:	4b88      	ldr	r3, [pc, #544]	; (403ba4 <play+0x284>)
  403982:	4798      	blx	r3
		goto main_end_of_test;
  403984:	e0fb      	b.n	403b7e <play+0x25e>
	}
	printf("[OK]\n");
  403986:	4890      	ldr	r0, [pc, #576]	; (403bc8 <play+0x2a8>)
  403988:	4c86      	ldr	r4, [pc, #536]	; (403ba4 <play+0x284>)
  40398a:	47a0      	blx	r4
	
	printf("   ...\n");
  40398c:	488f      	ldr	r0, [pc, #572]	; (403bcc <play+0x2ac>)
  40398e:	47a0      	blx	r4
	res = f_open(&file_object,(char const *)test_file_name, FA_READ);
  403990:	a842      	add	r0, sp, #264	; 0x108
  403992:	a9d8      	add	r1, sp, #864	; 0x360
  403994:	2201      	movs	r2, #1
  403996:	4b8e      	ldr	r3, [pc, #568]	; (403bd0 <play+0x2b0>)
  403998:	4798      	blx	r3
	if (res != FR_OK) {
  40399a:	4601      	mov	r1, r0
  40399c:	b110      	cbz	r0, 4039a4 <play+0x84>
		printf("[FAIL] res %d\n", res);
  40399e:	4889      	ldr	r0, [pc, #548]	; (403bc4 <play+0x2a4>)
  4039a0:	47a0      	blx	r4
		goto main_end_of_test;
  4039a2:	e0ec      	b.n	403b7e <play+0x25e>
	}
	printf("[OK]\n");
  4039a4:	4888      	ldr	r0, [pc, #544]	; (403bc8 <play+0x2a8>)
  4039a6:	4c7f      	ldr	r4, [pc, #508]	; (403ba4 <play+0x284>)
  4039a8:	47a0      	blx	r4
	
	printf("  ( ,      )...\n");
  4039aa:	488a      	ldr	r0, [pc, #552]	; (403bd4 <play+0x2b4>)
  4039ac:	47a0      	blx	r4
	
	BYTE Buff[256];
	UINT temp=0;
  4039ae:	2300      	movs	r3, #0
  4039b0:	9301      	str	r3, [sp, #4]
	
	res = f_read(&file_object, Buff, 4, &temp);
  4039b2:	a842      	add	r0, sp, #264	; 0x108
  4039b4:	a902      	add	r1, sp, #8
  4039b6:	2204      	movs	r2, #4
  4039b8:	eb0d 0302 	add.w	r3, sp, r2
  4039bc:	4c86      	ldr	r4, [pc, #536]	; (403bd8 <play+0x2b8>)
  4039be:	47a0      	blx	r4
	if (res != FR_OK) {
  4039c0:	4601      	mov	r1, r0
  4039c2:	b118      	cbz	r0, 4039cc <play+0xac>
		printf("   res %d\n", res);
  4039c4:	4885      	ldr	r0, [pc, #532]	; (403bdc <play+0x2bc>)
  4039c6:	4b77      	ldr	r3, [pc, #476]	; (403ba4 <play+0x284>)
  4039c8:	4798      	blx	r3
		goto main_end_of_test;
  4039ca:	e0d8      	b.n	403b7e <play+0x25e>
	}
	if (temp != 4 || LD_DWORD(Buff) != FCC('R','I','F','F')) {
  4039cc:	9b01      	ldr	r3, [sp, #4]
  4039ce:	2b04      	cmp	r3, #4
  4039d0:	d110      	bne.n	4039f4 <play+0xd4>
  4039d2:	f89d 200b 	ldrb.w	r2, [sp, #11]
  4039d6:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4039da:	041b      	lsls	r3, r3, #16
  4039dc:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
  4039e0:	f89d 3008 	ldrb.w	r3, [sp, #8]
  4039e4:	4313      	orrs	r3, r2
  4039e6:	f89d 2009 	ldrb.w	r2, [sp, #9]
  4039ea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4039ee:	4a7c      	ldr	r2, [pc, #496]	; (403be0 <play+0x2c0>)
  4039f0:	4293      	cmp	r3, r2
  4039f2:	d003      	beq.n	4039fc <play+0xdc>
		printf("  \n");
  4039f4:	487b      	ldr	r0, [pc, #492]	; (403be4 <play+0x2c4>)
  4039f6:	4b6b      	ldr	r3, [pc, #428]	; (403ba4 <play+0x284>)
  4039f8:	4798      	blx	r3
		goto main_end_of_test;
  4039fa:	e0c0      	b.n	403b7e <play+0x25e>
	}
	
	printf(" RIFF\n");
  4039fc:	487a      	ldr	r0, [pc, #488]	; (403be8 <play+0x2c8>)
  4039fe:	4b69      	ldr	r3, [pc, #420]	; (403ba4 <play+0x284>)
  403a00:	4798      	blx	r3
  403a02:	2414      	movs	r4, #20
	
	uint8_t i;
	i=0;
	for(;;){
		res = f_read(&file_object, Buff, 1, &temp);
  403a04:	4d74      	ldr	r5, [pc, #464]	; (403bd8 <play+0x2b8>)
  403a06:	a842      	add	r0, sp, #264	; 0x108
  403a08:	a902      	add	r1, sp, #8
  403a0a:	2201      	movs	r2, #1
  403a0c:	ab01      	add	r3, sp, #4
  403a0e:	47a8      	blx	r5
		if (res != FR_OK) {
  403a10:	4601      	mov	r1, r0
  403a12:	b118      	cbz	r0, 403a1c <play+0xfc>
			printf("[FAIL] res %d\n", res);
  403a14:	486b      	ldr	r0, [pc, #428]	; (403bc4 <play+0x2a4>)
  403a16:	4b63      	ldr	r3, [pc, #396]	; (403ba4 <play+0x284>)
  403a18:	4798      	blx	r3
			goto main_end_of_test;
  403a1a:	e0b0      	b.n	403b7e <play+0x25e>
		}
		if(Buff[0]=='W'){
  403a1c:	f89d 3008 	ldrb.w	r3, [sp, #8]
  403a20:	2b57      	cmp	r3, #87	; 0x57
  403a22:	d116      	bne.n	403a52 <play+0x132>
			res = f_read(&file_object, Buff, 3, &temp);
  403a24:	a842      	add	r0, sp, #264	; 0x108
  403a26:	a902      	add	r1, sp, #8
  403a28:	2203      	movs	r2, #3
  403a2a:	ab01      	add	r3, sp, #4
  403a2c:	47a8      	blx	r5
			if((Buff[0]=='A')&&(Buff[1]=='V')&&(Buff[2]=='E')){
  403a2e:	f89d 3008 	ldrb.w	r3, [sp, #8]
  403a32:	2b41      	cmp	r3, #65	; 0x41
  403a34:	d10d      	bne.n	403a52 <play+0x132>
  403a36:	f89d 3009 	ldrb.w	r3, [sp, #9]
  403a3a:	2b56      	cmp	r3, #86	; 0x56
  403a3c:	d109      	bne.n	403a52 <play+0x132>
  403a3e:	f89d 300a 	ldrb.w	r3, [sp, #10]
  403a42:	2b45      	cmp	r3, #69	; 0x45
  403a44:	d105      	bne.n	403a52 <play+0x132>
				printf(" WAVE\n");
  403a46:	4869      	ldr	r0, [pc, #420]	; (403bec <play+0x2cc>)
  403a48:	4b56      	ldr	r3, [pc, #344]	; (403ba4 <play+0x284>)
  403a4a:	4798      	blx	r3
  403a4c:	24c8      	movs	r4, #200	; 0xc8
		}
	}
	uint32_t size_sound=0;
	i=0;
	for(;;){
		res = f_read(&file_object, Buff, 1, &temp);
  403a4e:	4d62      	ldr	r5, [pc, #392]	; (403bd8 <play+0x2b8>)
  403a50:	e007      	b.n	403a62 <play+0x142>
  403a52:	1e63      	subs	r3, r4, #1
				printf(" WAVE\n");
				break;
			}
		}
		i++;
		if(i==20){
  403a54:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  403a58:	d1d5      	bne.n	403a06 <play+0xe6>
			printf("  WAVE\n");
  403a5a:	4865      	ldr	r0, [pc, #404]	; (403bf0 <play+0x2d0>)
  403a5c:	4b51      	ldr	r3, [pc, #324]	; (403ba4 <play+0x284>)
  403a5e:	4798      	blx	r3
			goto main_end_of_test;
  403a60:	e08d      	b.n	403b7e <play+0x25e>
		}
	}
	uint32_t size_sound=0;
	i=0;
	for(;;){
		res = f_read(&file_object, Buff, 1, &temp);
  403a62:	a842      	add	r0, sp, #264	; 0x108
  403a64:	a902      	add	r1, sp, #8
  403a66:	2201      	movs	r2, #1
  403a68:	ab01      	add	r3, sp, #4
  403a6a:	47a8      	blx	r5
		if (res != FR_OK) {
  403a6c:	4601      	mov	r1, r0
  403a6e:	b118      	cbz	r0, 403a78 <play+0x158>
			printf("[FAIL] res %d\n", res);
  403a70:	4854      	ldr	r0, [pc, #336]	; (403bc4 <play+0x2a4>)
  403a72:	4b4c      	ldr	r3, [pc, #304]	; (403ba4 <play+0x284>)
  403a74:	4798      	blx	r3
			goto main_end_of_test;
  403a76:	e082      	b.n	403b7e <play+0x25e>
		}
		if(Buff[0]=='d'){
  403a78:	f89d 3008 	ldrb.w	r3, [sp, #8]
  403a7c:	2b64      	cmp	r3, #100	; 0x64
  403a7e:	d144      	bne.n	403b0a <play+0x1ea>
			f_read(&file_object, Buff, 3, &temp);
  403a80:	a842      	add	r0, sp, #264	; 0x108
  403a82:	a902      	add	r1, sp, #8
  403a84:	2203      	movs	r2, #3
  403a86:	ab01      	add	r3, sp, #4
  403a88:	47a8      	blx	r5
			if((Buff[0]=='a')&&(Buff[1]=='t')&&(Buff[2]=='a')){
  403a8a:	f89d 3008 	ldrb.w	r3, [sp, #8]
  403a8e:	2b61      	cmp	r3, #97	; 0x61
  403a90:	d13b      	bne.n	403b0a <play+0x1ea>
  403a92:	f89d 3009 	ldrb.w	r3, [sp, #9]
  403a96:	2b74      	cmp	r3, #116	; 0x74
  403a98:	d137      	bne.n	403b0a <play+0x1ea>
  403a9a:	f89d 300a 	ldrb.w	r3, [sp, #10]
  403a9e:	2b61      	cmp	r3, #97	; 0x61
  403aa0:	d133      	bne.n	403b0a <play+0x1ea>
				printf(" data \n");
  403aa2:	4854      	ldr	r0, [pc, #336]	; (403bf4 <play+0x2d4>)
  403aa4:	4d3f      	ldr	r5, [pc, #252]	; (403ba4 <play+0x284>)
  403aa6:	47a8      	blx	r5
				f_read(&file_object, Buff, 4, &temp);
  403aa8:	a842      	add	r0, sp, #264	; 0x108
  403aaa:	a902      	add	r1, sp, #8
  403aac:	2204      	movs	r2, #4
  403aae:	eb0d 0302 	add.w	r3, sp, r2
  403ab2:	4c49      	ldr	r4, [pc, #292]	; (403bd8 <play+0x2b8>)
  403ab4:	47a0      	blx	r4
				size_sound  = FCC(Buff[0],Buff[1],Buff[2],Buff[3]);
  403ab6:	f89d 400b 	ldrb.w	r4, [sp, #11]
  403aba:	f89d 300a 	ldrb.w	r3, [sp, #10]
  403abe:	041b      	lsls	r3, r3, #16
  403ac0:	eb03 6404 	add.w	r4, r3, r4, lsl #24
  403ac4:	f89d 3008 	ldrb.w	r3, [sp, #8]
  403ac8:	4423      	add	r3, r4
  403aca:	f89d 4009 	ldrb.w	r4, [sp, #9]
  403ace:	eb03 2404 	add.w	r4, r3, r4, lsl #8
				printf(" %08lX\n", size_sound);
  403ad2:	4849      	ldr	r0, [pc, #292]	; (403bf8 <play+0x2d8>)
  403ad4:	4621      	mov	r1, r4
  403ad6:	47a8      	blx	r5
				printf("(    ) %u \n", (int16_t)((float)size_sound/44100.0/2.0));
  403ad8:	4620      	mov	r0, r4
  403ada:	4b48      	ldr	r3, [pc, #288]	; (403bfc <play+0x2dc>)
  403adc:	4798      	blx	r3
  403ade:	4b48      	ldr	r3, [pc, #288]	; (403c00 <play+0x2e0>)
  403ae0:	4798      	blx	r3
  403ae2:	a32b      	add	r3, pc, #172	; (adr r3, 403b90 <play+0x270>)
  403ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ae8:	4c46      	ldr	r4, [pc, #280]	; (403c04 <play+0x2e4>)
  403aea:	47a0      	blx	r4
  403aec:	2200      	movs	r2, #0
  403aee:	4b46      	ldr	r3, [pc, #280]	; (403c08 <play+0x2e8>)
  403af0:	4c46      	ldr	r4, [pc, #280]	; (403c0c <play+0x2ec>)
  403af2:	47a0      	blx	r4
  403af4:	4b46      	ldr	r3, [pc, #280]	; (403c10 <play+0x2f0>)
  403af6:	4798      	blx	r3
  403af8:	b201      	sxth	r1, r0
  403afa:	4846      	ldr	r0, [pc, #280]	; (403c14 <play+0x2f4>)
  403afc:	47a8      	blx	r5
			goto main_end_of_test;
		}
	}

	//  
	status_buf=0;
  403afe:	2200      	movs	r2, #0
  403b00:	4b45      	ldr	r3, [pc, #276]	; (403c18 <play+0x2f8>)
  403b02:	701a      	strb	r2, [r3, #0]
	do{
		if(g_flag_stop){g_flag_stop=0;break;}
  403b04:	4d45      	ldr	r5, [pc, #276]	; (403c1c <play+0x2fc>)
		
		while(status_buf&(1<<BUFF1_EMPTY)); //    
  403b06:	461c      	mov	r4, r3
  403b08:	e007      	b.n	403b1a <play+0x1fa>
  403b0a:	3c01      	subs	r4, #1
				break;
			}
		}

		i++;
		if(i==200){
  403b0c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
  403b10:	d1a7      	bne.n	403a62 <play+0x142>
			printf(" data  \n");
  403b12:	4843      	ldr	r0, [pc, #268]	; (403c20 <play+0x300>)
  403b14:	4b23      	ldr	r3, [pc, #140]	; (403ba4 <play+0x284>)
  403b16:	4798      	blx	r3
			goto main_end_of_test;
  403b18:	e031      	b.n	403b7e <play+0x25e>
	}

	//  
	status_buf=0;
	do{
		if(g_flag_stop){g_flag_stop=0;break;}
  403b1a:	782b      	ldrb	r3, [r5, #0]
  403b1c:	f013 0fff 	tst.w	r3, #255	; 0xff
  403b20:	d003      	beq.n	403b2a <play+0x20a>
  403b22:	2200      	movs	r2, #0
  403b24:	4b3d      	ldr	r3, [pc, #244]	; (403c1c <play+0x2fc>)
  403b26:	701a      	strb	r2, [r3, #0]
  403b28:	e022      	b.n	403b70 <play+0x250>
		
		while(status_buf&(1<<BUFF1_EMPTY)); //    
  403b2a:	7823      	ldrb	r3, [r4, #0]
  403b2c:	f013 0f01 	tst.w	r3, #1
  403b30:	d1fb      	bne.n	403b2a <play+0x20a>
		f_read(&file_object, Buff1_sound, sizeof(Buff1_sound), &temp);
  403b32:	a842      	add	r0, sp, #264	; 0x108
  403b34:	493b      	ldr	r1, [pc, #236]	; (403c24 <play+0x304>)
  403b36:	f241 123a 	movw	r2, #4410	; 0x113a
  403b3a:	ab01      	add	r3, sp, #4
  403b3c:	4e26      	ldr	r6, [pc, #152]	; (403bd8 <play+0x2b8>)
  403b3e:	47b0      	blx	r6
		status_buf|=(1<<BUFF1_EMPTY);
  403b40:	7823      	ldrb	r3, [r4, #0]
  403b42:	f043 0301 	orr.w	r3, r3, #1
  403b46:	7023      	strb	r3, [r4, #0]
		
		while(status_buf&(1<<BUFF2_EMPTY)); //    
  403b48:	7823      	ldrb	r3, [r4, #0]
  403b4a:	f013 0f02 	tst.w	r3, #2
  403b4e:	d1fb      	bne.n	403b48 <play+0x228>
		f_read(&file_object, Buff2_sound, sizeof(Buff2_sound), &temp);
  403b50:	a842      	add	r0, sp, #264	; 0x108
  403b52:	4935      	ldr	r1, [pc, #212]	; (403c28 <play+0x308>)
  403b54:	f241 123a 	movw	r2, #4410	; 0x113a
  403b58:	ab01      	add	r3, sp, #4
  403b5a:	4e1f      	ldr	r6, [pc, #124]	; (403bd8 <play+0x2b8>)
  403b5c:	47b0      	blx	r6
		status_buf|=(1<<BUFF2_EMPTY);
  403b5e:	7823      	ldrb	r3, [r4, #0]
  403b60:	f043 0302 	orr.w	r3, r3, #2
  403b64:	7023      	strb	r3, [r4, #0]

	}while(sizeof(Buff1_sound)==temp);
  403b66:	9a01      	ldr	r2, [sp, #4]
  403b68:	f241 133a 	movw	r3, #4410	; 0x113a
  403b6c:	429a      	cmp	r2, r3
  403b6e:	d0d4      	beq.n	403b1a <play+0x1fa>
	
	dacc_write_conversion_data(DACC_BASE, 0);
  403b70:	482e      	ldr	r0, [pc, #184]	; (403c2c <play+0x30c>)
  403b72:	2100      	movs	r1, #0
  403b74:	4b2e      	ldr	r3, [pc, #184]	; (403c30 <play+0x310>)
  403b76:	4798      	blx	r3
	printf("Test is successful.\r");
  403b78:	482e      	ldr	r0, [pc, #184]	; (403c34 <play+0x314>)
  403b7a:	4b0a      	ldr	r3, [pc, #40]	; (403ba4 <play+0x284>)
  403b7c:	4798      	blx	r3
	
	main_end_of_test:
	f_close(&file_object);
  403b7e:	a842      	add	r0, sp, #264	; 0x108
  403b80:	4b2d      	ldr	r3, [pc, #180]	; (403c38 <play+0x318>)
  403b82:	4798      	blx	r3
}
  403b84:	f50d 7d60 	add.w	sp, sp, #896	; 0x380
  403b88:	bd70      	pop	{r4, r5, r6, pc}
  403b8a:	bf00      	nop
  403b8c:	f3af 8000 	nop.w
  403b90:	00000000 	.word	0x00000000
  403b94:	40e58880 	.word	0x40e58880
  403b98:	0040ad08 	.word	0x0040ad08
  403b9c:	00404a85 	.word	0x00404a85
  403ba0:	0040ad10 	.word	0x0040ad10
  403ba4:	004048b9 	.word	0x004048b9
  403ba8:	00400bf9 	.word	0x00400bf9
  403bac:	004002bd 	.word	0x004002bd
  403bb0:	0040ad1c 	.word	0x0040ad1c
  403bb4:	0040ad30 	.word	0x0040ad30
  403bb8:	0040ad58 	.word	0x0040ad58
  403bbc:	004048e1 	.word	0x004048e1
  403bc0:	004032ed 	.word	0x004032ed
  403bc4:	0040ad68 	.word	0x0040ad68
  403bc8:	0040ad78 	.word	0x0040ad78
  403bcc:	0040ad80 	.word	0x0040ad80
  403bd0:	00403315 	.word	0x00403315
  403bd4:	0040ada0 	.word	0x0040ada0
  403bd8:	004034c5 	.word	0x004034c5
  403bdc:	0040addc 	.word	0x0040addc
  403be0:	46464952 	.word	0x46464952
  403be4:	0040adfc 	.word	0x0040adfc
  403be8:	0040ae0c 	.word	0x0040ae0c
  403bec:	0040ae18 	.word	0x0040ae18
  403bf0:	0040ae24 	.word	0x0040ae24
  403bf4:	0040ae34 	.word	0x0040ae34
  403bf8:	0040ae48 	.word	0x0040ae48
  403bfc:	004047b9 	.word	0x004047b9
  403c00:	00404131 	.word	0x00404131
  403c04:	0040442d 	.word	0x0040442d
  403c08:	3fe00000 	.word	0x3fe00000
  403c0c:	004041d9 	.word	0x004041d9
  403c10:	004045fd 	.word	0x004045fd
  403c14:	0040ae58 	.word	0x0040ae58
  403c18:	200009ee 	.word	0x200009ee
  403c1c:	200009a6 	.word	0x200009a6
  403c20:	0040ae8c 	.word	0x0040ae8c
  403c24:	200009f0 	.word	0x200009f0
  403c28:	20001b6c 	.word	0x20001b6c
  403c2c:	4003c000 	.word	0x4003c000
  403c30:	00400f69 	.word	0x00400f69
  403c34:	0040aea4 	.word	0x0040aea4
  403c38:	004036dd 	.word	0x004036dd

00403c3c <UART0_Handler>:
#define RX_BUFFER_SIZE0 30

uint8_t rx_buffer0[RX_BUFFER_SIZE0];
uint8_t global_rx0_wr_index = 0;

void UART0_Handler() {
  403c3c:	b500      	push	{lr}
  403c3e:	b083      	sub	sp, #12
	uint32_t dw_status = uart_get_status(UART0);
  403c40:	481d      	ldr	r0, [pc, #116]	; (403cb8 <UART0_Handler+0x7c>)
  403c42:	4b1e      	ldr	r3, [pc, #120]	; (403cbc <UART0_Handler+0x80>)
  403c44:	4798      	blx	r3

	if(dw_status & UART_SR_RXRDY) {
  403c46:	f010 0f01 	tst.w	r0, #1
  403c4a:	d031      	beq.n	403cb0 <UART0_Handler+0x74>
		uint8_t received_byte;
		uart_read(UART0, &received_byte);
  403c4c:	481a      	ldr	r0, [pc, #104]	; (403cb8 <UART0_Handler+0x7c>)
  403c4e:	f10d 0107 	add.w	r1, sp, #7
  403c52:	4b1b      	ldr	r3, [pc, #108]	; (403cc0 <UART0_Handler+0x84>)
  403c54:	4798      	blx	r3
		rx_buffer0[global_rx0_wr_index++] = received_byte;
  403c56:	4a1b      	ldr	r2, [pc, #108]	; (403cc4 <UART0_Handler+0x88>)
  403c58:	7811      	ldrb	r1, [r2, #0]
  403c5a:	1c4b      	adds	r3, r1, #1
  403c5c:	b2db      	uxtb	r3, r3
  403c5e:	7013      	strb	r3, [r2, #0]
  403c60:	f89d 2007 	ldrb.w	r2, [sp, #7]
  403c64:	4818      	ldr	r0, [pc, #96]	; (403cc8 <UART0_Handler+0x8c>)
  403c66:	5442      	strb	r2, [r0, r1]
		
		if(global_rx0_wr_index >= RX_BUFFER_SIZE0-1){
  403c68:	2b1c      	cmp	r3, #28
  403c6a:	d902      	bls.n	403c72 <UART0_Handler+0x36>
			global_rx0_wr_index = 0;
  403c6c:	2100      	movs	r1, #0
  403c6e:	4b15      	ldr	r3, [pc, #84]	; (403cc4 <UART0_Handler+0x88>)
  403c70:	7019      	strb	r1, [r3, #0]
		}
		if(received_byte == 0x0D){
  403c72:	2a0d      	cmp	r2, #13
  403c74:	d11c      	bne.n	403cb0 <UART0_Handler+0x74>
			//      
			// , 
			rx_buffer0[global_rx0_wr_index - 1] = 0; //   
  403c76:	4914      	ldr	r1, [pc, #80]	; (403cc8 <UART0_Handler+0x8c>)
  403c78:	4a12      	ldr	r2, [pc, #72]	; (403cc4 <UART0_Handler+0x88>)
  403c7a:	7813      	ldrb	r3, [r2, #0]
  403c7c:	440b      	add	r3, r1
  403c7e:	2000      	movs	r0, #0
  403c80:	f803 0c01 	strb.w	r0, [r3, #-1]
			global_rx0_wr_index = 0;
  403c84:	7010      	strb	r0, [r2, #0]
			
			//     
			if(strncmp("play=", rx_buffer0, 5) == 0){
  403c86:	4811      	ldr	r0, [pc, #68]	; (403ccc <UART0_Handler+0x90>)
  403c88:	2205      	movs	r2, #5
  403c8a:	4b11      	ldr	r3, [pc, #68]	; (403cd0 <UART0_Handler+0x94>)
  403c8c:	4798      	blx	r3
  403c8e:	b930      	cbnz	r0, 403c9e <UART0_Handler+0x62>
				sprintf(g_file_name,"%s",rx_buffer0+5);
  403c90:	4810      	ldr	r0, [pc, #64]	; (403cd4 <UART0_Handler+0x98>)
  403c92:	4911      	ldr	r1, [pc, #68]	; (403cd8 <UART0_Handler+0x9c>)
  403c94:	4b11      	ldr	r3, [pc, #68]	; (403cdc <UART0_Handler+0xa0>)
  403c96:	4798      	blx	r3
				g_flag_play=1;
  403c98:	2201      	movs	r2, #1
  403c9a:	4b11      	ldr	r3, [pc, #68]	; (403ce0 <UART0_Handler+0xa4>)
  403c9c:	701a      	strb	r2, [r3, #0]
			}
			//     
			if(strncmp("stop", rx_buffer0, 4) == 0){
  403c9e:	4811      	ldr	r0, [pc, #68]	; (403ce4 <UART0_Handler+0xa8>)
  403ca0:	4909      	ldr	r1, [pc, #36]	; (403cc8 <UART0_Handler+0x8c>)
  403ca2:	2204      	movs	r2, #4
  403ca4:	4b0a      	ldr	r3, [pc, #40]	; (403cd0 <UART0_Handler+0x94>)
  403ca6:	4798      	blx	r3
  403ca8:	b910      	cbnz	r0, 403cb0 <UART0_Handler+0x74>
				g_flag_stop=1;
  403caa:	2201      	movs	r2, #1
  403cac:	4b0e      	ldr	r3, [pc, #56]	; (403ce8 <UART0_Handler+0xac>)
  403cae:	701a      	strb	r2, [r3, #0]
			}
			
		}
		
	}
}
  403cb0:	b003      	add	sp, #12
  403cb2:	f85d fb04 	ldr.w	pc, [sp], #4
  403cb6:	bf00      	nop
  403cb8:	400e0600 	.word	0x400e0600
  403cbc:	00401ad5 	.word	0x00401ad5
  403cc0:	00401ae9 	.word	0x00401ae9
  403cc4:	200009a5 	.word	0x200009a5
  403cc8:	20001b4c 	.word	0x20001b4c
  403ccc:	0040aebc 	.word	0x0040aebc
  403cd0:	00404b8d 	.word	0x00404b8d
  403cd4:	20001b2c 	.word	0x20001b2c
  403cd8:	20001b51 	.word	0x20001b51
  403cdc:	00404ad1 	.word	0x00404ad1
  403ce0:	200009a4 	.word	0x200009a4
  403ce4:	0040aec4 	.word	0x0040aec4
  403ce8:	200009a6 	.word	0x200009a6

00403cec <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  403cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403cf0:	b084      	sub	sp, #16
 		.paritytype = CONF_TEST_PARITY,
 		.stopbits   = CONF_TEST_STOPBITS,
 	};
 
 	irq_initialize_vectors();
 	cpu_irq_enable();
  403cf2:	2501      	movs	r5, #1
  403cf4:	4b3b      	ldr	r3, [pc, #236]	; (403de4 <main+0xf8>)
  403cf6:	701d      	strb	r5, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403cf8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  403cfc:	b662      	cpsie	i
 
 	sysclk_init();
  403cfe:	4b3a      	ldr	r3, [pc, #232]	; (403de8 <main+0xfc>)
  403d00:	4798      	blx	r3
	board_init();
  403d02:	4b3a      	ldr	r3, [pc, #232]	; (403dec <main+0x100>)
  403d04:	4798      	blx	r3
  403d06:	201e      	movs	r0, #30
  403d08:	4f39      	ldr	r7, [pc, #228]	; (403df0 <main+0x104>)
  403d0a:	47b8      	blx	r7
static void dac_init(void){
	/* Enable clock for DACC */
	sysclk_enable_peripheral_clock(DACC_ID);

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  403d0c:	4c39      	ldr	r4, [pc, #228]	; (403df4 <main+0x108>)
  403d0e:	4620      	mov	r0, r4
  403d10:	4b39      	ldr	r3, [pc, #228]	; (403df8 <main+0x10c>)
  403d12:	4798      	blx	r3

	/* Half word transfer mode */
	dacc_set_transfer_mode(DACC_BASE, 0);
  403d14:	4620      	mov	r0, r4
  403d16:	2100      	movs	r1, #0
  403d18:	4b38      	ldr	r3, [pc, #224]	; (403dfc <main+0x110>)
  403d1a:	4798      	blx	r3

	/* Initialize timing, amplitude and frequency */
	dacc_set_timing(DACC_BASE, 0x08, 0, 0x10);
  403d1c:	4620      	mov	r0, r4
  403d1e:	2108      	movs	r1, #8
  403d20:	2200      	movs	r2, #0
  403d22:	2310      	movs	r3, #16
  403d24:	4e36      	ldr	r6, [pc, #216]	; (403e00 <main+0x114>)
  403d26:	47b0      	blx	r6

	/* Disable TAG and select output channel DACC_CHANNEL */
	dacc_set_channel_selection(DACC_BASE, DACC_CHANNEL);
  403d28:	4620      	mov	r0, r4
  403d2a:	4629      	mov	r1, r5
  403d2c:	4b35      	ldr	r3, [pc, #212]	; (403e04 <main+0x118>)
  403d2e:	4798      	blx	r3

	/* Enable output channel DACC_CHANNEL */
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  403d30:	4620      	mov	r0, r4
  403d32:	4629      	mov	r1, r5
  403d34:	4b34      	ldr	r3, [pc, #208]	; (403e08 <main+0x11c>)
  403d36:	4798      	blx	r3

	/* Set up analog current */
	dacc_set_analog_control(DACC_BASE, DACC_ANALOG_CONTROL);
  403d38:	4620      	mov	r0, r4
  403d3a:	f44f 7185 	mov.w	r1, #266	; 0x10a
  403d3e:	4b33      	ldr	r3, [pc, #204]	; (403e0c <main+0x120>)
  403d40:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  403d42:	4b33      	ldr	r3, [pc, #204]	; (403e10 <main+0x124>)
  403d44:	f44f 622a 	mov.w	r2, #2720	; 0xaa0
  403d48:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403d4a:	21f0      	movs	r1, #240	; 0xf0
  403d4c:	4a31      	ldr	r2, [pc, #196]	; (403e14 <main+0x128>)
  403d4e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  403d52:	2600      	movs	r6, #0
  403d54:	609e      	str	r6, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  403d56:	2207      	movs	r2, #7
  403d58:	601a      	str	r2, [r3, #0]
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403d5a:	f504 2424 	add.w	r4, r4, #671744	; 0xa4000
  403d5e:	f504 64c0 	add.w	r4, r4, #1536	; 0x600
  403d62:	4b2d      	ldr	r3, [pc, #180]	; (403e18 <main+0x12c>)
  403d64:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403d66:	4a2d      	ldr	r2, [pc, #180]	; (403e1c <main+0x130>)
  403d68:	4b2d      	ldr	r3, [pc, #180]	; (403e20 <main+0x134>)
  403d6a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403d6c:	4a2d      	ldr	r2, [pc, #180]	; (403e24 <main+0x138>)
  403d6e:	4b2e      	ldr	r3, [pc, #184]	; (403e28 <main+0x13c>)
  403d70:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  403d72:	4b2e      	ldr	r3, [pc, #184]	; (403e2c <main+0x140>)
  403d74:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  403d76:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403d7a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  403d7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403d80:	9303      	str	r3, [sp, #12]
  403d82:	2008      	movs	r0, #8
  403d84:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  403d86:	4620      	mov	r0, r4
  403d88:	a901      	add	r1, sp, #4
  403d8a:	4b29      	ldr	r3, [pc, #164]	; (403e30 <main+0x144>)
  403d8c:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403d8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 403e64 <main+0x178>
  403d92:	f8d8 3000 	ldr.w	r3, [r8]
  403d96:	6898      	ldr	r0, [r3, #8]
  403d98:	4631      	mov	r1, r6
  403d9a:	4f26      	ldr	r7, [pc, #152]	; (403e34 <main+0x148>)
  403d9c:	47b8      	blx	r7
	setbuf(stdin, NULL);
  403d9e:	f8d8 3000 	ldr.w	r3, [r8]
  403da2:	6858      	ldr	r0, [r3, #4]
  403da4:	4631      	mov	r1, r6
  403da6:	47b8      	blx	r7
	SysTick_Config(sysclk_get_cpu_hz() / 44100);
	
 	stdio_serial_init(CONF_TEST_USART, &usart_serial_options);

	//   UART-  
	uart_enable_interrupt(UART0,UART_IER_RXRDY);
  403da8:	4620      	mov	r0, r4
  403daa:	4629      	mov	r1, r5
  403dac:	4b22      	ldr	r3, [pc, #136]	; (403e38 <main+0x14c>)
  403dae:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403db0:	f44f 7280 	mov.w	r2, #256	; 0x100
  403db4:	4b21      	ldr	r3, [pc, #132]	; (403e3c <main+0x150>)
  403db6:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(UART0_IRQn);
 
 	/* Initialize SD MMC stack */
 	sd_mmc_init();
  403db8:	4b21      	ldr	r3, [pc, #132]	; (403e40 <main+0x154>)
  403dba:	4798      	blx	r3
 
 	printf("\x0C\n\r-- SD/MMC/SDIO Card Example on FatFs --\r");
  403dbc:	4821      	ldr	r0, [pc, #132]	; (403e44 <main+0x158>)
  403dbe:	4c22      	ldr	r4, [pc, #136]	; (403e48 <main+0x15c>)
  403dc0:	47a0      	blx	r4
 	printf("-- Compiled: %s %s --\r", __DATE__, __TIME__);
  403dc2:	4822      	ldr	r0, [pc, #136]	; (403e4c <main+0x160>)
  403dc4:	4922      	ldr	r1, [pc, #136]	; (403e50 <main+0x164>)
  403dc6:	4a23      	ldr	r2, [pc, #140]	; (403e54 <main+0x168>)
  403dc8:	47a0      	blx	r4
	
	
	
 	while (1) {
		 if(g_flag_play){
  403dca:	4c23      	ldr	r4, [pc, #140]	; (403e58 <main+0x16c>)
			 g_flag_play=0;
			 play(g_file_name);
  403dcc:	4d23      	ldr	r5, [pc, #140]	; (403e5c <main+0x170>)
 	printf("-- Compiled: %s %s --\r", __DATE__, __TIME__);
	
	
	
 	while (1) {
		 if(g_flag_play){
  403dce:	7823      	ldrb	r3, [r4, #0]
  403dd0:	f013 0fff 	tst.w	r3, #255	; 0xff
  403dd4:	d0fb      	beq.n	403dce <main+0xe2>
			 g_flag_play=0;
  403dd6:	2300      	movs	r3, #0
  403dd8:	7023      	strb	r3, [r4, #0]
			 play(g_file_name);
  403dda:	4628      	mov	r0, r5
  403ddc:	4b20      	ldr	r3, [pc, #128]	; (403e60 <main+0x174>)
  403dde:	4798      	blx	r3
  403de0:	e7f5      	b.n	403dce <main+0xe2>
  403de2:	bf00      	nop
  403de4:	20000030 	.word	0x20000030
  403de8:	00400d39 	.word	0x00400d39
  403dec:	00400e9d 	.word	0x00400e9d
  403df0:	00401955 	.word	0x00401955
  403df4:	4003c000 	.word	0x4003c000
  403df8:	00400f39 	.word	0x00400f39
  403dfc:	00400f41 	.word	0x00400f41
  403e00:	00400f85 	.word	0x00400f85
  403e04:	00400f6d 	.word	0x00400f6d
  403e08:	00400fb5 	.word	0x00400fb5
  403e0c:	00400fc9 	.word	0x00400fc9
  403e10:	e000e010 	.word	0xe000e010
  403e14:	e000ed00 	.word	0xe000ed00
  403e18:	200009e4 	.word	0x200009e4
  403e1c:	004037f1 	.word	0x004037f1
  403e20:	200009e0 	.word	0x200009e0
  403e24:	00403769 	.word	0x00403769
  403e28:	200009dc 	.word	0x200009dc
  403e2c:	07270e00 	.word	0x07270e00
  403e30:	00401a99 	.word	0x00401a99
  403e34:	0040497d 	.word	0x0040497d
  403e38:	00401ad1 	.word	0x00401ad1
  403e3c:	e000e100 	.word	0xe000e100
  403e40:	0040029d 	.word	0x0040029d
  403e44:	0040aecc 	.word	0x0040aecc
  403e48:	004048b9 	.word	0x004048b9
  403e4c:	0040aef8 	.word	0x0040aef8
  403e50:	0040af10 	.word	0x0040af10
  403e54:	0040af1c 	.word	0x0040af1c
  403e58:	200009a4 	.word	0x200009a4
  403e5c:	20001b2c 	.word	0x20001b2c
  403e60:	00403921 	.word	0x00403921
  403e64:	20000460 	.word	0x20000460

00403e68 <__aeabi_drsub>:
  403e68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403e6c:	e002      	b.n	403e74 <__adddf3>
  403e6e:	bf00      	nop

00403e70 <__aeabi_dsub>:
  403e70:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403e74 <__adddf3>:
  403e74:	b530      	push	{r4, r5, lr}
  403e76:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403e7a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403e7e:	ea94 0f05 	teq	r4, r5
  403e82:	bf08      	it	eq
  403e84:	ea90 0f02 	teqeq	r0, r2
  403e88:	bf1f      	itttt	ne
  403e8a:	ea54 0c00 	orrsne.w	ip, r4, r0
  403e8e:	ea55 0c02 	orrsne.w	ip, r5, r2
  403e92:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403e96:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403e9a:	f000 80e2 	beq.w	404062 <__adddf3+0x1ee>
  403e9e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403ea2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403ea6:	bfb8      	it	lt
  403ea8:	426d      	neglt	r5, r5
  403eaa:	dd0c      	ble.n	403ec6 <__adddf3+0x52>
  403eac:	442c      	add	r4, r5
  403eae:	ea80 0202 	eor.w	r2, r0, r2
  403eb2:	ea81 0303 	eor.w	r3, r1, r3
  403eb6:	ea82 0000 	eor.w	r0, r2, r0
  403eba:	ea83 0101 	eor.w	r1, r3, r1
  403ebe:	ea80 0202 	eor.w	r2, r0, r2
  403ec2:	ea81 0303 	eor.w	r3, r1, r3
  403ec6:	2d36      	cmp	r5, #54	; 0x36
  403ec8:	bf88      	it	hi
  403eca:	bd30      	pophi	{r4, r5, pc}
  403ecc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403ed0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403ed4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403ed8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403edc:	d002      	beq.n	403ee4 <__adddf3+0x70>
  403ede:	4240      	negs	r0, r0
  403ee0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403ee4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403ee8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403eec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403ef0:	d002      	beq.n	403ef8 <__adddf3+0x84>
  403ef2:	4252      	negs	r2, r2
  403ef4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403ef8:	ea94 0f05 	teq	r4, r5
  403efc:	f000 80a7 	beq.w	40404e <__adddf3+0x1da>
  403f00:	f1a4 0401 	sub.w	r4, r4, #1
  403f04:	f1d5 0e20 	rsbs	lr, r5, #32
  403f08:	db0d      	blt.n	403f26 <__adddf3+0xb2>
  403f0a:	fa02 fc0e 	lsl.w	ip, r2, lr
  403f0e:	fa22 f205 	lsr.w	r2, r2, r5
  403f12:	1880      	adds	r0, r0, r2
  403f14:	f141 0100 	adc.w	r1, r1, #0
  403f18:	fa03 f20e 	lsl.w	r2, r3, lr
  403f1c:	1880      	adds	r0, r0, r2
  403f1e:	fa43 f305 	asr.w	r3, r3, r5
  403f22:	4159      	adcs	r1, r3
  403f24:	e00e      	b.n	403f44 <__adddf3+0xd0>
  403f26:	f1a5 0520 	sub.w	r5, r5, #32
  403f2a:	f10e 0e20 	add.w	lr, lr, #32
  403f2e:	2a01      	cmp	r2, #1
  403f30:	fa03 fc0e 	lsl.w	ip, r3, lr
  403f34:	bf28      	it	cs
  403f36:	f04c 0c02 	orrcs.w	ip, ip, #2
  403f3a:	fa43 f305 	asr.w	r3, r3, r5
  403f3e:	18c0      	adds	r0, r0, r3
  403f40:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403f44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403f48:	d507      	bpl.n	403f5a <__adddf3+0xe6>
  403f4a:	f04f 0e00 	mov.w	lr, #0
  403f4e:	f1dc 0c00 	rsbs	ip, ip, #0
  403f52:	eb7e 0000 	sbcs.w	r0, lr, r0
  403f56:	eb6e 0101 	sbc.w	r1, lr, r1
  403f5a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403f5e:	d31b      	bcc.n	403f98 <__adddf3+0x124>
  403f60:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403f64:	d30c      	bcc.n	403f80 <__adddf3+0x10c>
  403f66:	0849      	lsrs	r1, r1, #1
  403f68:	ea5f 0030 	movs.w	r0, r0, rrx
  403f6c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403f70:	f104 0401 	add.w	r4, r4, #1
  403f74:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403f78:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403f7c:	f080 809a 	bcs.w	4040b4 <__adddf3+0x240>
  403f80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403f84:	bf08      	it	eq
  403f86:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403f8a:	f150 0000 	adcs.w	r0, r0, #0
  403f8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403f92:	ea41 0105 	orr.w	r1, r1, r5
  403f96:	bd30      	pop	{r4, r5, pc}
  403f98:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403f9c:	4140      	adcs	r0, r0
  403f9e:	eb41 0101 	adc.w	r1, r1, r1
  403fa2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403fa6:	f1a4 0401 	sub.w	r4, r4, #1
  403faa:	d1e9      	bne.n	403f80 <__adddf3+0x10c>
  403fac:	f091 0f00 	teq	r1, #0
  403fb0:	bf04      	itt	eq
  403fb2:	4601      	moveq	r1, r0
  403fb4:	2000      	moveq	r0, #0
  403fb6:	fab1 f381 	clz	r3, r1
  403fba:	bf08      	it	eq
  403fbc:	3320      	addeq	r3, #32
  403fbe:	f1a3 030b 	sub.w	r3, r3, #11
  403fc2:	f1b3 0220 	subs.w	r2, r3, #32
  403fc6:	da0c      	bge.n	403fe2 <__adddf3+0x16e>
  403fc8:	320c      	adds	r2, #12
  403fca:	dd08      	ble.n	403fde <__adddf3+0x16a>
  403fcc:	f102 0c14 	add.w	ip, r2, #20
  403fd0:	f1c2 020c 	rsb	r2, r2, #12
  403fd4:	fa01 f00c 	lsl.w	r0, r1, ip
  403fd8:	fa21 f102 	lsr.w	r1, r1, r2
  403fdc:	e00c      	b.n	403ff8 <__adddf3+0x184>
  403fde:	f102 0214 	add.w	r2, r2, #20
  403fe2:	bfd8      	it	le
  403fe4:	f1c2 0c20 	rsble	ip, r2, #32
  403fe8:	fa01 f102 	lsl.w	r1, r1, r2
  403fec:	fa20 fc0c 	lsr.w	ip, r0, ip
  403ff0:	bfdc      	itt	le
  403ff2:	ea41 010c 	orrle.w	r1, r1, ip
  403ff6:	4090      	lslle	r0, r2
  403ff8:	1ae4      	subs	r4, r4, r3
  403ffa:	bfa2      	ittt	ge
  403ffc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404000:	4329      	orrge	r1, r5
  404002:	bd30      	popge	{r4, r5, pc}
  404004:	ea6f 0404 	mvn.w	r4, r4
  404008:	3c1f      	subs	r4, #31
  40400a:	da1c      	bge.n	404046 <__adddf3+0x1d2>
  40400c:	340c      	adds	r4, #12
  40400e:	dc0e      	bgt.n	40402e <__adddf3+0x1ba>
  404010:	f104 0414 	add.w	r4, r4, #20
  404014:	f1c4 0220 	rsb	r2, r4, #32
  404018:	fa20 f004 	lsr.w	r0, r0, r4
  40401c:	fa01 f302 	lsl.w	r3, r1, r2
  404020:	ea40 0003 	orr.w	r0, r0, r3
  404024:	fa21 f304 	lsr.w	r3, r1, r4
  404028:	ea45 0103 	orr.w	r1, r5, r3
  40402c:	bd30      	pop	{r4, r5, pc}
  40402e:	f1c4 040c 	rsb	r4, r4, #12
  404032:	f1c4 0220 	rsb	r2, r4, #32
  404036:	fa20 f002 	lsr.w	r0, r0, r2
  40403a:	fa01 f304 	lsl.w	r3, r1, r4
  40403e:	ea40 0003 	orr.w	r0, r0, r3
  404042:	4629      	mov	r1, r5
  404044:	bd30      	pop	{r4, r5, pc}
  404046:	fa21 f004 	lsr.w	r0, r1, r4
  40404a:	4629      	mov	r1, r5
  40404c:	bd30      	pop	{r4, r5, pc}
  40404e:	f094 0f00 	teq	r4, #0
  404052:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  404056:	bf06      	itte	eq
  404058:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40405c:	3401      	addeq	r4, #1
  40405e:	3d01      	subne	r5, #1
  404060:	e74e      	b.n	403f00 <__adddf3+0x8c>
  404062:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404066:	bf18      	it	ne
  404068:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40406c:	d029      	beq.n	4040c2 <__adddf3+0x24e>
  40406e:	ea94 0f05 	teq	r4, r5
  404072:	bf08      	it	eq
  404074:	ea90 0f02 	teqeq	r0, r2
  404078:	d005      	beq.n	404086 <__adddf3+0x212>
  40407a:	ea54 0c00 	orrs.w	ip, r4, r0
  40407e:	bf04      	itt	eq
  404080:	4619      	moveq	r1, r3
  404082:	4610      	moveq	r0, r2
  404084:	bd30      	pop	{r4, r5, pc}
  404086:	ea91 0f03 	teq	r1, r3
  40408a:	bf1e      	ittt	ne
  40408c:	2100      	movne	r1, #0
  40408e:	2000      	movne	r0, #0
  404090:	bd30      	popne	{r4, r5, pc}
  404092:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  404096:	d105      	bne.n	4040a4 <__adddf3+0x230>
  404098:	0040      	lsls	r0, r0, #1
  40409a:	4149      	adcs	r1, r1
  40409c:	bf28      	it	cs
  40409e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4040a2:	bd30      	pop	{r4, r5, pc}
  4040a4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4040a8:	bf3c      	itt	cc
  4040aa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4040ae:	bd30      	popcc	{r4, r5, pc}
  4040b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4040b4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4040b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4040bc:	f04f 0000 	mov.w	r0, #0
  4040c0:	bd30      	pop	{r4, r5, pc}
  4040c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4040c6:	bf1a      	itte	ne
  4040c8:	4619      	movne	r1, r3
  4040ca:	4610      	movne	r0, r2
  4040cc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4040d0:	bf1c      	itt	ne
  4040d2:	460b      	movne	r3, r1
  4040d4:	4602      	movne	r2, r0
  4040d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4040da:	bf06      	itte	eq
  4040dc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4040e0:	ea91 0f03 	teqeq	r1, r3
  4040e4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4040e8:	bd30      	pop	{r4, r5, pc}
  4040ea:	bf00      	nop

004040ec <__aeabi_ui2d>:
  4040ec:	f090 0f00 	teq	r0, #0
  4040f0:	bf04      	itt	eq
  4040f2:	2100      	moveq	r1, #0
  4040f4:	4770      	bxeq	lr
  4040f6:	b530      	push	{r4, r5, lr}
  4040f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4040fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404100:	f04f 0500 	mov.w	r5, #0
  404104:	f04f 0100 	mov.w	r1, #0
  404108:	e750      	b.n	403fac <__adddf3+0x138>
  40410a:	bf00      	nop

0040410c <__aeabi_i2d>:
  40410c:	f090 0f00 	teq	r0, #0
  404110:	bf04      	itt	eq
  404112:	2100      	moveq	r1, #0
  404114:	4770      	bxeq	lr
  404116:	b530      	push	{r4, r5, lr}
  404118:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40411c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404120:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404124:	bf48      	it	mi
  404126:	4240      	negmi	r0, r0
  404128:	f04f 0100 	mov.w	r1, #0
  40412c:	e73e      	b.n	403fac <__adddf3+0x138>
  40412e:	bf00      	nop

00404130 <__aeabi_f2d>:
  404130:	0042      	lsls	r2, r0, #1
  404132:	ea4f 01e2 	mov.w	r1, r2, asr #3
  404136:	ea4f 0131 	mov.w	r1, r1, rrx
  40413a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40413e:	bf1f      	itttt	ne
  404140:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404144:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404148:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40414c:	4770      	bxne	lr
  40414e:	f092 0f00 	teq	r2, #0
  404152:	bf14      	ite	ne
  404154:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404158:	4770      	bxeq	lr
  40415a:	b530      	push	{r4, r5, lr}
  40415c:	f44f 7460 	mov.w	r4, #896	; 0x380
  404160:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404164:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404168:	e720      	b.n	403fac <__adddf3+0x138>
  40416a:	bf00      	nop

0040416c <__aeabi_ul2d>:
  40416c:	ea50 0201 	orrs.w	r2, r0, r1
  404170:	bf08      	it	eq
  404172:	4770      	bxeq	lr
  404174:	b530      	push	{r4, r5, lr}
  404176:	f04f 0500 	mov.w	r5, #0
  40417a:	e00a      	b.n	404192 <__aeabi_l2d+0x16>

0040417c <__aeabi_l2d>:
  40417c:	ea50 0201 	orrs.w	r2, r0, r1
  404180:	bf08      	it	eq
  404182:	4770      	bxeq	lr
  404184:	b530      	push	{r4, r5, lr}
  404186:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40418a:	d502      	bpl.n	404192 <__aeabi_l2d+0x16>
  40418c:	4240      	negs	r0, r0
  40418e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404192:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404196:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40419a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40419e:	f43f aedc 	beq.w	403f5a <__adddf3+0xe6>
  4041a2:	f04f 0203 	mov.w	r2, #3
  4041a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4041aa:	bf18      	it	ne
  4041ac:	3203      	addne	r2, #3
  4041ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4041b2:	bf18      	it	ne
  4041b4:	3203      	addne	r2, #3
  4041b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4041ba:	f1c2 0320 	rsb	r3, r2, #32
  4041be:	fa00 fc03 	lsl.w	ip, r0, r3
  4041c2:	fa20 f002 	lsr.w	r0, r0, r2
  4041c6:	fa01 fe03 	lsl.w	lr, r1, r3
  4041ca:	ea40 000e 	orr.w	r0, r0, lr
  4041ce:	fa21 f102 	lsr.w	r1, r1, r2
  4041d2:	4414      	add	r4, r2
  4041d4:	e6c1      	b.n	403f5a <__adddf3+0xe6>
  4041d6:	bf00      	nop

004041d8 <__aeabi_dmul>:
  4041d8:	b570      	push	{r4, r5, r6, lr}
  4041da:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4041de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4041e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4041e6:	bf1d      	ittte	ne
  4041e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4041ec:	ea94 0f0c 	teqne	r4, ip
  4041f0:	ea95 0f0c 	teqne	r5, ip
  4041f4:	f000 f8de 	bleq	4043b4 <__aeabi_dmul+0x1dc>
  4041f8:	442c      	add	r4, r5
  4041fa:	ea81 0603 	eor.w	r6, r1, r3
  4041fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  404206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40420a:	bf18      	it	ne
  40420c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404218:	d038      	beq.n	40428c <__aeabi_dmul+0xb4>
  40421a:	fba0 ce02 	umull	ip, lr, r0, r2
  40421e:	f04f 0500 	mov.w	r5, #0
  404222:	fbe1 e502 	umlal	lr, r5, r1, r2
  404226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40422a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40422e:	f04f 0600 	mov.w	r6, #0
  404232:	fbe1 5603 	umlal	r5, r6, r1, r3
  404236:	f09c 0f00 	teq	ip, #0
  40423a:	bf18      	it	ne
  40423c:	f04e 0e01 	orrne.w	lr, lr, #1
  404240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40424c:	d204      	bcs.n	404258 <__aeabi_dmul+0x80>
  40424e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404252:	416d      	adcs	r5, r5
  404254:	eb46 0606 	adc.w	r6, r6, r6
  404258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40425c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40426c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404270:	bf88      	it	hi
  404272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404276:	d81e      	bhi.n	4042b6 <__aeabi_dmul+0xde>
  404278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40427c:	bf08      	it	eq
  40427e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404282:	f150 0000 	adcs.w	r0, r0, #0
  404286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40428a:	bd70      	pop	{r4, r5, r6, pc}
  40428c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404290:	ea46 0101 	orr.w	r1, r6, r1
  404294:	ea40 0002 	orr.w	r0, r0, r2
  404298:	ea81 0103 	eor.w	r1, r1, r3
  40429c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4042a0:	bfc2      	ittt	gt
  4042a2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4042a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4042aa:	bd70      	popgt	{r4, r5, r6, pc}
  4042ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4042b0:	f04f 0e00 	mov.w	lr, #0
  4042b4:	3c01      	subs	r4, #1
  4042b6:	f300 80ab 	bgt.w	404410 <__aeabi_dmul+0x238>
  4042ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4042be:	bfde      	ittt	le
  4042c0:	2000      	movle	r0, #0
  4042c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4042c6:	bd70      	pople	{r4, r5, r6, pc}
  4042c8:	f1c4 0400 	rsb	r4, r4, #0
  4042cc:	3c20      	subs	r4, #32
  4042ce:	da35      	bge.n	40433c <__aeabi_dmul+0x164>
  4042d0:	340c      	adds	r4, #12
  4042d2:	dc1b      	bgt.n	40430c <__aeabi_dmul+0x134>
  4042d4:	f104 0414 	add.w	r4, r4, #20
  4042d8:	f1c4 0520 	rsb	r5, r4, #32
  4042dc:	fa00 f305 	lsl.w	r3, r0, r5
  4042e0:	fa20 f004 	lsr.w	r0, r0, r4
  4042e4:	fa01 f205 	lsl.w	r2, r1, r5
  4042e8:	ea40 0002 	orr.w	r0, r0, r2
  4042ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4042f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4042f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4042f8:	fa21 f604 	lsr.w	r6, r1, r4
  4042fc:	eb42 0106 	adc.w	r1, r2, r6
  404300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404304:	bf08      	it	eq
  404306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40430a:	bd70      	pop	{r4, r5, r6, pc}
  40430c:	f1c4 040c 	rsb	r4, r4, #12
  404310:	f1c4 0520 	rsb	r5, r4, #32
  404314:	fa00 f304 	lsl.w	r3, r0, r4
  404318:	fa20 f005 	lsr.w	r0, r0, r5
  40431c:	fa01 f204 	lsl.w	r2, r1, r4
  404320:	ea40 0002 	orr.w	r0, r0, r2
  404324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40432c:	f141 0100 	adc.w	r1, r1, #0
  404330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404334:	bf08      	it	eq
  404336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40433a:	bd70      	pop	{r4, r5, r6, pc}
  40433c:	f1c4 0520 	rsb	r5, r4, #32
  404340:	fa00 f205 	lsl.w	r2, r0, r5
  404344:	ea4e 0e02 	orr.w	lr, lr, r2
  404348:	fa20 f304 	lsr.w	r3, r0, r4
  40434c:	fa01 f205 	lsl.w	r2, r1, r5
  404350:	ea43 0302 	orr.w	r3, r3, r2
  404354:	fa21 f004 	lsr.w	r0, r1, r4
  404358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40435c:	fa21 f204 	lsr.w	r2, r1, r4
  404360:	ea20 0002 	bic.w	r0, r0, r2
  404364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40436c:	bf08      	it	eq
  40436e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404372:	bd70      	pop	{r4, r5, r6, pc}
  404374:	f094 0f00 	teq	r4, #0
  404378:	d10f      	bne.n	40439a <__aeabi_dmul+0x1c2>
  40437a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40437e:	0040      	lsls	r0, r0, #1
  404380:	eb41 0101 	adc.w	r1, r1, r1
  404384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404388:	bf08      	it	eq
  40438a:	3c01      	subeq	r4, #1
  40438c:	d0f7      	beq.n	40437e <__aeabi_dmul+0x1a6>
  40438e:	ea41 0106 	orr.w	r1, r1, r6
  404392:	f095 0f00 	teq	r5, #0
  404396:	bf18      	it	ne
  404398:	4770      	bxne	lr
  40439a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40439e:	0052      	lsls	r2, r2, #1
  4043a0:	eb43 0303 	adc.w	r3, r3, r3
  4043a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4043a8:	bf08      	it	eq
  4043aa:	3d01      	subeq	r5, #1
  4043ac:	d0f7      	beq.n	40439e <__aeabi_dmul+0x1c6>
  4043ae:	ea43 0306 	orr.w	r3, r3, r6
  4043b2:	4770      	bx	lr
  4043b4:	ea94 0f0c 	teq	r4, ip
  4043b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4043bc:	bf18      	it	ne
  4043be:	ea95 0f0c 	teqne	r5, ip
  4043c2:	d00c      	beq.n	4043de <__aeabi_dmul+0x206>
  4043c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4043c8:	bf18      	it	ne
  4043ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4043ce:	d1d1      	bne.n	404374 <__aeabi_dmul+0x19c>
  4043d0:	ea81 0103 	eor.w	r1, r1, r3
  4043d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4043d8:	f04f 0000 	mov.w	r0, #0
  4043dc:	bd70      	pop	{r4, r5, r6, pc}
  4043de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4043e2:	bf06      	itte	eq
  4043e4:	4610      	moveq	r0, r2
  4043e6:	4619      	moveq	r1, r3
  4043e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4043ec:	d019      	beq.n	404422 <__aeabi_dmul+0x24a>
  4043ee:	ea94 0f0c 	teq	r4, ip
  4043f2:	d102      	bne.n	4043fa <__aeabi_dmul+0x222>
  4043f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4043f8:	d113      	bne.n	404422 <__aeabi_dmul+0x24a>
  4043fa:	ea95 0f0c 	teq	r5, ip
  4043fe:	d105      	bne.n	40440c <__aeabi_dmul+0x234>
  404400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404404:	bf1c      	itt	ne
  404406:	4610      	movne	r0, r2
  404408:	4619      	movne	r1, r3
  40440a:	d10a      	bne.n	404422 <__aeabi_dmul+0x24a>
  40440c:	ea81 0103 	eor.w	r1, r1, r3
  404410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40441c:	f04f 0000 	mov.w	r0, #0
  404420:	bd70      	pop	{r4, r5, r6, pc}
  404422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40442a:	bd70      	pop	{r4, r5, r6, pc}

0040442c <__aeabi_ddiv>:
  40442c:	b570      	push	{r4, r5, r6, lr}
  40442e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404432:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404436:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40443a:	bf1d      	ittte	ne
  40443c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404440:	ea94 0f0c 	teqne	r4, ip
  404444:	ea95 0f0c 	teqne	r5, ip
  404448:	f000 f8a7 	bleq	40459a <__aeabi_ddiv+0x16e>
  40444c:	eba4 0405 	sub.w	r4, r4, r5
  404450:	ea81 0e03 	eor.w	lr, r1, r3
  404454:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404458:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40445c:	f000 8088 	beq.w	404570 <__aeabi_ddiv+0x144>
  404460:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404464:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404468:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40446c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404470:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404474:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404478:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40447c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404480:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404484:	429d      	cmp	r5, r3
  404486:	bf08      	it	eq
  404488:	4296      	cmpeq	r6, r2
  40448a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40448e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404492:	d202      	bcs.n	40449a <__aeabi_ddiv+0x6e>
  404494:	085b      	lsrs	r3, r3, #1
  404496:	ea4f 0232 	mov.w	r2, r2, rrx
  40449a:	1ab6      	subs	r6, r6, r2
  40449c:	eb65 0503 	sbc.w	r5, r5, r3
  4044a0:	085b      	lsrs	r3, r3, #1
  4044a2:	ea4f 0232 	mov.w	r2, r2, rrx
  4044a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4044aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4044ae:	ebb6 0e02 	subs.w	lr, r6, r2
  4044b2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4044b6:	bf22      	ittt	cs
  4044b8:	1ab6      	subcs	r6, r6, r2
  4044ba:	4675      	movcs	r5, lr
  4044bc:	ea40 000c 	orrcs.w	r0, r0, ip
  4044c0:	085b      	lsrs	r3, r3, #1
  4044c2:	ea4f 0232 	mov.w	r2, r2, rrx
  4044c6:	ebb6 0e02 	subs.w	lr, r6, r2
  4044ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  4044ce:	bf22      	ittt	cs
  4044d0:	1ab6      	subcs	r6, r6, r2
  4044d2:	4675      	movcs	r5, lr
  4044d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4044d8:	085b      	lsrs	r3, r3, #1
  4044da:	ea4f 0232 	mov.w	r2, r2, rrx
  4044de:	ebb6 0e02 	subs.w	lr, r6, r2
  4044e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4044e6:	bf22      	ittt	cs
  4044e8:	1ab6      	subcs	r6, r6, r2
  4044ea:	4675      	movcs	r5, lr
  4044ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4044f0:	085b      	lsrs	r3, r3, #1
  4044f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4044f6:	ebb6 0e02 	subs.w	lr, r6, r2
  4044fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4044fe:	bf22      	ittt	cs
  404500:	1ab6      	subcs	r6, r6, r2
  404502:	4675      	movcs	r5, lr
  404504:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404508:	ea55 0e06 	orrs.w	lr, r5, r6
  40450c:	d018      	beq.n	404540 <__aeabi_ddiv+0x114>
  40450e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404512:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404516:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40451a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40451e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404522:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404526:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40452a:	d1c0      	bne.n	4044ae <__aeabi_ddiv+0x82>
  40452c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404530:	d10b      	bne.n	40454a <__aeabi_ddiv+0x11e>
  404532:	ea41 0100 	orr.w	r1, r1, r0
  404536:	f04f 0000 	mov.w	r0, #0
  40453a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40453e:	e7b6      	b.n	4044ae <__aeabi_ddiv+0x82>
  404540:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404544:	bf04      	itt	eq
  404546:	4301      	orreq	r1, r0
  404548:	2000      	moveq	r0, #0
  40454a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40454e:	bf88      	it	hi
  404550:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404554:	f63f aeaf 	bhi.w	4042b6 <__aeabi_dmul+0xde>
  404558:	ebb5 0c03 	subs.w	ip, r5, r3
  40455c:	bf04      	itt	eq
  40455e:	ebb6 0c02 	subseq.w	ip, r6, r2
  404562:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404566:	f150 0000 	adcs.w	r0, r0, #0
  40456a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40456e:	bd70      	pop	{r4, r5, r6, pc}
  404570:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404574:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404578:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40457c:	bfc2      	ittt	gt
  40457e:	ebd4 050c 	rsbsgt	r5, r4, ip
  404582:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404586:	bd70      	popgt	{r4, r5, r6, pc}
  404588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40458c:	f04f 0e00 	mov.w	lr, #0
  404590:	3c01      	subs	r4, #1
  404592:	e690      	b.n	4042b6 <__aeabi_dmul+0xde>
  404594:	ea45 0e06 	orr.w	lr, r5, r6
  404598:	e68d      	b.n	4042b6 <__aeabi_dmul+0xde>
  40459a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40459e:	ea94 0f0c 	teq	r4, ip
  4045a2:	bf08      	it	eq
  4045a4:	ea95 0f0c 	teqeq	r5, ip
  4045a8:	f43f af3b 	beq.w	404422 <__aeabi_dmul+0x24a>
  4045ac:	ea94 0f0c 	teq	r4, ip
  4045b0:	d10a      	bne.n	4045c8 <__aeabi_ddiv+0x19c>
  4045b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4045b6:	f47f af34 	bne.w	404422 <__aeabi_dmul+0x24a>
  4045ba:	ea95 0f0c 	teq	r5, ip
  4045be:	f47f af25 	bne.w	40440c <__aeabi_dmul+0x234>
  4045c2:	4610      	mov	r0, r2
  4045c4:	4619      	mov	r1, r3
  4045c6:	e72c      	b.n	404422 <__aeabi_dmul+0x24a>
  4045c8:	ea95 0f0c 	teq	r5, ip
  4045cc:	d106      	bne.n	4045dc <__aeabi_ddiv+0x1b0>
  4045ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4045d2:	f43f aefd 	beq.w	4043d0 <__aeabi_dmul+0x1f8>
  4045d6:	4610      	mov	r0, r2
  4045d8:	4619      	mov	r1, r3
  4045da:	e722      	b.n	404422 <__aeabi_dmul+0x24a>
  4045dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4045e0:	bf18      	it	ne
  4045e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4045e6:	f47f aec5 	bne.w	404374 <__aeabi_dmul+0x19c>
  4045ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4045ee:	f47f af0d 	bne.w	40440c <__aeabi_dmul+0x234>
  4045f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4045f6:	f47f aeeb 	bne.w	4043d0 <__aeabi_dmul+0x1f8>
  4045fa:	e712      	b.n	404422 <__aeabi_dmul+0x24a>

004045fc <__aeabi_d2iz>:
  4045fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404600:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404604:	d215      	bcs.n	404632 <__aeabi_d2iz+0x36>
  404606:	d511      	bpl.n	40462c <__aeabi_d2iz+0x30>
  404608:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40460c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404610:	d912      	bls.n	404638 <__aeabi_d2iz+0x3c>
  404612:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404616:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40461a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40461e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404622:	fa23 f002 	lsr.w	r0, r3, r2
  404626:	bf18      	it	ne
  404628:	4240      	negne	r0, r0
  40462a:	4770      	bx	lr
  40462c:	f04f 0000 	mov.w	r0, #0
  404630:	4770      	bx	lr
  404632:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404636:	d105      	bne.n	404644 <__aeabi_d2iz+0x48>
  404638:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40463c:	bf08      	it	eq
  40463e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404642:	4770      	bx	lr
  404644:	f04f 0000 	mov.w	r0, #0
  404648:	4770      	bx	lr
  40464a:	bf00      	nop

0040464c <__aeabi_frsub>:
  40464c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  404650:	e002      	b.n	404658 <__addsf3>
  404652:	bf00      	nop

00404654 <__aeabi_fsub>:
  404654:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00404658 <__addsf3>:
  404658:	0042      	lsls	r2, r0, #1
  40465a:	bf1f      	itttt	ne
  40465c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  404660:	ea92 0f03 	teqne	r2, r3
  404664:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  404668:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40466c:	d06a      	beq.n	404744 <__addsf3+0xec>
  40466e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  404672:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  404676:	bfc1      	itttt	gt
  404678:	18d2      	addgt	r2, r2, r3
  40467a:	4041      	eorgt	r1, r0
  40467c:	4048      	eorgt	r0, r1
  40467e:	4041      	eorgt	r1, r0
  404680:	bfb8      	it	lt
  404682:	425b      	neglt	r3, r3
  404684:	2b19      	cmp	r3, #25
  404686:	bf88      	it	hi
  404688:	4770      	bxhi	lr
  40468a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40468e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404692:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  404696:	bf18      	it	ne
  404698:	4240      	negne	r0, r0
  40469a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40469e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4046a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4046a6:	bf18      	it	ne
  4046a8:	4249      	negne	r1, r1
  4046aa:	ea92 0f03 	teq	r2, r3
  4046ae:	d03f      	beq.n	404730 <__addsf3+0xd8>
  4046b0:	f1a2 0201 	sub.w	r2, r2, #1
  4046b4:	fa41 fc03 	asr.w	ip, r1, r3
  4046b8:	eb10 000c 	adds.w	r0, r0, ip
  4046bc:	f1c3 0320 	rsb	r3, r3, #32
  4046c0:	fa01 f103 	lsl.w	r1, r1, r3
  4046c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4046c8:	d502      	bpl.n	4046d0 <__addsf3+0x78>
  4046ca:	4249      	negs	r1, r1
  4046cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4046d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4046d4:	d313      	bcc.n	4046fe <__addsf3+0xa6>
  4046d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4046da:	d306      	bcc.n	4046ea <__addsf3+0x92>
  4046dc:	0840      	lsrs	r0, r0, #1
  4046de:	ea4f 0131 	mov.w	r1, r1, rrx
  4046e2:	f102 0201 	add.w	r2, r2, #1
  4046e6:	2afe      	cmp	r2, #254	; 0xfe
  4046e8:	d251      	bcs.n	40478e <__addsf3+0x136>
  4046ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4046ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4046f2:	bf08      	it	eq
  4046f4:	f020 0001 	biceq.w	r0, r0, #1
  4046f8:	ea40 0003 	orr.w	r0, r0, r3
  4046fc:	4770      	bx	lr
  4046fe:	0049      	lsls	r1, r1, #1
  404700:	eb40 0000 	adc.w	r0, r0, r0
  404704:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  404708:	f1a2 0201 	sub.w	r2, r2, #1
  40470c:	d1ed      	bne.n	4046ea <__addsf3+0x92>
  40470e:	fab0 fc80 	clz	ip, r0
  404712:	f1ac 0c08 	sub.w	ip, ip, #8
  404716:	ebb2 020c 	subs.w	r2, r2, ip
  40471a:	fa00 f00c 	lsl.w	r0, r0, ip
  40471e:	bfaa      	itet	ge
  404720:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  404724:	4252      	neglt	r2, r2
  404726:	4318      	orrge	r0, r3
  404728:	bfbc      	itt	lt
  40472a:	40d0      	lsrlt	r0, r2
  40472c:	4318      	orrlt	r0, r3
  40472e:	4770      	bx	lr
  404730:	f092 0f00 	teq	r2, #0
  404734:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  404738:	bf06      	itte	eq
  40473a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40473e:	3201      	addeq	r2, #1
  404740:	3b01      	subne	r3, #1
  404742:	e7b5      	b.n	4046b0 <__addsf3+0x58>
  404744:	ea4f 0341 	mov.w	r3, r1, lsl #1
  404748:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40474c:	bf18      	it	ne
  40474e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  404752:	d021      	beq.n	404798 <__addsf3+0x140>
  404754:	ea92 0f03 	teq	r2, r3
  404758:	d004      	beq.n	404764 <__addsf3+0x10c>
  40475a:	f092 0f00 	teq	r2, #0
  40475e:	bf08      	it	eq
  404760:	4608      	moveq	r0, r1
  404762:	4770      	bx	lr
  404764:	ea90 0f01 	teq	r0, r1
  404768:	bf1c      	itt	ne
  40476a:	2000      	movne	r0, #0
  40476c:	4770      	bxne	lr
  40476e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  404772:	d104      	bne.n	40477e <__addsf3+0x126>
  404774:	0040      	lsls	r0, r0, #1
  404776:	bf28      	it	cs
  404778:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40477c:	4770      	bx	lr
  40477e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  404782:	bf3c      	itt	cc
  404784:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  404788:	4770      	bxcc	lr
  40478a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40478e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  404792:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404796:	4770      	bx	lr
  404798:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40479c:	bf16      	itet	ne
  40479e:	4608      	movne	r0, r1
  4047a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4047a4:	4601      	movne	r1, r0
  4047a6:	0242      	lsls	r2, r0, #9
  4047a8:	bf06      	itte	eq
  4047aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4047ae:	ea90 0f01 	teqeq	r0, r1
  4047b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4047b6:	4770      	bx	lr

004047b8 <__aeabi_ui2f>:
  4047b8:	f04f 0300 	mov.w	r3, #0
  4047bc:	e004      	b.n	4047c8 <__aeabi_i2f+0x8>
  4047be:	bf00      	nop

004047c0 <__aeabi_i2f>:
  4047c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4047c4:	bf48      	it	mi
  4047c6:	4240      	negmi	r0, r0
  4047c8:	ea5f 0c00 	movs.w	ip, r0
  4047cc:	bf08      	it	eq
  4047ce:	4770      	bxeq	lr
  4047d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4047d4:	4601      	mov	r1, r0
  4047d6:	f04f 0000 	mov.w	r0, #0
  4047da:	e01c      	b.n	404816 <__aeabi_l2f+0x2a>

004047dc <__aeabi_ul2f>:
  4047dc:	ea50 0201 	orrs.w	r2, r0, r1
  4047e0:	bf08      	it	eq
  4047e2:	4770      	bxeq	lr
  4047e4:	f04f 0300 	mov.w	r3, #0
  4047e8:	e00a      	b.n	404800 <__aeabi_l2f+0x14>
  4047ea:	bf00      	nop

004047ec <__aeabi_l2f>:
  4047ec:	ea50 0201 	orrs.w	r2, r0, r1
  4047f0:	bf08      	it	eq
  4047f2:	4770      	bxeq	lr
  4047f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4047f8:	d502      	bpl.n	404800 <__aeabi_l2f+0x14>
  4047fa:	4240      	negs	r0, r0
  4047fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404800:	ea5f 0c01 	movs.w	ip, r1
  404804:	bf02      	ittt	eq
  404806:	4684      	moveq	ip, r0
  404808:	4601      	moveq	r1, r0
  40480a:	2000      	moveq	r0, #0
  40480c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  404810:	bf08      	it	eq
  404812:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  404816:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40481a:	fabc f28c 	clz	r2, ip
  40481e:	3a08      	subs	r2, #8
  404820:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  404824:	db10      	blt.n	404848 <__aeabi_l2f+0x5c>
  404826:	fa01 fc02 	lsl.w	ip, r1, r2
  40482a:	4463      	add	r3, ip
  40482c:	fa00 fc02 	lsl.w	ip, r0, r2
  404830:	f1c2 0220 	rsb	r2, r2, #32
  404834:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404838:	fa20 f202 	lsr.w	r2, r0, r2
  40483c:	eb43 0002 	adc.w	r0, r3, r2
  404840:	bf08      	it	eq
  404842:	f020 0001 	biceq.w	r0, r0, #1
  404846:	4770      	bx	lr
  404848:	f102 0220 	add.w	r2, r2, #32
  40484c:	fa01 fc02 	lsl.w	ip, r1, r2
  404850:	f1c2 0220 	rsb	r2, r2, #32
  404854:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  404858:	fa21 f202 	lsr.w	r2, r1, r2
  40485c:	eb43 0002 	adc.w	r0, r3, r2
  404860:	bf08      	it	eq
  404862:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  404866:	4770      	bx	lr

00404868 <__libc_init_array>:
  404868:	b570      	push	{r4, r5, r6, lr}
  40486a:	4e0f      	ldr	r6, [pc, #60]	; (4048a8 <__libc_init_array+0x40>)
  40486c:	4d0f      	ldr	r5, [pc, #60]	; (4048ac <__libc_init_array+0x44>)
  40486e:	1b76      	subs	r6, r6, r5
  404870:	10b6      	asrs	r6, r6, #2
  404872:	bf18      	it	ne
  404874:	2400      	movne	r4, #0
  404876:	d005      	beq.n	404884 <__libc_init_array+0x1c>
  404878:	3401      	adds	r4, #1
  40487a:	f855 3b04 	ldr.w	r3, [r5], #4
  40487e:	4798      	blx	r3
  404880:	42a6      	cmp	r6, r4
  404882:	d1f9      	bne.n	404878 <__libc_init_array+0x10>
  404884:	4e0a      	ldr	r6, [pc, #40]	; (4048b0 <__libc_init_array+0x48>)
  404886:	4d0b      	ldr	r5, [pc, #44]	; (4048b4 <__libc_init_array+0x4c>)
  404888:	1b76      	subs	r6, r6, r5
  40488a:	f006 fc21 	bl	40b0d0 <_init>
  40488e:	10b6      	asrs	r6, r6, #2
  404890:	bf18      	it	ne
  404892:	2400      	movne	r4, #0
  404894:	d006      	beq.n	4048a4 <__libc_init_array+0x3c>
  404896:	3401      	adds	r4, #1
  404898:	f855 3b04 	ldr.w	r3, [r5], #4
  40489c:	4798      	blx	r3
  40489e:	42a6      	cmp	r6, r4
  4048a0:	d1f9      	bne.n	404896 <__libc_init_array+0x2e>
  4048a2:	bd70      	pop	{r4, r5, r6, pc}
  4048a4:	bd70      	pop	{r4, r5, r6, pc}
  4048a6:	bf00      	nop
  4048a8:	0040b0dc 	.word	0x0040b0dc
  4048ac:	0040b0dc 	.word	0x0040b0dc
  4048b0:	0040b0e4 	.word	0x0040b0e4
  4048b4:	0040b0dc 	.word	0x0040b0dc

004048b8 <iprintf>:
  4048b8:	b40f      	push	{r0, r1, r2, r3}
  4048ba:	b500      	push	{lr}
  4048bc:	4907      	ldr	r1, [pc, #28]	; (4048dc <iprintf+0x24>)
  4048be:	b083      	sub	sp, #12
  4048c0:	ab04      	add	r3, sp, #16
  4048c2:	6808      	ldr	r0, [r1, #0]
  4048c4:	f853 2b04 	ldr.w	r2, [r3], #4
  4048c8:	6881      	ldr	r1, [r0, #8]
  4048ca:	9301      	str	r3, [sp, #4]
  4048cc:	f001 fc30 	bl	406130 <_vfiprintf_r>
  4048d0:	b003      	add	sp, #12
  4048d2:	f85d eb04 	ldr.w	lr, [sp], #4
  4048d6:	b004      	add	sp, #16
  4048d8:	4770      	bx	lr
  4048da:	bf00      	nop
  4048dc:	20000460 	.word	0x20000460

004048e0 <memset>:
  4048e0:	b470      	push	{r4, r5, r6}
  4048e2:	0784      	lsls	r4, r0, #30
  4048e4:	d046      	beq.n	404974 <memset+0x94>
  4048e6:	1e54      	subs	r4, r2, #1
  4048e8:	2a00      	cmp	r2, #0
  4048ea:	d041      	beq.n	404970 <memset+0x90>
  4048ec:	b2cd      	uxtb	r5, r1
  4048ee:	4603      	mov	r3, r0
  4048f0:	e002      	b.n	4048f8 <memset+0x18>
  4048f2:	1e62      	subs	r2, r4, #1
  4048f4:	b3e4      	cbz	r4, 404970 <memset+0x90>
  4048f6:	4614      	mov	r4, r2
  4048f8:	f803 5b01 	strb.w	r5, [r3], #1
  4048fc:	079a      	lsls	r2, r3, #30
  4048fe:	d1f8      	bne.n	4048f2 <memset+0x12>
  404900:	2c03      	cmp	r4, #3
  404902:	d92e      	bls.n	404962 <memset+0x82>
  404904:	b2cd      	uxtb	r5, r1
  404906:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40490a:	2c0f      	cmp	r4, #15
  40490c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404910:	d919      	bls.n	404946 <memset+0x66>
  404912:	f103 0210 	add.w	r2, r3, #16
  404916:	4626      	mov	r6, r4
  404918:	3e10      	subs	r6, #16
  40491a:	2e0f      	cmp	r6, #15
  40491c:	f842 5c10 	str.w	r5, [r2, #-16]
  404920:	f842 5c0c 	str.w	r5, [r2, #-12]
  404924:	f842 5c08 	str.w	r5, [r2, #-8]
  404928:	f842 5c04 	str.w	r5, [r2, #-4]
  40492c:	f102 0210 	add.w	r2, r2, #16
  404930:	d8f2      	bhi.n	404918 <memset+0x38>
  404932:	f1a4 0210 	sub.w	r2, r4, #16
  404936:	f022 020f 	bic.w	r2, r2, #15
  40493a:	f004 040f 	and.w	r4, r4, #15
  40493e:	3210      	adds	r2, #16
  404940:	2c03      	cmp	r4, #3
  404942:	4413      	add	r3, r2
  404944:	d90d      	bls.n	404962 <memset+0x82>
  404946:	461e      	mov	r6, r3
  404948:	4622      	mov	r2, r4
  40494a:	3a04      	subs	r2, #4
  40494c:	2a03      	cmp	r2, #3
  40494e:	f846 5b04 	str.w	r5, [r6], #4
  404952:	d8fa      	bhi.n	40494a <memset+0x6a>
  404954:	1f22      	subs	r2, r4, #4
  404956:	f022 0203 	bic.w	r2, r2, #3
  40495a:	3204      	adds	r2, #4
  40495c:	4413      	add	r3, r2
  40495e:	f004 0403 	and.w	r4, r4, #3
  404962:	b12c      	cbz	r4, 404970 <memset+0x90>
  404964:	b2c9      	uxtb	r1, r1
  404966:	441c      	add	r4, r3
  404968:	f803 1b01 	strb.w	r1, [r3], #1
  40496c:	42a3      	cmp	r3, r4
  40496e:	d1fb      	bne.n	404968 <memset+0x88>
  404970:	bc70      	pop	{r4, r5, r6}
  404972:	4770      	bx	lr
  404974:	4614      	mov	r4, r2
  404976:	4603      	mov	r3, r0
  404978:	e7c2      	b.n	404900 <memset+0x20>
  40497a:	bf00      	nop

0040497c <setbuf>:
  40497c:	2900      	cmp	r1, #0
  40497e:	bf0c      	ite	eq
  404980:	2202      	moveq	r2, #2
  404982:	2200      	movne	r2, #0
  404984:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404988:	f000 b800 	b.w	40498c <setvbuf>

0040498c <setvbuf>:
  40498c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404990:	4c3a      	ldr	r4, [pc, #232]	; (404a7c <setvbuf+0xf0>)
  404992:	6826      	ldr	r6, [r4, #0]
  404994:	460d      	mov	r5, r1
  404996:	4604      	mov	r4, r0
  404998:	4690      	mov	r8, r2
  40499a:	461f      	mov	r7, r3
  40499c:	b116      	cbz	r6, 4049a4 <setvbuf+0x18>
  40499e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  4049a0:	2b00      	cmp	r3, #0
  4049a2:	d03c      	beq.n	404a1e <setvbuf+0x92>
  4049a4:	f1b8 0f02 	cmp.w	r8, #2
  4049a8:	d82f      	bhi.n	404a0a <setvbuf+0x7e>
  4049aa:	2f00      	cmp	r7, #0
  4049ac:	db2d      	blt.n	404a0a <setvbuf+0x7e>
  4049ae:	4621      	mov	r1, r4
  4049b0:	4630      	mov	r0, r6
  4049b2:	f003 fafd 	bl	407fb0 <_fflush_r>
  4049b6:	89a1      	ldrh	r1, [r4, #12]
  4049b8:	2300      	movs	r3, #0
  4049ba:	6063      	str	r3, [r4, #4]
  4049bc:	61a3      	str	r3, [r4, #24]
  4049be:	060b      	lsls	r3, r1, #24
  4049c0:	d427      	bmi.n	404a12 <setvbuf+0x86>
  4049c2:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  4049c6:	b289      	uxth	r1, r1
  4049c8:	f1b8 0f02 	cmp.w	r8, #2
  4049cc:	81a1      	strh	r1, [r4, #12]
  4049ce:	d02a      	beq.n	404a26 <setvbuf+0x9a>
  4049d0:	2d00      	cmp	r5, #0
  4049d2:	d036      	beq.n	404a42 <setvbuf+0xb6>
  4049d4:	f1b8 0f01 	cmp.w	r8, #1
  4049d8:	d011      	beq.n	4049fe <setvbuf+0x72>
  4049da:	b289      	uxth	r1, r1
  4049dc:	f001 0008 	and.w	r0, r1, #8
  4049e0:	4b27      	ldr	r3, [pc, #156]	; (404a80 <setvbuf+0xf4>)
  4049e2:	63f3      	str	r3, [r6, #60]	; 0x3c
  4049e4:	b280      	uxth	r0, r0
  4049e6:	6025      	str	r5, [r4, #0]
  4049e8:	6125      	str	r5, [r4, #16]
  4049ea:	6167      	str	r7, [r4, #20]
  4049ec:	b178      	cbz	r0, 404a0e <setvbuf+0x82>
  4049ee:	f011 0f03 	tst.w	r1, #3
  4049f2:	bf18      	it	ne
  4049f4:	2700      	movne	r7, #0
  4049f6:	60a7      	str	r7, [r4, #8]
  4049f8:	2000      	movs	r0, #0
  4049fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4049fe:	f041 0101 	orr.w	r1, r1, #1
  404a02:	427b      	negs	r3, r7
  404a04:	81a1      	strh	r1, [r4, #12]
  404a06:	61a3      	str	r3, [r4, #24]
  404a08:	e7e7      	b.n	4049da <setvbuf+0x4e>
  404a0a:	f04f 30ff 	mov.w	r0, #4294967295
  404a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a12:	6921      	ldr	r1, [r4, #16]
  404a14:	4630      	mov	r0, r6
  404a16:	f003 fc37 	bl	408288 <_free_r>
  404a1a:	89a1      	ldrh	r1, [r4, #12]
  404a1c:	e7d1      	b.n	4049c2 <setvbuf+0x36>
  404a1e:	4630      	mov	r0, r6
  404a20:	f003 fb5a 	bl	4080d8 <__sinit>
  404a24:	e7be      	b.n	4049a4 <setvbuf+0x18>
  404a26:	2000      	movs	r0, #0
  404a28:	f104 0343 	add.w	r3, r4, #67	; 0x43
  404a2c:	f041 0102 	orr.w	r1, r1, #2
  404a30:	2500      	movs	r5, #0
  404a32:	2201      	movs	r2, #1
  404a34:	81a1      	strh	r1, [r4, #12]
  404a36:	60a5      	str	r5, [r4, #8]
  404a38:	6023      	str	r3, [r4, #0]
  404a3a:	6123      	str	r3, [r4, #16]
  404a3c:	6162      	str	r2, [r4, #20]
  404a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a42:	2f00      	cmp	r7, #0
  404a44:	bf08      	it	eq
  404a46:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  404a4a:	4638      	mov	r0, r7
  404a4c:	f003 ff28 	bl	4088a0 <malloc>
  404a50:	4605      	mov	r5, r0
  404a52:	b128      	cbz	r0, 404a60 <setvbuf+0xd4>
  404a54:	89a1      	ldrh	r1, [r4, #12]
  404a56:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  404a5a:	b289      	uxth	r1, r1
  404a5c:	81a1      	strh	r1, [r4, #12]
  404a5e:	e7b9      	b.n	4049d4 <setvbuf+0x48>
  404a60:	f44f 6080 	mov.w	r0, #1024	; 0x400
  404a64:	f003 ff1c 	bl	4088a0 <malloc>
  404a68:	4605      	mov	r5, r0
  404a6a:	b918      	cbnz	r0, 404a74 <setvbuf+0xe8>
  404a6c:	89a1      	ldrh	r1, [r4, #12]
  404a6e:	f04f 30ff 	mov.w	r0, #4294967295
  404a72:	e7d9      	b.n	404a28 <setvbuf+0x9c>
  404a74:	f44f 6780 	mov.w	r7, #1024	; 0x400
  404a78:	e7ec      	b.n	404a54 <setvbuf+0xc8>
  404a7a:	bf00      	nop
  404a7c:	20000460 	.word	0x20000460
  404a80:	00407fdd 	.word	0x00407fdd

00404a84 <sprintf>:
  404a84:	b40e      	push	{r1, r2, r3}
  404a86:	b5f0      	push	{r4, r5, r6, r7, lr}
  404a88:	b09c      	sub	sp, #112	; 0x70
  404a8a:	ab21      	add	r3, sp, #132	; 0x84
  404a8c:	490f      	ldr	r1, [pc, #60]	; (404acc <sprintf+0x48>)
  404a8e:	f853 2b04 	ldr.w	r2, [r3], #4
  404a92:	9301      	str	r3, [sp, #4]
  404a94:	4605      	mov	r5, r0
  404a96:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  404a9a:	6808      	ldr	r0, [r1, #0]
  404a9c:	9502      	str	r5, [sp, #8]
  404a9e:	f44f 7702 	mov.w	r7, #520	; 0x208
  404aa2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  404aa6:	a902      	add	r1, sp, #8
  404aa8:	9506      	str	r5, [sp, #24]
  404aaa:	f8ad 7014 	strh.w	r7, [sp, #20]
  404aae:	9404      	str	r4, [sp, #16]
  404ab0:	9407      	str	r4, [sp, #28]
  404ab2:	f8ad 6016 	strh.w	r6, [sp, #22]
  404ab6:	f000 f8b5 	bl	404c24 <_svfprintf_r>
  404aba:	9b02      	ldr	r3, [sp, #8]
  404abc:	2200      	movs	r2, #0
  404abe:	701a      	strb	r2, [r3, #0]
  404ac0:	b01c      	add	sp, #112	; 0x70
  404ac2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404ac6:	b003      	add	sp, #12
  404ac8:	4770      	bx	lr
  404aca:	bf00      	nop
  404acc:	20000460 	.word	0x20000460

00404ad0 <strcpy>:
  404ad0:	ea80 0201 	eor.w	r2, r0, r1
  404ad4:	4684      	mov	ip, r0
  404ad6:	f012 0f03 	tst.w	r2, #3
  404ada:	d14f      	bne.n	404b7c <strcpy+0xac>
  404adc:	f011 0f03 	tst.w	r1, #3
  404ae0:	d132      	bne.n	404b48 <strcpy+0x78>
  404ae2:	f84d 4d04 	str.w	r4, [sp, #-4]!
  404ae6:	f011 0f04 	tst.w	r1, #4
  404aea:	f851 3b04 	ldr.w	r3, [r1], #4
  404aee:	d00b      	beq.n	404b08 <strcpy+0x38>
  404af0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  404af4:	439a      	bics	r2, r3
  404af6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  404afa:	bf04      	itt	eq
  404afc:	f84c 3b04 	streq.w	r3, [ip], #4
  404b00:	f851 3b04 	ldreq.w	r3, [r1], #4
  404b04:	d116      	bne.n	404b34 <strcpy+0x64>
  404b06:	bf00      	nop
  404b08:	f851 4b04 	ldr.w	r4, [r1], #4
  404b0c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  404b10:	439a      	bics	r2, r3
  404b12:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  404b16:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  404b1a:	d10b      	bne.n	404b34 <strcpy+0x64>
  404b1c:	f84c 3b04 	str.w	r3, [ip], #4
  404b20:	43a2      	bics	r2, r4
  404b22:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  404b26:	bf04      	itt	eq
  404b28:	f851 3b04 	ldreq.w	r3, [r1], #4
  404b2c:	f84c 4b04 	streq.w	r4, [ip], #4
  404b30:	d0ea      	beq.n	404b08 <strcpy+0x38>
  404b32:	4623      	mov	r3, r4
  404b34:	f80c 3b01 	strb.w	r3, [ip], #1
  404b38:	f013 0fff 	tst.w	r3, #255	; 0xff
  404b3c:	ea4f 2333 	mov.w	r3, r3, ror #8
  404b40:	d1f8      	bne.n	404b34 <strcpy+0x64>
  404b42:	f85d 4b04 	ldr.w	r4, [sp], #4
  404b46:	4770      	bx	lr
  404b48:	f011 0f01 	tst.w	r1, #1
  404b4c:	d006      	beq.n	404b5c <strcpy+0x8c>
  404b4e:	f811 2b01 	ldrb.w	r2, [r1], #1
  404b52:	f80c 2b01 	strb.w	r2, [ip], #1
  404b56:	2a00      	cmp	r2, #0
  404b58:	bf08      	it	eq
  404b5a:	4770      	bxeq	lr
  404b5c:	f011 0f02 	tst.w	r1, #2
  404b60:	d0bf      	beq.n	404ae2 <strcpy+0x12>
  404b62:	f831 2b02 	ldrh.w	r2, [r1], #2
  404b66:	f012 0fff 	tst.w	r2, #255	; 0xff
  404b6a:	bf16      	itet	ne
  404b6c:	f82c 2b02 	strhne.w	r2, [ip], #2
  404b70:	f88c 2000 	strbeq.w	r2, [ip]
  404b74:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  404b78:	d1b3      	bne.n	404ae2 <strcpy+0x12>
  404b7a:	4770      	bx	lr
  404b7c:	f811 2b01 	ldrb.w	r2, [r1], #1
  404b80:	f80c 2b01 	strb.w	r2, [ip], #1
  404b84:	2a00      	cmp	r2, #0
  404b86:	d1f9      	bne.n	404b7c <strcpy+0xac>
  404b88:	4770      	bx	lr
  404b8a:	bf00      	nop

00404b8c <strncmp>:
  404b8c:	2a00      	cmp	r2, #0
  404b8e:	d03e      	beq.n	404c0e <strncmp+0x82>
  404b90:	ea40 0301 	orr.w	r3, r0, r1
  404b94:	f013 0303 	ands.w	r3, r3, #3
  404b98:	b4f0      	push	{r4, r5, r6, r7}
  404b9a:	d125      	bne.n	404be8 <strncmp+0x5c>
  404b9c:	2a03      	cmp	r2, #3
  404b9e:	d923      	bls.n	404be8 <strncmp+0x5c>
  404ba0:	6804      	ldr	r4, [r0, #0]
  404ba2:	680d      	ldr	r5, [r1, #0]
  404ba4:	42ac      	cmp	r4, r5
  404ba6:	d11f      	bne.n	404be8 <strncmp+0x5c>
  404ba8:	3a04      	subs	r2, #4
  404baa:	d032      	beq.n	404c12 <strncmp+0x86>
  404bac:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  404bb0:	ea25 0404 	bic.w	r4, r5, r4
  404bb4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  404bb8:	d12e      	bne.n	404c18 <strncmp+0x8c>
  404bba:	1d07      	adds	r7, r0, #4
  404bbc:	1d0d      	adds	r5, r1, #4
  404bbe:	e00d      	b.n	404bdc <strncmp+0x50>
  404bc0:	f857 3b04 	ldr.w	r3, [r7], #4
  404bc4:	680e      	ldr	r6, [r1, #0]
  404bc6:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  404bca:	42b3      	cmp	r3, r6
  404bcc:	ea24 0403 	bic.w	r4, r4, r3
  404bd0:	d10a      	bne.n	404be8 <strncmp+0x5c>
  404bd2:	3a04      	subs	r2, #4
  404bd4:	d01d      	beq.n	404c12 <strncmp+0x86>
  404bd6:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  404bda:	d120      	bne.n	404c1e <strncmp+0x92>
  404bdc:	2a03      	cmp	r2, #3
  404bde:	4629      	mov	r1, r5
  404be0:	4638      	mov	r0, r7
  404be2:	f105 0504 	add.w	r5, r5, #4
  404be6:	d8eb      	bhi.n	404bc0 <strncmp+0x34>
  404be8:	7803      	ldrb	r3, [r0, #0]
  404bea:	780c      	ldrb	r4, [r1, #0]
  404bec:	42a3      	cmp	r3, r4
  404bee:	f102 32ff 	add.w	r2, r2, #4294967295
  404bf2:	d109      	bne.n	404c08 <strncmp+0x7c>
  404bf4:	b16a      	cbz	r2, 404c12 <strncmp+0x86>
  404bf6:	b17b      	cbz	r3, 404c18 <strncmp+0x8c>
  404bf8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  404bfc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  404c00:	42a3      	cmp	r3, r4
  404c02:	f102 32ff 	add.w	r2, r2, #4294967295
  404c06:	d0f5      	beq.n	404bf4 <strncmp+0x68>
  404c08:	1b18      	subs	r0, r3, r4
  404c0a:	bcf0      	pop	{r4, r5, r6, r7}
  404c0c:	4770      	bx	lr
  404c0e:	4610      	mov	r0, r2
  404c10:	4770      	bx	lr
  404c12:	4610      	mov	r0, r2
  404c14:	bcf0      	pop	{r4, r5, r6, r7}
  404c16:	4770      	bx	lr
  404c18:	4618      	mov	r0, r3
  404c1a:	bcf0      	pop	{r4, r5, r6, r7}
  404c1c:	4770      	bx	lr
  404c1e:	2000      	movs	r0, #0
  404c20:	e7f3      	b.n	404c0a <strncmp+0x7e>
  404c22:	bf00      	nop

00404c24 <_svfprintf_r>:
  404c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c28:	b0c1      	sub	sp, #260	; 0x104
  404c2a:	4689      	mov	r9, r1
  404c2c:	920a      	str	r2, [sp, #40]	; 0x28
  404c2e:	930e      	str	r3, [sp, #56]	; 0x38
  404c30:	9008      	str	r0, [sp, #32]
  404c32:	f003 fdc1 	bl	4087b8 <_localeconv_r>
  404c36:	6803      	ldr	r3, [r0, #0]
  404c38:	9317      	str	r3, [sp, #92]	; 0x5c
  404c3a:	4618      	mov	r0, r3
  404c3c:	f004 ff80 	bl	409b40 <strlen>
  404c40:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  404c44:	9018      	str	r0, [sp, #96]	; 0x60
  404c46:	061a      	lsls	r2, r3, #24
  404c48:	d504      	bpl.n	404c54 <_svfprintf_r+0x30>
  404c4a:	f8d9 3010 	ldr.w	r3, [r9, #16]
  404c4e:	2b00      	cmp	r3, #0
  404c50:	f001 808c 	beq.w	405d6c <_svfprintf_r+0x1148>
  404c54:	2300      	movs	r3, #0
  404c56:	af30      	add	r7, sp, #192	; 0xc0
  404c58:	9313      	str	r3, [sp, #76]	; 0x4c
  404c5a:	9325      	str	r3, [sp, #148]	; 0x94
  404c5c:	9324      	str	r3, [sp, #144]	; 0x90
  404c5e:	9316      	str	r3, [sp, #88]	; 0x58
  404c60:	9319      	str	r3, [sp, #100]	; 0x64
  404c62:	930b      	str	r3, [sp, #44]	; 0x2c
  404c64:	9723      	str	r7, [sp, #140]	; 0x8c
  404c66:	9314      	str	r3, [sp, #80]	; 0x50
  404c68:	9315      	str	r3, [sp, #84]	; 0x54
  404c6a:	463c      	mov	r4, r7
  404c6c:	464e      	mov	r6, r9
  404c6e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404c70:	782b      	ldrb	r3, [r5, #0]
  404c72:	2b00      	cmp	r3, #0
  404c74:	f000 80a9 	beq.w	404dca <_svfprintf_r+0x1a6>
  404c78:	2b25      	cmp	r3, #37	; 0x25
  404c7a:	d102      	bne.n	404c82 <_svfprintf_r+0x5e>
  404c7c:	e0a5      	b.n	404dca <_svfprintf_r+0x1a6>
  404c7e:	2b25      	cmp	r3, #37	; 0x25
  404c80:	d003      	beq.n	404c8a <_svfprintf_r+0x66>
  404c82:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  404c86:	2b00      	cmp	r3, #0
  404c88:	d1f9      	bne.n	404c7e <_svfprintf_r+0x5a>
  404c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c8c:	1aeb      	subs	r3, r5, r3
  404c8e:	b173      	cbz	r3, 404cae <_svfprintf_r+0x8a>
  404c90:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404c92:	9925      	ldr	r1, [sp, #148]	; 0x94
  404c94:	980a      	ldr	r0, [sp, #40]	; 0x28
  404c96:	6020      	str	r0, [r4, #0]
  404c98:	3201      	adds	r2, #1
  404c9a:	4419      	add	r1, r3
  404c9c:	2a07      	cmp	r2, #7
  404c9e:	6063      	str	r3, [r4, #4]
  404ca0:	9125      	str	r1, [sp, #148]	; 0x94
  404ca2:	9224      	str	r2, [sp, #144]	; 0x90
  404ca4:	dc72      	bgt.n	404d8c <_svfprintf_r+0x168>
  404ca6:	3408      	adds	r4, #8
  404ca8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404caa:	441a      	add	r2, r3
  404cac:	920b      	str	r2, [sp, #44]	; 0x2c
  404cae:	782b      	ldrb	r3, [r5, #0]
  404cb0:	2b00      	cmp	r3, #0
  404cb2:	f000 87b5 	beq.w	405c20 <_svfprintf_r+0xffc>
  404cb6:	2300      	movs	r3, #0
  404cb8:	1c69      	adds	r1, r5, #1
  404cba:	786d      	ldrb	r5, [r5, #1]
  404cbc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404cc0:	461a      	mov	r2, r3
  404cc2:	930c      	str	r3, [sp, #48]	; 0x30
  404cc4:	9307      	str	r3, [sp, #28]
  404cc6:	f04f 3aff 	mov.w	sl, #4294967295
  404cca:	1c4b      	adds	r3, r1, #1
  404ccc:	f1a5 0120 	sub.w	r1, r5, #32
  404cd0:	2958      	cmp	r1, #88	; 0x58
  404cd2:	f200 83d9 	bhi.w	405488 <_svfprintf_r+0x864>
  404cd6:	e8df f011 	tbh	[pc, r1, lsl #1]
  404cda:	0270      	.short	0x0270
  404cdc:	03d703d7 	.word	0x03d703d7
  404ce0:	03d70374 	.word	0x03d70374
  404ce4:	03d703d7 	.word	0x03d703d7
  404ce8:	03d703d7 	.word	0x03d703d7
  404cec:	02f003d7 	.word	0x02f003d7
  404cf0:	03d7020d 	.word	0x03d7020d
  404cf4:	021101f4 	.word	0x021101f4
  404cf8:	037b03d7 	.word	0x037b03d7
  404cfc:	02ba02ba 	.word	0x02ba02ba
  404d00:	02ba02ba 	.word	0x02ba02ba
  404d04:	02ba02ba 	.word	0x02ba02ba
  404d08:	02ba02ba 	.word	0x02ba02ba
  404d0c:	03d702ba 	.word	0x03d702ba
  404d10:	03d703d7 	.word	0x03d703d7
  404d14:	03d703d7 	.word	0x03d703d7
  404d18:	03d703d7 	.word	0x03d703d7
  404d1c:	03d703d7 	.word	0x03d703d7
  404d20:	02c903d7 	.word	0x02c903d7
  404d24:	03d7038b 	.word	0x03d7038b
  404d28:	03d7038b 	.word	0x03d7038b
  404d2c:	03d703d7 	.word	0x03d703d7
  404d30:	036d03d7 	.word	0x036d03d7
  404d34:	03d703d7 	.word	0x03d703d7
  404d38:	03d70305 	.word	0x03d70305
  404d3c:	03d703d7 	.word	0x03d703d7
  404d40:	03d703d7 	.word	0x03d703d7
  404d44:	03d70323 	.word	0x03d70323
  404d48:	033d03d7 	.word	0x033d03d7
  404d4c:	03d703d7 	.word	0x03d703d7
  404d50:	03d703d7 	.word	0x03d703d7
  404d54:	03d703d7 	.word	0x03d703d7
  404d58:	03d703d7 	.word	0x03d703d7
  404d5c:	03d703d7 	.word	0x03d703d7
  404d60:	022c0358 	.word	0x022c0358
  404d64:	038b038b 	.word	0x038b038b
  404d68:	02fe038b 	.word	0x02fe038b
  404d6c:	03d7022c 	.word	0x03d7022c
  404d70:	02e603d7 	.word	0x02e603d7
  404d74:	027e03d7 	.word	0x027e03d7
  404d78:	03c001fb 	.word	0x03c001fb
  404d7c:	03d70277 	.word	0x03d70277
  404d80:	03d70292 	.word	0x03d70292
  404d84:	03d7007a 	.word	0x03d7007a
  404d88:	024a03d7 	.word	0x024a03d7
  404d8c:	9808      	ldr	r0, [sp, #32]
  404d8e:	9307      	str	r3, [sp, #28]
  404d90:	4631      	mov	r1, r6
  404d92:	aa23      	add	r2, sp, #140	; 0x8c
  404d94:	f004 ff02 	bl	409b9c <__ssprint_r>
  404d98:	b950      	cbnz	r0, 404db0 <_svfprintf_r+0x18c>
  404d9a:	463c      	mov	r4, r7
  404d9c:	9b07      	ldr	r3, [sp, #28]
  404d9e:	e783      	b.n	404ca8 <_svfprintf_r+0x84>
  404da0:	9808      	ldr	r0, [sp, #32]
  404da2:	4631      	mov	r1, r6
  404da4:	aa23      	add	r2, sp, #140	; 0x8c
  404da6:	f004 fef9 	bl	409b9c <__ssprint_r>
  404daa:	2800      	cmp	r0, #0
  404dac:	f000 8185 	beq.w	4050ba <_svfprintf_r+0x496>
  404db0:	46b1      	mov	r9, r6
  404db2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  404db6:	f013 0f40 	tst.w	r3, #64	; 0x40
  404dba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404dbc:	bf18      	it	ne
  404dbe:	f04f 33ff 	movne.w	r3, #4294967295
  404dc2:	4618      	mov	r0, r3
  404dc4:	b041      	add	sp, #260	; 0x104
  404dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dca:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404dcc:	e76f      	b.n	404cae <_svfprintf_r+0x8a>
  404dce:	930a      	str	r3, [sp, #40]	; 0x28
  404dd0:	9b07      	ldr	r3, [sp, #28]
  404dd2:	0698      	lsls	r0, r3, #26
  404dd4:	f140 82ad 	bpl.w	405332 <_svfprintf_r+0x70e>
  404dd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404dda:	f103 0907 	add.w	r9, r3, #7
  404dde:	f029 0307 	bic.w	r3, r9, #7
  404de2:	f103 0208 	add.w	r2, r3, #8
  404de6:	e9d3 8900 	ldrd	r8, r9, [r3]
  404dea:	920e      	str	r2, [sp, #56]	; 0x38
  404dec:	2301      	movs	r3, #1
  404dee:	f04f 0c00 	mov.w	ip, #0
  404df2:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  404df6:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  404dfa:	f1ba 0f00 	cmp.w	sl, #0
  404dfe:	db03      	blt.n	404e08 <_svfprintf_r+0x1e4>
  404e00:	9a07      	ldr	r2, [sp, #28]
  404e02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404e06:	9207      	str	r2, [sp, #28]
  404e08:	ea58 0209 	orrs.w	r2, r8, r9
  404e0c:	f040 834c 	bne.w	4054a8 <_svfprintf_r+0x884>
  404e10:	f1ba 0f00 	cmp.w	sl, #0
  404e14:	f000 8451 	beq.w	4056ba <_svfprintf_r+0xa96>
  404e18:	2b01      	cmp	r3, #1
  404e1a:	f000 834f 	beq.w	4054bc <_svfprintf_r+0x898>
  404e1e:	2b02      	cmp	r3, #2
  404e20:	f000 8490 	beq.w	405744 <_svfprintf_r+0xb20>
  404e24:	4639      	mov	r1, r7
  404e26:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  404e2a:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  404e2e:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  404e32:	f008 0307 	and.w	r3, r8, #7
  404e36:	4681      	mov	r9, r0
  404e38:	4690      	mov	r8, r2
  404e3a:	3330      	adds	r3, #48	; 0x30
  404e3c:	ea58 0209 	orrs.w	r2, r8, r9
  404e40:	f801 3d01 	strb.w	r3, [r1, #-1]!
  404e44:	d1ef      	bne.n	404e26 <_svfprintf_r+0x202>
  404e46:	9a07      	ldr	r2, [sp, #28]
  404e48:	9110      	str	r1, [sp, #64]	; 0x40
  404e4a:	07d2      	lsls	r2, r2, #31
  404e4c:	f100 8544 	bmi.w	4058d8 <_svfprintf_r+0xcb4>
  404e50:	1a7b      	subs	r3, r7, r1
  404e52:	930d      	str	r3, [sp, #52]	; 0x34
  404e54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404e56:	4592      	cmp	sl, r2
  404e58:	4653      	mov	r3, sl
  404e5a:	bfb8      	it	lt
  404e5c:	4613      	movlt	r3, r2
  404e5e:	9309      	str	r3, [sp, #36]	; 0x24
  404e60:	2300      	movs	r3, #0
  404e62:	9312      	str	r3, [sp, #72]	; 0x48
  404e64:	f1bc 0f00 	cmp.w	ip, #0
  404e68:	d002      	beq.n	404e70 <_svfprintf_r+0x24c>
  404e6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e6c:	3301      	adds	r3, #1
  404e6e:	9309      	str	r3, [sp, #36]	; 0x24
  404e70:	9b07      	ldr	r3, [sp, #28]
  404e72:	f013 0302 	ands.w	r3, r3, #2
  404e76:	930f      	str	r3, [sp, #60]	; 0x3c
  404e78:	d002      	beq.n	404e80 <_svfprintf_r+0x25c>
  404e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e7c:	3302      	adds	r3, #2
  404e7e:	9309      	str	r3, [sp, #36]	; 0x24
  404e80:	9b07      	ldr	r3, [sp, #28]
  404e82:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  404e86:	f040 830c 	bne.w	4054a2 <_svfprintf_r+0x87e>
  404e8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404e8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404e8e:	ebc2 0803 	rsb	r8, r2, r3
  404e92:	f1b8 0f00 	cmp.w	r8, #0
  404e96:	f340 8304 	ble.w	4054a2 <_svfprintf_r+0x87e>
  404e9a:	f1b8 0f10 	cmp.w	r8, #16
  404e9e:	9925      	ldr	r1, [sp, #148]	; 0x94
  404ea0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404ea2:	f8df a544 	ldr.w	sl, [pc, #1348]	; 4053e8 <_svfprintf_r+0x7c4>
  404ea6:	dd29      	ble.n	404efc <_svfprintf_r+0x2d8>
  404ea8:	4653      	mov	r3, sl
  404eaa:	f04f 0b10 	mov.w	fp, #16
  404eae:	46c2      	mov	sl, r8
  404eb0:	46a8      	mov	r8, r5
  404eb2:	461d      	mov	r5, r3
  404eb4:	e006      	b.n	404ec4 <_svfprintf_r+0x2a0>
  404eb6:	f1aa 0a10 	sub.w	sl, sl, #16
  404eba:	f1ba 0f10 	cmp.w	sl, #16
  404ebe:	f104 0408 	add.w	r4, r4, #8
  404ec2:	dd17      	ble.n	404ef4 <_svfprintf_r+0x2d0>
  404ec4:	3201      	adds	r2, #1
  404ec6:	3110      	adds	r1, #16
  404ec8:	2a07      	cmp	r2, #7
  404eca:	9125      	str	r1, [sp, #148]	; 0x94
  404ecc:	9224      	str	r2, [sp, #144]	; 0x90
  404ece:	e884 0820 	stmia.w	r4, {r5, fp}
  404ed2:	ddf0      	ble.n	404eb6 <_svfprintf_r+0x292>
  404ed4:	9808      	ldr	r0, [sp, #32]
  404ed6:	4631      	mov	r1, r6
  404ed8:	aa23      	add	r2, sp, #140	; 0x8c
  404eda:	f004 fe5f 	bl	409b9c <__ssprint_r>
  404ede:	2800      	cmp	r0, #0
  404ee0:	f47f af66 	bne.w	404db0 <_svfprintf_r+0x18c>
  404ee4:	f1aa 0a10 	sub.w	sl, sl, #16
  404ee8:	f1ba 0f10 	cmp.w	sl, #16
  404eec:	9925      	ldr	r1, [sp, #148]	; 0x94
  404eee:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404ef0:	463c      	mov	r4, r7
  404ef2:	dce7      	bgt.n	404ec4 <_svfprintf_r+0x2a0>
  404ef4:	462b      	mov	r3, r5
  404ef6:	4645      	mov	r5, r8
  404ef8:	46d0      	mov	r8, sl
  404efa:	469a      	mov	sl, r3
  404efc:	3201      	adds	r2, #1
  404efe:	eb08 0b01 	add.w	fp, r8, r1
  404f02:	2a07      	cmp	r2, #7
  404f04:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404f08:	9224      	str	r2, [sp, #144]	; 0x90
  404f0a:	f8c4 a000 	str.w	sl, [r4]
  404f0e:	f8c4 8004 	str.w	r8, [r4, #4]
  404f12:	f300 847b 	bgt.w	40580c <_svfprintf_r+0xbe8>
  404f16:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404f1a:	3408      	adds	r4, #8
  404f1c:	f1bc 0f00 	cmp.w	ip, #0
  404f20:	d00f      	beq.n	404f42 <_svfprintf_r+0x31e>
  404f22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f24:	3301      	adds	r3, #1
  404f26:	f10b 0b01 	add.w	fp, fp, #1
  404f2a:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404f2e:	2201      	movs	r2, #1
  404f30:	2b07      	cmp	r3, #7
  404f32:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404f36:	9324      	str	r3, [sp, #144]	; 0x90
  404f38:	e884 0006 	stmia.w	r4, {r1, r2}
  404f3c:	f300 83da 	bgt.w	4056f4 <_svfprintf_r+0xad0>
  404f40:	3408      	adds	r4, #8
  404f42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404f44:	b173      	cbz	r3, 404f64 <_svfprintf_r+0x340>
  404f46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f48:	3301      	adds	r3, #1
  404f4a:	f10b 0b02 	add.w	fp, fp, #2
  404f4e:	a91c      	add	r1, sp, #112	; 0x70
  404f50:	2202      	movs	r2, #2
  404f52:	2b07      	cmp	r3, #7
  404f54:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404f58:	9324      	str	r3, [sp, #144]	; 0x90
  404f5a:	e884 0006 	stmia.w	r4, {r1, r2}
  404f5e:	f300 83d5 	bgt.w	40570c <_svfprintf_r+0xae8>
  404f62:	3408      	adds	r4, #8
  404f64:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  404f68:	f000 8311 	beq.w	40558e <_svfprintf_r+0x96a>
  404f6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404f70:	ebc2 0a03 	rsb	sl, r2, r3
  404f74:	f1ba 0f00 	cmp.w	sl, #0
  404f78:	dd3c      	ble.n	404ff4 <_svfprintf_r+0x3d0>
  404f7a:	f1ba 0f10 	cmp.w	sl, #16
  404f7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404f80:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 4053ec <_svfprintf_r+0x7c8>
  404f84:	dd2b      	ble.n	404fde <_svfprintf_r+0x3ba>
  404f86:	4649      	mov	r1, r9
  404f88:	465b      	mov	r3, fp
  404f8a:	46a9      	mov	r9, r5
  404f8c:	f04f 0810 	mov.w	r8, #16
  404f90:	f8dd b020 	ldr.w	fp, [sp, #32]
  404f94:	460d      	mov	r5, r1
  404f96:	e006      	b.n	404fa6 <_svfprintf_r+0x382>
  404f98:	f1aa 0a10 	sub.w	sl, sl, #16
  404f9c:	f1ba 0f10 	cmp.w	sl, #16
  404fa0:	f104 0408 	add.w	r4, r4, #8
  404fa4:	dd17      	ble.n	404fd6 <_svfprintf_r+0x3b2>
  404fa6:	3201      	adds	r2, #1
  404fa8:	3310      	adds	r3, #16
  404faa:	2a07      	cmp	r2, #7
  404fac:	9325      	str	r3, [sp, #148]	; 0x94
  404fae:	9224      	str	r2, [sp, #144]	; 0x90
  404fb0:	e884 0120 	stmia.w	r4, {r5, r8}
  404fb4:	ddf0      	ble.n	404f98 <_svfprintf_r+0x374>
  404fb6:	4658      	mov	r0, fp
  404fb8:	4631      	mov	r1, r6
  404fba:	aa23      	add	r2, sp, #140	; 0x8c
  404fbc:	f004 fdee 	bl	409b9c <__ssprint_r>
  404fc0:	2800      	cmp	r0, #0
  404fc2:	f47f aef5 	bne.w	404db0 <_svfprintf_r+0x18c>
  404fc6:	f1aa 0a10 	sub.w	sl, sl, #16
  404fca:	f1ba 0f10 	cmp.w	sl, #16
  404fce:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404fd0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404fd2:	463c      	mov	r4, r7
  404fd4:	dce7      	bgt.n	404fa6 <_svfprintf_r+0x382>
  404fd6:	469b      	mov	fp, r3
  404fd8:	462b      	mov	r3, r5
  404fda:	464d      	mov	r5, r9
  404fdc:	4699      	mov	r9, r3
  404fde:	3201      	adds	r2, #1
  404fe0:	44d3      	add	fp, sl
  404fe2:	2a07      	cmp	r2, #7
  404fe4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404fe8:	9224      	str	r2, [sp, #144]	; 0x90
  404fea:	e884 0600 	stmia.w	r4, {r9, sl}
  404fee:	f300 8375 	bgt.w	4056dc <_svfprintf_r+0xab8>
  404ff2:	3408      	adds	r4, #8
  404ff4:	9b07      	ldr	r3, [sp, #28]
  404ff6:	05d9      	lsls	r1, r3, #23
  404ff8:	f100 826c 	bmi.w	4054d4 <_svfprintf_r+0x8b0>
  404ffc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ffe:	990d      	ldr	r1, [sp, #52]	; 0x34
  405000:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405002:	6022      	str	r2, [r4, #0]
  405004:	3301      	adds	r3, #1
  405006:	448b      	add	fp, r1
  405008:	2b07      	cmp	r3, #7
  40500a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40500e:	6061      	str	r1, [r4, #4]
  405010:	9324      	str	r3, [sp, #144]	; 0x90
  405012:	f300 8346 	bgt.w	4056a2 <_svfprintf_r+0xa7e>
  405016:	3408      	adds	r4, #8
  405018:	9b07      	ldr	r3, [sp, #28]
  40501a:	075a      	lsls	r2, r3, #29
  40501c:	d541      	bpl.n	4050a2 <_svfprintf_r+0x47e>
  40501e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405020:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405022:	1a9d      	subs	r5, r3, r2
  405024:	2d00      	cmp	r5, #0
  405026:	dd3c      	ble.n	4050a2 <_svfprintf_r+0x47e>
  405028:	2d10      	cmp	r5, #16
  40502a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40502c:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 4053e8 <_svfprintf_r+0x7c4>
  405030:	dd23      	ble.n	40507a <_svfprintf_r+0x456>
  405032:	f04f 0810 	mov.w	r8, #16
  405036:	465a      	mov	r2, fp
  405038:	f8dd 9020 	ldr.w	r9, [sp, #32]
  40503c:	e004      	b.n	405048 <_svfprintf_r+0x424>
  40503e:	3d10      	subs	r5, #16
  405040:	2d10      	cmp	r5, #16
  405042:	f104 0408 	add.w	r4, r4, #8
  405046:	dd17      	ble.n	405078 <_svfprintf_r+0x454>
  405048:	3301      	adds	r3, #1
  40504a:	3210      	adds	r2, #16
  40504c:	2b07      	cmp	r3, #7
  40504e:	9225      	str	r2, [sp, #148]	; 0x94
  405050:	9324      	str	r3, [sp, #144]	; 0x90
  405052:	f8c4 a000 	str.w	sl, [r4]
  405056:	f8c4 8004 	str.w	r8, [r4, #4]
  40505a:	ddf0      	ble.n	40503e <_svfprintf_r+0x41a>
  40505c:	4648      	mov	r0, r9
  40505e:	4631      	mov	r1, r6
  405060:	aa23      	add	r2, sp, #140	; 0x8c
  405062:	f004 fd9b 	bl	409b9c <__ssprint_r>
  405066:	2800      	cmp	r0, #0
  405068:	f47f aea2 	bne.w	404db0 <_svfprintf_r+0x18c>
  40506c:	3d10      	subs	r5, #16
  40506e:	2d10      	cmp	r5, #16
  405070:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405072:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405074:	463c      	mov	r4, r7
  405076:	dce7      	bgt.n	405048 <_svfprintf_r+0x424>
  405078:	4693      	mov	fp, r2
  40507a:	3301      	adds	r3, #1
  40507c:	44ab      	add	fp, r5
  40507e:	2b07      	cmp	r3, #7
  405080:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405084:	9324      	str	r3, [sp, #144]	; 0x90
  405086:	f8c4 a000 	str.w	sl, [r4]
  40508a:	6065      	str	r5, [r4, #4]
  40508c:	dd09      	ble.n	4050a2 <_svfprintf_r+0x47e>
  40508e:	9808      	ldr	r0, [sp, #32]
  405090:	4631      	mov	r1, r6
  405092:	aa23      	add	r2, sp, #140	; 0x8c
  405094:	f004 fd82 	bl	409b9c <__ssprint_r>
  405098:	2800      	cmp	r0, #0
  40509a:	f47f ae89 	bne.w	404db0 <_svfprintf_r+0x18c>
  40509e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4050a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4050a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4050a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4050a8:	428a      	cmp	r2, r1
  4050aa:	bfac      	ite	ge
  4050ac:	189b      	addge	r3, r3, r2
  4050ae:	185b      	addlt	r3, r3, r1
  4050b0:	930b      	str	r3, [sp, #44]	; 0x2c
  4050b2:	f1bb 0f00 	cmp.w	fp, #0
  4050b6:	f47f ae73 	bne.w	404da0 <_svfprintf_r+0x17c>
  4050ba:	2300      	movs	r3, #0
  4050bc:	9324      	str	r3, [sp, #144]	; 0x90
  4050be:	463c      	mov	r4, r7
  4050c0:	e5d5      	b.n	404c6e <_svfprintf_r+0x4a>
  4050c2:	4619      	mov	r1, r3
  4050c4:	9807      	ldr	r0, [sp, #28]
  4050c6:	781d      	ldrb	r5, [r3, #0]
  4050c8:	f040 0004 	orr.w	r0, r0, #4
  4050cc:	9007      	str	r0, [sp, #28]
  4050ce:	e5fc      	b.n	404cca <_svfprintf_r+0xa6>
  4050d0:	930a      	str	r3, [sp, #40]	; 0x28
  4050d2:	9b07      	ldr	r3, [sp, #28]
  4050d4:	f013 0320 	ands.w	r3, r3, #32
  4050d8:	f000 810e 	beq.w	4052f8 <_svfprintf_r+0x6d4>
  4050dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4050de:	f103 0907 	add.w	r9, r3, #7
  4050e2:	f029 0307 	bic.w	r3, r9, #7
  4050e6:	f103 0208 	add.w	r2, r3, #8
  4050ea:	e9d3 8900 	ldrd	r8, r9, [r3]
  4050ee:	920e      	str	r2, [sp, #56]	; 0x38
  4050f0:	2300      	movs	r3, #0
  4050f2:	e67c      	b.n	404dee <_svfprintf_r+0x1ca>
  4050f4:	781d      	ldrb	r5, [r3, #0]
  4050f6:	4619      	mov	r1, r3
  4050f8:	222b      	movs	r2, #43	; 0x2b
  4050fa:	e5e6      	b.n	404cca <_svfprintf_r+0xa6>
  4050fc:	781d      	ldrb	r5, [r3, #0]
  4050fe:	2d2a      	cmp	r5, #42	; 0x2a
  405100:	f103 0101 	add.w	r1, r3, #1
  405104:	f000 87ad 	beq.w	406062 <_svfprintf_r+0x143e>
  405108:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40510c:	2809      	cmp	r0, #9
  40510e:	460b      	mov	r3, r1
  405110:	f04f 0a00 	mov.w	sl, #0
  405114:	f63f adda 	bhi.w	404ccc <_svfprintf_r+0xa8>
  405118:	f813 5b01 	ldrb.w	r5, [r3], #1
  40511c:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  405120:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  405124:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405128:	2809      	cmp	r0, #9
  40512a:	d9f5      	bls.n	405118 <_svfprintf_r+0x4f4>
  40512c:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  405130:	e5cc      	b.n	404ccc <_svfprintf_r+0xa8>
  405132:	930a      	str	r3, [sp, #40]	; 0x28
  405134:	9b07      	ldr	r3, [sp, #28]
  405136:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40513a:	069b      	lsls	r3, r3, #26
  40513c:	f140 80a1 	bpl.w	405282 <_svfprintf_r+0x65e>
  405140:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405142:	f103 0907 	add.w	r9, r3, #7
  405146:	f029 0907 	bic.w	r9, r9, #7
  40514a:	e9d9 2300 	ldrd	r2, r3, [r9]
  40514e:	f109 0108 	add.w	r1, r9, #8
  405152:	910e      	str	r1, [sp, #56]	; 0x38
  405154:	4690      	mov	r8, r2
  405156:	4699      	mov	r9, r3
  405158:	2a00      	cmp	r2, #0
  40515a:	f173 0300 	sbcs.w	r3, r3, #0
  40515e:	f2c0 840b 	blt.w	405978 <_svfprintf_r+0xd54>
  405162:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405166:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40516a:	2301      	movs	r3, #1
  40516c:	e645      	b.n	404dfa <_svfprintf_r+0x1d6>
  40516e:	930a      	str	r3, [sp, #40]	; 0x28
  405170:	4b9b      	ldr	r3, [pc, #620]	; (4053e0 <_svfprintf_r+0x7bc>)
  405172:	9316      	str	r3, [sp, #88]	; 0x58
  405174:	9b07      	ldr	r3, [sp, #28]
  405176:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40517a:	069b      	lsls	r3, r3, #26
  40517c:	f140 80f3 	bpl.w	405366 <_svfprintf_r+0x742>
  405180:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405182:	f103 0907 	add.w	r9, r3, #7
  405186:	f029 0307 	bic.w	r3, r9, #7
  40518a:	e9d3 8900 	ldrd	r8, r9, [r3]
  40518e:	f103 0208 	add.w	r2, r3, #8
  405192:	920e      	str	r2, [sp, #56]	; 0x38
  405194:	9b07      	ldr	r3, [sp, #28]
  405196:	07d9      	lsls	r1, r3, #31
  405198:	f140 80f5 	bpl.w	405386 <_svfprintf_r+0x762>
  40519c:	ea58 0309 	orrs.w	r3, r8, r9
  4051a0:	f000 80f1 	beq.w	405386 <_svfprintf_r+0x762>
  4051a4:	9a07      	ldr	r2, [sp, #28]
  4051a6:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4051aa:	2330      	movs	r3, #48	; 0x30
  4051ac:	f042 0202 	orr.w	r2, r2, #2
  4051b0:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4051b4:	9207      	str	r2, [sp, #28]
  4051b6:	2302      	movs	r3, #2
  4051b8:	e619      	b.n	404dee <_svfprintf_r+0x1ca>
  4051ba:	781d      	ldrb	r5, [r3, #0]
  4051bc:	4619      	mov	r1, r3
  4051be:	2a00      	cmp	r2, #0
  4051c0:	f47f ad83 	bne.w	404cca <_svfprintf_r+0xa6>
  4051c4:	2220      	movs	r2, #32
  4051c6:	e580      	b.n	404cca <_svfprintf_r+0xa6>
  4051c8:	9907      	ldr	r1, [sp, #28]
  4051ca:	f041 0120 	orr.w	r1, r1, #32
  4051ce:	9107      	str	r1, [sp, #28]
  4051d0:	781d      	ldrb	r5, [r3, #0]
  4051d2:	4619      	mov	r1, r3
  4051d4:	e579      	b.n	404cca <_svfprintf_r+0xa6>
  4051d6:	930a      	str	r3, [sp, #40]	; 0x28
  4051d8:	9b07      	ldr	r3, [sp, #28]
  4051da:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4051de:	069a      	lsls	r2, r3, #26
  4051e0:	f140 84a1 	bpl.w	405b26 <_svfprintf_r+0xf02>
  4051e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4051e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4051e8:	ea4f 79e1 	mov.w	r9, r1, asr #31
  4051ec:	6813      	ldr	r3, [r2, #0]
  4051ee:	4608      	mov	r0, r1
  4051f0:	4688      	mov	r8, r1
  4051f2:	3204      	adds	r2, #4
  4051f4:	4649      	mov	r1, r9
  4051f6:	920e      	str	r2, [sp, #56]	; 0x38
  4051f8:	e9c3 0100 	strd	r0, r1, [r3]
  4051fc:	e537      	b.n	404c6e <_svfprintf_r+0x4a>
  4051fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405200:	930a      	str	r3, [sp, #40]	; 0x28
  405202:	6813      	ldr	r3, [r2, #0]
  405204:	9310      	str	r3, [sp, #64]	; 0x40
  405206:	f04f 0b00 	mov.w	fp, #0
  40520a:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  40520e:	f102 0904 	add.w	r9, r2, #4
  405212:	2b00      	cmp	r3, #0
  405214:	f000 863b 	beq.w	405e8e <_svfprintf_r+0x126a>
  405218:	f1ba 0f00 	cmp.w	sl, #0
  40521c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40521e:	f2c0 85e9 	blt.w	405df4 <_svfprintf_r+0x11d0>
  405222:	4659      	mov	r1, fp
  405224:	4652      	mov	r2, sl
  405226:	f003 fdd5 	bl	408dd4 <memchr>
  40522a:	2800      	cmp	r0, #0
  40522c:	f000 866c 	beq.w	405f08 <_svfprintf_r+0x12e4>
  405230:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405232:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  405236:	1ac3      	subs	r3, r0, r3
  405238:	930d      	str	r3, [sp, #52]	; 0x34
  40523a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40523e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405242:	9309      	str	r3, [sp, #36]	; 0x24
  405244:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  405248:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40524c:	e60a      	b.n	404e64 <_svfprintf_r+0x240>
  40524e:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405252:	2100      	movs	r1, #0
  405254:	f813 5b01 	ldrb.w	r5, [r3], #1
  405258:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40525c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  405260:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405264:	2809      	cmp	r0, #9
  405266:	d9f5      	bls.n	405254 <_svfprintf_r+0x630>
  405268:	910c      	str	r1, [sp, #48]	; 0x30
  40526a:	e52f      	b.n	404ccc <_svfprintf_r+0xa8>
  40526c:	930a      	str	r3, [sp, #40]	; 0x28
  40526e:	9b07      	ldr	r3, [sp, #28]
  405270:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405274:	f043 0310 	orr.w	r3, r3, #16
  405278:	9307      	str	r3, [sp, #28]
  40527a:	9b07      	ldr	r3, [sp, #28]
  40527c:	069b      	lsls	r3, r3, #26
  40527e:	f53f af5f 	bmi.w	405140 <_svfprintf_r+0x51c>
  405282:	9b07      	ldr	r3, [sp, #28]
  405284:	06d8      	lsls	r0, r3, #27
  405286:	f100 8368 	bmi.w	40595a <_svfprintf_r+0xd36>
  40528a:	9b07      	ldr	r3, [sp, #28]
  40528c:	0659      	lsls	r1, r3, #25
  40528e:	f140 8364 	bpl.w	40595a <_svfprintf_r+0xd36>
  405292:	990e      	ldr	r1, [sp, #56]	; 0x38
  405294:	f9b1 8000 	ldrsh.w	r8, [r1]
  405298:	3104      	adds	r1, #4
  40529a:	ea4f 79e8 	mov.w	r9, r8, asr #31
  40529e:	4642      	mov	r2, r8
  4052a0:	464b      	mov	r3, r9
  4052a2:	910e      	str	r1, [sp, #56]	; 0x38
  4052a4:	e758      	b.n	405158 <_svfprintf_r+0x534>
  4052a6:	781d      	ldrb	r5, [r3, #0]
  4052a8:	9907      	ldr	r1, [sp, #28]
  4052aa:	2d6c      	cmp	r5, #108	; 0x6c
  4052ac:	f000 84cb 	beq.w	405c46 <_svfprintf_r+0x1022>
  4052b0:	f041 0110 	orr.w	r1, r1, #16
  4052b4:	9107      	str	r1, [sp, #28]
  4052b6:	4619      	mov	r1, r3
  4052b8:	e507      	b.n	404cca <_svfprintf_r+0xa6>
  4052ba:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4052bc:	6829      	ldr	r1, [r5, #0]
  4052be:	910c      	str	r1, [sp, #48]	; 0x30
  4052c0:	4608      	mov	r0, r1
  4052c2:	2800      	cmp	r0, #0
  4052c4:	4629      	mov	r1, r5
  4052c6:	f101 0104 	add.w	r1, r1, #4
  4052ca:	f2c0 84b5 	blt.w	405c38 <_svfprintf_r+0x1014>
  4052ce:	910e      	str	r1, [sp, #56]	; 0x38
  4052d0:	781d      	ldrb	r5, [r3, #0]
  4052d2:	4619      	mov	r1, r3
  4052d4:	e4f9      	b.n	404cca <_svfprintf_r+0xa6>
  4052d6:	9907      	ldr	r1, [sp, #28]
  4052d8:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  4052dc:	9107      	str	r1, [sp, #28]
  4052de:	781d      	ldrb	r5, [r3, #0]
  4052e0:	4619      	mov	r1, r3
  4052e2:	e4f2      	b.n	404cca <_svfprintf_r+0xa6>
  4052e4:	930a      	str	r3, [sp, #40]	; 0x28
  4052e6:	9b07      	ldr	r3, [sp, #28]
  4052e8:	f043 0310 	orr.w	r3, r3, #16
  4052ec:	9307      	str	r3, [sp, #28]
  4052ee:	9b07      	ldr	r3, [sp, #28]
  4052f0:	f013 0320 	ands.w	r3, r3, #32
  4052f4:	f47f aef2 	bne.w	4050dc <_svfprintf_r+0x4b8>
  4052f8:	9a07      	ldr	r2, [sp, #28]
  4052fa:	f012 0210 	ands.w	r2, r2, #16
  4052fe:	f040 8319 	bne.w	405934 <_svfprintf_r+0xd10>
  405302:	9b07      	ldr	r3, [sp, #28]
  405304:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  405308:	f000 8314 	beq.w	405934 <_svfprintf_r+0xd10>
  40530c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40530e:	4613      	mov	r3, r2
  405310:	460a      	mov	r2, r1
  405312:	3204      	adds	r2, #4
  405314:	f8b1 8000 	ldrh.w	r8, [r1]
  405318:	920e      	str	r2, [sp, #56]	; 0x38
  40531a:	f04f 0900 	mov.w	r9, #0
  40531e:	e566      	b.n	404dee <_svfprintf_r+0x1ca>
  405320:	930a      	str	r3, [sp, #40]	; 0x28
  405322:	9b07      	ldr	r3, [sp, #28]
  405324:	f043 0310 	orr.w	r3, r3, #16
  405328:	9307      	str	r3, [sp, #28]
  40532a:	9b07      	ldr	r3, [sp, #28]
  40532c:	0698      	lsls	r0, r3, #26
  40532e:	f53f ad53 	bmi.w	404dd8 <_svfprintf_r+0x1b4>
  405332:	9b07      	ldr	r3, [sp, #28]
  405334:	06d9      	lsls	r1, r3, #27
  405336:	f100 8306 	bmi.w	405946 <_svfprintf_r+0xd22>
  40533a:	9b07      	ldr	r3, [sp, #28]
  40533c:	065a      	lsls	r2, r3, #25
  40533e:	f140 8302 	bpl.w	405946 <_svfprintf_r+0xd22>
  405342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405344:	f8b2 8000 	ldrh.w	r8, [r2]
  405348:	3204      	adds	r2, #4
  40534a:	f04f 0900 	mov.w	r9, #0
  40534e:	2301      	movs	r3, #1
  405350:	920e      	str	r2, [sp, #56]	; 0x38
  405352:	e54c      	b.n	404dee <_svfprintf_r+0x1ca>
  405354:	930a      	str	r3, [sp, #40]	; 0x28
  405356:	4b23      	ldr	r3, [pc, #140]	; (4053e4 <_svfprintf_r+0x7c0>)
  405358:	9316      	str	r3, [sp, #88]	; 0x58
  40535a:	9b07      	ldr	r3, [sp, #28]
  40535c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405360:	069b      	lsls	r3, r3, #26
  405362:	f53f af0d 	bmi.w	405180 <_svfprintf_r+0x55c>
  405366:	9b07      	ldr	r3, [sp, #28]
  405368:	06d8      	lsls	r0, r3, #27
  40536a:	f140 83cd 	bpl.w	405b08 <_svfprintf_r+0xee4>
  40536e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405370:	4613      	mov	r3, r2
  405372:	681b      	ldr	r3, [r3, #0]
  405374:	4698      	mov	r8, r3
  405376:	9b07      	ldr	r3, [sp, #28]
  405378:	3204      	adds	r2, #4
  40537a:	07d9      	lsls	r1, r3, #31
  40537c:	920e      	str	r2, [sp, #56]	; 0x38
  40537e:	f04f 0900 	mov.w	r9, #0
  405382:	f53f af0b 	bmi.w	40519c <_svfprintf_r+0x578>
  405386:	2302      	movs	r3, #2
  405388:	e531      	b.n	404dee <_svfprintf_r+0x1ca>
  40538a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40538c:	930a      	str	r3, [sp, #40]	; 0x28
  40538e:	680a      	ldr	r2, [r1, #0]
  405390:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  405394:	2300      	movs	r3, #0
  405396:	2201      	movs	r2, #1
  405398:	3104      	adds	r1, #4
  40539a:	469c      	mov	ip, r3
  40539c:	9209      	str	r2, [sp, #36]	; 0x24
  40539e:	910e      	str	r1, [sp, #56]	; 0x38
  4053a0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4053a4:	ab26      	add	r3, sp, #152	; 0x98
  4053a6:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4053aa:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4053ae:	920d      	str	r2, [sp, #52]	; 0x34
  4053b0:	9310      	str	r3, [sp, #64]	; 0x40
  4053b2:	e55d      	b.n	404e70 <_svfprintf_r+0x24c>
  4053b4:	9907      	ldr	r1, [sp, #28]
  4053b6:	f041 0108 	orr.w	r1, r1, #8
  4053ba:	9107      	str	r1, [sp, #28]
  4053bc:	781d      	ldrb	r5, [r3, #0]
  4053be:	4619      	mov	r1, r3
  4053c0:	e483      	b.n	404cca <_svfprintf_r+0xa6>
  4053c2:	9907      	ldr	r1, [sp, #28]
  4053c4:	f041 0101 	orr.w	r1, r1, #1
  4053c8:	9107      	str	r1, [sp, #28]
  4053ca:	781d      	ldrb	r5, [r3, #0]
  4053cc:	4619      	mov	r1, r3
  4053ce:	e47c      	b.n	404cca <_svfprintf_r+0xa6>
  4053d0:	9907      	ldr	r1, [sp, #28]
  4053d2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4053d6:	9107      	str	r1, [sp, #28]
  4053d8:	781d      	ldrb	r5, [r3, #0]
  4053da:	4619      	mov	r1, r3
  4053dc:	e475      	b.n	404cca <_svfprintf_r+0xa6>
  4053de:	bf00      	nop
  4053e0:	0040af74 	.word	0x0040af74
  4053e4:	0040af60 	.word	0x0040af60
  4053e8:	0040af40 	.word	0x0040af40
  4053ec:	0040af30 	.word	0x0040af30
  4053f0:	930a      	str	r3, [sp, #40]	; 0x28
  4053f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4053f4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4053f8:	f103 0907 	add.w	r9, r3, #7
  4053fc:	f029 0307 	bic.w	r3, r9, #7
  405400:	f103 0208 	add.w	r2, r3, #8
  405404:	920e      	str	r2, [sp, #56]	; 0x38
  405406:	681a      	ldr	r2, [r3, #0]
  405408:	9214      	str	r2, [sp, #80]	; 0x50
  40540a:	685b      	ldr	r3, [r3, #4]
  40540c:	9315      	str	r3, [sp, #84]	; 0x54
  40540e:	9915      	ldr	r1, [sp, #84]	; 0x54
  405410:	9814      	ldr	r0, [sp, #80]	; 0x50
  405412:	f004 fb15 	bl	409a40 <__fpclassifyd>
  405416:	2801      	cmp	r0, #1
  405418:	46d3      	mov	fp, sl
  40541a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40541c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40541e:	f040 8359 	bne.w	405ad4 <_svfprintf_r+0xeb0>
  405422:	2200      	movs	r2, #0
  405424:	2300      	movs	r3, #0
  405426:	f004 fe5f 	bl	40a0e8 <__aeabi_dcmplt>
  40542a:	2800      	cmp	r0, #0
  40542c:	f040 8564 	bne.w	405ef8 <_svfprintf_r+0x12d4>
  405430:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405434:	9b07      	ldr	r3, [sp, #28]
  405436:	4abe      	ldr	r2, [pc, #760]	; (405730 <_svfprintf_r+0xb0c>)
  405438:	f8df e300 	ldr.w	lr, [pc, #768]	; 40573c <_svfprintf_r+0xb18>
  40543c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405440:	9307      	str	r3, [sp, #28]
  405442:	4613      	mov	r3, r2
  405444:	2103      	movs	r1, #3
  405446:	2000      	movs	r0, #0
  405448:	2d47      	cmp	r5, #71	; 0x47
  40544a:	bfd8      	it	le
  40544c:	4673      	movle	r3, lr
  40544e:	9109      	str	r1, [sp, #36]	; 0x24
  405450:	9011      	str	r0, [sp, #68]	; 0x44
  405452:	9310      	str	r3, [sp, #64]	; 0x40
  405454:	910d      	str	r1, [sp, #52]	; 0x34
  405456:	9012      	str	r0, [sp, #72]	; 0x48
  405458:	e504      	b.n	404e64 <_svfprintf_r+0x240>
  40545a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40545c:	9907      	ldr	r1, [sp, #28]
  40545e:	930a      	str	r3, [sp, #40]	; 0x28
  405460:	2230      	movs	r2, #48	; 0x30
  405462:	6803      	ldr	r3, [r0, #0]
  405464:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  405468:	4602      	mov	r2, r0
  40546a:	2578      	movs	r5, #120	; 0x78
  40546c:	f041 0102 	orr.w	r1, r1, #2
  405470:	3204      	adds	r2, #4
  405472:	4698      	mov	r8, r3
  405474:	4baf      	ldr	r3, [pc, #700]	; (405734 <_svfprintf_r+0xb10>)
  405476:	9316      	str	r3, [sp, #88]	; 0x58
  405478:	9107      	str	r1, [sp, #28]
  40547a:	920e      	str	r2, [sp, #56]	; 0x38
  40547c:	f04f 0900 	mov.w	r9, #0
  405480:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  405484:	2302      	movs	r3, #2
  405486:	e4b2      	b.n	404dee <_svfprintf_r+0x1ca>
  405488:	930a      	str	r3, [sp, #40]	; 0x28
  40548a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40548e:	2d00      	cmp	r5, #0
  405490:	f000 83c6 	beq.w	405c20 <_svfprintf_r+0xffc>
  405494:	2300      	movs	r3, #0
  405496:	2201      	movs	r2, #1
  405498:	469c      	mov	ip, r3
  40549a:	9209      	str	r2, [sp, #36]	; 0x24
  40549c:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  4054a0:	e77e      	b.n	4053a0 <_svfprintf_r+0x77c>
  4054a2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4054a6:	e539      	b.n	404f1c <_svfprintf_r+0x2f8>
  4054a8:	2b01      	cmp	r3, #1
  4054aa:	f47f acb8 	bne.w	404e1e <_svfprintf_r+0x1fa>
  4054ae:	f1b9 0f00 	cmp.w	r9, #0
  4054b2:	bf08      	it	eq
  4054b4:	f1b8 0f0a 	cmpeq.w	r8, #10
  4054b8:	f080 821c 	bcs.w	4058f4 <_svfprintf_r+0xcd0>
  4054bc:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4054c0:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4054c4:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  4054c8:	ebcb 0307 	rsb	r3, fp, r7
  4054cc:	930d      	str	r3, [sp, #52]	; 0x34
  4054ce:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4054d2:	e4bf      	b.n	404e54 <_svfprintf_r+0x230>
  4054d4:	2d65      	cmp	r5, #101	; 0x65
  4054d6:	f340 80a0 	ble.w	40561a <_svfprintf_r+0x9f6>
  4054da:	9814      	ldr	r0, [sp, #80]	; 0x50
  4054dc:	9915      	ldr	r1, [sp, #84]	; 0x54
  4054de:	2200      	movs	r2, #0
  4054e0:	2300      	movs	r3, #0
  4054e2:	f004 fdf7 	bl	40a0d4 <__aeabi_dcmpeq>
  4054e6:	2800      	cmp	r0, #0
  4054e8:	f000 8145 	beq.w	405776 <_svfprintf_r+0xb52>
  4054ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054ee:	4a92      	ldr	r2, [pc, #584]	; (405738 <_svfprintf_r+0xb14>)
  4054f0:	6022      	str	r2, [r4, #0]
  4054f2:	3301      	adds	r3, #1
  4054f4:	f10b 0b01 	add.w	fp, fp, #1
  4054f8:	2201      	movs	r2, #1
  4054fa:	2b07      	cmp	r3, #7
  4054fc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405500:	9324      	str	r3, [sp, #144]	; 0x90
  405502:	6062      	str	r2, [r4, #4]
  405504:	f300 8334 	bgt.w	405b70 <_svfprintf_r+0xf4c>
  405508:	3408      	adds	r4, #8
  40550a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40550c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40550e:	4293      	cmp	r3, r2
  405510:	db03      	blt.n	40551a <_svfprintf_r+0x8f6>
  405512:	9b07      	ldr	r3, [sp, #28]
  405514:	07da      	lsls	r2, r3, #31
  405516:	f57f ad7f 	bpl.w	405018 <_svfprintf_r+0x3f4>
  40551a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40551c:	9918      	ldr	r1, [sp, #96]	; 0x60
  40551e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405520:	6022      	str	r2, [r4, #0]
  405522:	3301      	adds	r3, #1
  405524:	448b      	add	fp, r1
  405526:	2b07      	cmp	r3, #7
  405528:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40552c:	6061      	str	r1, [r4, #4]
  40552e:	9324      	str	r3, [sp, #144]	; 0x90
  405530:	f300 8390 	bgt.w	405c54 <_svfprintf_r+0x1030>
  405534:	3408      	adds	r4, #8
  405536:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405538:	1e5d      	subs	r5, r3, #1
  40553a:	2d00      	cmp	r5, #0
  40553c:	f77f ad6c 	ble.w	405018 <_svfprintf_r+0x3f4>
  405540:	2d10      	cmp	r5, #16
  405542:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405544:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 405740 <_svfprintf_r+0xb1c>
  405548:	f340 81ba 	ble.w	4058c0 <_svfprintf_r+0xc9c>
  40554c:	f04f 0810 	mov.w	r8, #16
  405550:	465a      	mov	r2, fp
  405552:	f8dd a020 	ldr.w	sl, [sp, #32]
  405556:	e004      	b.n	405562 <_svfprintf_r+0x93e>
  405558:	3408      	adds	r4, #8
  40555a:	3d10      	subs	r5, #16
  40555c:	2d10      	cmp	r5, #16
  40555e:	f340 81ae 	ble.w	4058be <_svfprintf_r+0xc9a>
  405562:	3301      	adds	r3, #1
  405564:	3210      	adds	r2, #16
  405566:	2b07      	cmp	r3, #7
  405568:	9225      	str	r2, [sp, #148]	; 0x94
  40556a:	9324      	str	r3, [sp, #144]	; 0x90
  40556c:	f8c4 9000 	str.w	r9, [r4]
  405570:	f8c4 8004 	str.w	r8, [r4, #4]
  405574:	ddf0      	ble.n	405558 <_svfprintf_r+0x934>
  405576:	4650      	mov	r0, sl
  405578:	4631      	mov	r1, r6
  40557a:	aa23      	add	r2, sp, #140	; 0x8c
  40557c:	f004 fb0e 	bl	409b9c <__ssprint_r>
  405580:	2800      	cmp	r0, #0
  405582:	f47f ac15 	bne.w	404db0 <_svfprintf_r+0x18c>
  405586:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405588:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40558a:	463c      	mov	r4, r7
  40558c:	e7e5      	b.n	40555a <_svfprintf_r+0x936>
  40558e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405590:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405592:	ebc2 0a03 	rsb	sl, r2, r3
  405596:	f1ba 0f00 	cmp.w	sl, #0
  40559a:	f77f ace7 	ble.w	404f6c <_svfprintf_r+0x348>
  40559e:	f1ba 0f10 	cmp.w	sl, #16
  4055a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4055a4:	f8df 9198 	ldr.w	r9, [pc, #408]	; 405740 <_svfprintf_r+0xb1c>
  4055a8:	dd2b      	ble.n	405602 <_svfprintf_r+0x9de>
  4055aa:	4649      	mov	r1, r9
  4055ac:	465b      	mov	r3, fp
  4055ae:	46a9      	mov	r9, r5
  4055b0:	f04f 0810 	mov.w	r8, #16
  4055b4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4055b8:	460d      	mov	r5, r1
  4055ba:	e006      	b.n	4055ca <_svfprintf_r+0x9a6>
  4055bc:	f1aa 0a10 	sub.w	sl, sl, #16
  4055c0:	f1ba 0f10 	cmp.w	sl, #16
  4055c4:	f104 0408 	add.w	r4, r4, #8
  4055c8:	dd17      	ble.n	4055fa <_svfprintf_r+0x9d6>
  4055ca:	3201      	adds	r2, #1
  4055cc:	3310      	adds	r3, #16
  4055ce:	2a07      	cmp	r2, #7
  4055d0:	9325      	str	r3, [sp, #148]	; 0x94
  4055d2:	9224      	str	r2, [sp, #144]	; 0x90
  4055d4:	e884 0120 	stmia.w	r4, {r5, r8}
  4055d8:	ddf0      	ble.n	4055bc <_svfprintf_r+0x998>
  4055da:	4658      	mov	r0, fp
  4055dc:	4631      	mov	r1, r6
  4055de:	aa23      	add	r2, sp, #140	; 0x8c
  4055e0:	f004 fadc 	bl	409b9c <__ssprint_r>
  4055e4:	2800      	cmp	r0, #0
  4055e6:	f47f abe3 	bne.w	404db0 <_svfprintf_r+0x18c>
  4055ea:	f1aa 0a10 	sub.w	sl, sl, #16
  4055ee:	f1ba 0f10 	cmp.w	sl, #16
  4055f2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4055f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4055f6:	463c      	mov	r4, r7
  4055f8:	dce7      	bgt.n	4055ca <_svfprintf_r+0x9a6>
  4055fa:	469b      	mov	fp, r3
  4055fc:	462b      	mov	r3, r5
  4055fe:	464d      	mov	r5, r9
  405600:	4699      	mov	r9, r3
  405602:	3201      	adds	r2, #1
  405604:	44d3      	add	fp, sl
  405606:	2a07      	cmp	r2, #7
  405608:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40560c:	9224      	str	r2, [sp, #144]	; 0x90
  40560e:	e884 0600 	stmia.w	r4, {r9, sl}
  405612:	f300 8252 	bgt.w	405aba <_svfprintf_r+0xe96>
  405616:	3408      	adds	r4, #8
  405618:	e4a8      	b.n	404f6c <_svfprintf_r+0x348>
  40561a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40561c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40561e:	2b01      	cmp	r3, #1
  405620:	f340 8220 	ble.w	405a64 <_svfprintf_r+0xe40>
  405624:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405626:	6023      	str	r3, [r4, #0]
  405628:	3501      	adds	r5, #1
  40562a:	f10b 0301 	add.w	r3, fp, #1
  40562e:	2201      	movs	r2, #1
  405630:	2d07      	cmp	r5, #7
  405632:	9325      	str	r3, [sp, #148]	; 0x94
  405634:	9524      	str	r5, [sp, #144]	; 0x90
  405636:	6062      	str	r2, [r4, #4]
  405638:	f300 8226 	bgt.w	405a88 <_svfprintf_r+0xe64>
  40563c:	3408      	adds	r4, #8
  40563e:	9918      	ldr	r1, [sp, #96]	; 0x60
  405640:	6061      	str	r1, [r4, #4]
  405642:	3501      	adds	r5, #1
  405644:	eb03 0b01 	add.w	fp, r3, r1
  405648:	2d07      	cmp	r5, #7
  40564a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40564c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405650:	9524      	str	r5, [sp, #144]	; 0x90
  405652:	6023      	str	r3, [r4, #0]
  405654:	f300 8224 	bgt.w	405aa0 <_svfprintf_r+0xe7c>
  405658:	3408      	adds	r4, #8
  40565a:	2300      	movs	r3, #0
  40565c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40565e:	9915      	ldr	r1, [sp, #84]	; 0x54
  405660:	2200      	movs	r2, #0
  405662:	f004 fd37 	bl	40a0d4 <__aeabi_dcmpeq>
  405666:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405668:	2800      	cmp	r0, #0
  40566a:	f040 80de 	bne.w	40582a <_svfprintf_r+0xc06>
  40566e:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405670:	3b01      	subs	r3, #1
  405672:	3501      	adds	r5, #1
  405674:	3201      	adds	r2, #1
  405676:	449b      	add	fp, r3
  405678:	2d07      	cmp	r5, #7
  40567a:	9524      	str	r5, [sp, #144]	; 0x90
  40567c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405680:	6022      	str	r2, [r4, #0]
  405682:	6063      	str	r3, [r4, #4]
  405684:	f300 810e 	bgt.w	4058a4 <_svfprintf_r+0xc80>
  405688:	3408      	adds	r4, #8
  40568a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40568c:	6062      	str	r2, [r4, #4]
  40568e:	3501      	adds	r5, #1
  405690:	4493      	add	fp, r2
  405692:	ab1f      	add	r3, sp, #124	; 0x7c
  405694:	2d07      	cmp	r5, #7
  405696:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40569a:	9524      	str	r5, [sp, #144]	; 0x90
  40569c:	6023      	str	r3, [r4, #0]
  40569e:	f77f acba 	ble.w	405016 <_svfprintf_r+0x3f2>
  4056a2:	9808      	ldr	r0, [sp, #32]
  4056a4:	4631      	mov	r1, r6
  4056a6:	aa23      	add	r2, sp, #140	; 0x8c
  4056a8:	f004 fa78 	bl	409b9c <__ssprint_r>
  4056ac:	2800      	cmp	r0, #0
  4056ae:	f47f ab7f 	bne.w	404db0 <_svfprintf_r+0x18c>
  4056b2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4056b6:	463c      	mov	r4, r7
  4056b8:	e4ae      	b.n	405018 <_svfprintf_r+0x3f4>
  4056ba:	2b00      	cmp	r3, #0
  4056bc:	d132      	bne.n	405724 <_svfprintf_r+0xb00>
  4056be:	9b07      	ldr	r3, [sp, #28]
  4056c0:	07d8      	lsls	r0, r3, #31
  4056c2:	d52f      	bpl.n	405724 <_svfprintf_r+0xb00>
  4056c4:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4056c8:	2330      	movs	r3, #48	; 0x30
  4056ca:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4056ce:	ebcb 0307 	rsb	r3, fp, r7
  4056d2:	930d      	str	r3, [sp, #52]	; 0x34
  4056d4:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4056d8:	f7ff bbbc 	b.w	404e54 <_svfprintf_r+0x230>
  4056dc:	9808      	ldr	r0, [sp, #32]
  4056de:	4631      	mov	r1, r6
  4056e0:	aa23      	add	r2, sp, #140	; 0x8c
  4056e2:	f004 fa5b 	bl	409b9c <__ssprint_r>
  4056e6:	2800      	cmp	r0, #0
  4056e8:	f47f ab62 	bne.w	404db0 <_svfprintf_r+0x18c>
  4056ec:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4056f0:	463c      	mov	r4, r7
  4056f2:	e47f      	b.n	404ff4 <_svfprintf_r+0x3d0>
  4056f4:	9808      	ldr	r0, [sp, #32]
  4056f6:	4631      	mov	r1, r6
  4056f8:	aa23      	add	r2, sp, #140	; 0x8c
  4056fa:	f004 fa4f 	bl	409b9c <__ssprint_r>
  4056fe:	2800      	cmp	r0, #0
  405700:	f47f ab56 	bne.w	404db0 <_svfprintf_r+0x18c>
  405704:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405708:	463c      	mov	r4, r7
  40570a:	e41a      	b.n	404f42 <_svfprintf_r+0x31e>
  40570c:	9808      	ldr	r0, [sp, #32]
  40570e:	4631      	mov	r1, r6
  405710:	aa23      	add	r2, sp, #140	; 0x8c
  405712:	f004 fa43 	bl	409b9c <__ssprint_r>
  405716:	2800      	cmp	r0, #0
  405718:	f47f ab4a 	bne.w	404db0 <_svfprintf_r+0x18c>
  40571c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405720:	463c      	mov	r4, r7
  405722:	e41f      	b.n	404f64 <_svfprintf_r+0x340>
  405724:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405728:	9710      	str	r7, [sp, #64]	; 0x40
  40572a:	f7ff bb93 	b.w	404e54 <_svfprintf_r+0x230>
  40572e:	bf00      	nop
  405730:	0040af54 	.word	0x0040af54
  405734:	0040af74 	.word	0x0040af74
  405738:	0040af90 	.word	0x0040af90
  40573c:	0040af50 	.word	0x0040af50
  405740:	0040af30 	.word	0x0040af30
  405744:	9816      	ldr	r0, [sp, #88]	; 0x58
  405746:	46bb      	mov	fp, r7
  405748:	ea4f 1318 	mov.w	r3, r8, lsr #4
  40574c:	f008 010f 	and.w	r1, r8, #15
  405750:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  405754:	ea4f 1219 	mov.w	r2, r9, lsr #4
  405758:	4698      	mov	r8, r3
  40575a:	4691      	mov	r9, r2
  40575c:	5c43      	ldrb	r3, [r0, r1]
  40575e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  405762:	ea58 0309 	orrs.w	r3, r8, r9
  405766:	d1ef      	bne.n	405748 <_svfprintf_r+0xb24>
  405768:	465b      	mov	r3, fp
  40576a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40576e:	1afb      	subs	r3, r7, r3
  405770:	930d      	str	r3, [sp, #52]	; 0x34
  405772:	f7ff bb6f 	b.w	404e54 <_svfprintf_r+0x230>
  405776:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405778:	2d00      	cmp	r5, #0
  40577a:	f340 8205 	ble.w	405b88 <_svfprintf_r+0xf64>
  40577e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405780:	9912      	ldr	r1, [sp, #72]	; 0x48
  405782:	428a      	cmp	r2, r1
  405784:	4613      	mov	r3, r2
  405786:	bfa8      	it	ge
  405788:	460b      	movge	r3, r1
  40578a:	461d      	mov	r5, r3
  40578c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40578e:	2d00      	cmp	r5, #0
  405790:	eb01 0a02 	add.w	sl, r1, r2
  405794:	dd0b      	ble.n	4057ae <_svfprintf_r+0xb8a>
  405796:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405798:	6021      	str	r1, [r4, #0]
  40579a:	3301      	adds	r3, #1
  40579c:	44ab      	add	fp, r5
  40579e:	2b07      	cmp	r3, #7
  4057a0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4057a4:	6065      	str	r5, [r4, #4]
  4057a6:	9324      	str	r3, [sp, #144]	; 0x90
  4057a8:	f300 834d 	bgt.w	405e46 <_svfprintf_r+0x1222>
  4057ac:	3408      	adds	r4, #8
  4057ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4057b0:	2d00      	cmp	r5, #0
  4057b2:	bfa8      	it	ge
  4057b4:	1b5b      	subge	r3, r3, r5
  4057b6:	2b00      	cmp	r3, #0
  4057b8:	461d      	mov	r5, r3
  4057ba:	f340 80f5 	ble.w	4059a8 <_svfprintf_r+0xd84>
  4057be:	2d10      	cmp	r5, #16
  4057c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4057c2:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 405db8 <_svfprintf_r+0x1194>
  4057c6:	f340 81c6 	ble.w	405b56 <_svfprintf_r+0xf32>
  4057ca:	465a      	mov	r2, fp
  4057cc:	f04f 0810 	mov.w	r8, #16
  4057d0:	f8dd b020 	ldr.w	fp, [sp, #32]
  4057d4:	e004      	b.n	4057e0 <_svfprintf_r+0xbbc>
  4057d6:	3408      	adds	r4, #8
  4057d8:	3d10      	subs	r5, #16
  4057da:	2d10      	cmp	r5, #16
  4057dc:	f340 81ba 	ble.w	405b54 <_svfprintf_r+0xf30>
  4057e0:	3301      	adds	r3, #1
  4057e2:	3210      	adds	r2, #16
  4057e4:	2b07      	cmp	r3, #7
  4057e6:	9225      	str	r2, [sp, #148]	; 0x94
  4057e8:	9324      	str	r3, [sp, #144]	; 0x90
  4057ea:	f8c4 9000 	str.w	r9, [r4]
  4057ee:	f8c4 8004 	str.w	r8, [r4, #4]
  4057f2:	ddf0      	ble.n	4057d6 <_svfprintf_r+0xbb2>
  4057f4:	4658      	mov	r0, fp
  4057f6:	4631      	mov	r1, r6
  4057f8:	aa23      	add	r2, sp, #140	; 0x8c
  4057fa:	f004 f9cf 	bl	409b9c <__ssprint_r>
  4057fe:	2800      	cmp	r0, #0
  405800:	f47f aad6 	bne.w	404db0 <_svfprintf_r+0x18c>
  405804:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405806:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405808:	463c      	mov	r4, r7
  40580a:	e7e5      	b.n	4057d8 <_svfprintf_r+0xbb4>
  40580c:	9808      	ldr	r0, [sp, #32]
  40580e:	4631      	mov	r1, r6
  405810:	aa23      	add	r2, sp, #140	; 0x8c
  405812:	f004 f9c3 	bl	409b9c <__ssprint_r>
  405816:	2800      	cmp	r0, #0
  405818:	f47f aaca 	bne.w	404db0 <_svfprintf_r+0x18c>
  40581c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405820:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405824:	463c      	mov	r4, r7
  405826:	f7ff bb79 	b.w	404f1c <_svfprintf_r+0x2f8>
  40582a:	f103 38ff 	add.w	r8, r3, #4294967295
  40582e:	f1b8 0f00 	cmp.w	r8, #0
  405832:	f77f af2a 	ble.w	40568a <_svfprintf_r+0xa66>
  405836:	f1b8 0f10 	cmp.w	r8, #16
  40583a:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 405db8 <_svfprintf_r+0x1194>
  40583e:	dd25      	ble.n	40588c <_svfprintf_r+0xc68>
  405840:	465b      	mov	r3, fp
  405842:	f04f 0a10 	mov.w	sl, #16
  405846:	f8dd b020 	ldr.w	fp, [sp, #32]
  40584a:	e006      	b.n	40585a <_svfprintf_r+0xc36>
  40584c:	f1a8 0810 	sub.w	r8, r8, #16
  405850:	f1b8 0f10 	cmp.w	r8, #16
  405854:	f104 0408 	add.w	r4, r4, #8
  405858:	dd17      	ble.n	40588a <_svfprintf_r+0xc66>
  40585a:	3501      	adds	r5, #1
  40585c:	3310      	adds	r3, #16
  40585e:	2d07      	cmp	r5, #7
  405860:	9325      	str	r3, [sp, #148]	; 0x94
  405862:	9524      	str	r5, [sp, #144]	; 0x90
  405864:	e884 0600 	stmia.w	r4, {r9, sl}
  405868:	ddf0      	ble.n	40584c <_svfprintf_r+0xc28>
  40586a:	4658      	mov	r0, fp
  40586c:	4631      	mov	r1, r6
  40586e:	aa23      	add	r2, sp, #140	; 0x8c
  405870:	f004 f994 	bl	409b9c <__ssprint_r>
  405874:	2800      	cmp	r0, #0
  405876:	f47f aa9b 	bne.w	404db0 <_svfprintf_r+0x18c>
  40587a:	f1a8 0810 	sub.w	r8, r8, #16
  40587e:	f1b8 0f10 	cmp.w	r8, #16
  405882:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405884:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405886:	463c      	mov	r4, r7
  405888:	dce7      	bgt.n	40585a <_svfprintf_r+0xc36>
  40588a:	469b      	mov	fp, r3
  40588c:	3501      	adds	r5, #1
  40588e:	44c3      	add	fp, r8
  405890:	2d07      	cmp	r5, #7
  405892:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405896:	9524      	str	r5, [sp, #144]	; 0x90
  405898:	f8c4 9000 	str.w	r9, [r4]
  40589c:	f8c4 8004 	str.w	r8, [r4, #4]
  4058a0:	f77f aef2 	ble.w	405688 <_svfprintf_r+0xa64>
  4058a4:	9808      	ldr	r0, [sp, #32]
  4058a6:	4631      	mov	r1, r6
  4058a8:	aa23      	add	r2, sp, #140	; 0x8c
  4058aa:	f004 f977 	bl	409b9c <__ssprint_r>
  4058ae:	2800      	cmp	r0, #0
  4058b0:	f47f aa7e 	bne.w	404db0 <_svfprintf_r+0x18c>
  4058b4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4058b8:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4058ba:	463c      	mov	r4, r7
  4058bc:	e6e5      	b.n	40568a <_svfprintf_r+0xa66>
  4058be:	4693      	mov	fp, r2
  4058c0:	3301      	adds	r3, #1
  4058c2:	44ab      	add	fp, r5
  4058c4:	2b07      	cmp	r3, #7
  4058c6:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4058ca:	9324      	str	r3, [sp, #144]	; 0x90
  4058cc:	f8c4 9000 	str.w	r9, [r4]
  4058d0:	6065      	str	r5, [r4, #4]
  4058d2:	f77f aba0 	ble.w	405016 <_svfprintf_r+0x3f2>
  4058d6:	e6e4      	b.n	4056a2 <_svfprintf_r+0xa7e>
  4058d8:	2b30      	cmp	r3, #48	; 0x30
  4058da:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4058dc:	f43f af47 	beq.w	40576e <_svfprintf_r+0xb4a>
  4058e0:	3b01      	subs	r3, #1
  4058e2:	461a      	mov	r2, r3
  4058e4:	9310      	str	r3, [sp, #64]	; 0x40
  4058e6:	1aba      	subs	r2, r7, r2
  4058e8:	2330      	movs	r3, #48	; 0x30
  4058ea:	920d      	str	r2, [sp, #52]	; 0x34
  4058ec:	f801 3c01 	strb.w	r3, [r1, #-1]
  4058f0:	f7ff bab0 	b.w	404e54 <_svfprintf_r+0x230>
  4058f4:	46bb      	mov	fp, r7
  4058f6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4058fa:	4640      	mov	r0, r8
  4058fc:	4649      	mov	r1, r9
  4058fe:	220a      	movs	r2, #10
  405900:	2300      	movs	r3, #0
  405902:	f004 fc19 	bl	40a138 <__aeabi_uldivmod>
  405906:	3230      	adds	r2, #48	; 0x30
  405908:	4640      	mov	r0, r8
  40590a:	4649      	mov	r1, r9
  40590c:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405910:	2300      	movs	r3, #0
  405912:	220a      	movs	r2, #10
  405914:	f004 fc10 	bl	40a138 <__aeabi_uldivmod>
  405918:	4680      	mov	r8, r0
  40591a:	4689      	mov	r9, r1
  40591c:	ea58 0309 	orrs.w	r3, r8, r9
  405920:	d1eb      	bne.n	4058fa <_svfprintf_r+0xcd6>
  405922:	465b      	mov	r3, fp
  405924:	1afb      	subs	r3, r7, r3
  405926:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40592a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40592e:	930d      	str	r3, [sp, #52]	; 0x34
  405930:	f7ff ba90 	b.w	404e54 <_svfprintf_r+0x230>
  405934:	990e      	ldr	r1, [sp, #56]	; 0x38
  405936:	680a      	ldr	r2, [r1, #0]
  405938:	3104      	adds	r1, #4
  40593a:	910e      	str	r1, [sp, #56]	; 0x38
  40593c:	4690      	mov	r8, r2
  40593e:	f04f 0900 	mov.w	r9, #0
  405942:	f7ff ba54 	b.w	404dee <_svfprintf_r+0x1ca>
  405946:	990e      	ldr	r1, [sp, #56]	; 0x38
  405948:	680a      	ldr	r2, [r1, #0]
  40594a:	3104      	adds	r1, #4
  40594c:	2301      	movs	r3, #1
  40594e:	910e      	str	r1, [sp, #56]	; 0x38
  405950:	4690      	mov	r8, r2
  405952:	f04f 0900 	mov.w	r9, #0
  405956:	f7ff ba4a 	b.w	404dee <_svfprintf_r+0x1ca>
  40595a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40595c:	6813      	ldr	r3, [r2, #0]
  40595e:	4698      	mov	r8, r3
  405960:	ea4f 79e3 	mov.w	r9, r3, asr #31
  405964:	4613      	mov	r3, r2
  405966:	3304      	adds	r3, #4
  405968:	4642      	mov	r2, r8
  40596a:	930e      	str	r3, [sp, #56]	; 0x38
  40596c:	2a00      	cmp	r2, #0
  40596e:	464b      	mov	r3, r9
  405970:	f173 0300 	sbcs.w	r3, r3, #0
  405974:	f6bf abf5 	bge.w	405162 <_svfprintf_r+0x53e>
  405978:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40597c:	f1d8 0800 	rsbs	r8, r8, #0
  405980:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  405984:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405988:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40598c:	2301      	movs	r3, #1
  40598e:	f7ff ba34 	b.w	404dfa <_svfprintf_r+0x1d6>
  405992:	9808      	ldr	r0, [sp, #32]
  405994:	4631      	mov	r1, r6
  405996:	aa23      	add	r2, sp, #140	; 0x8c
  405998:	f004 f900 	bl	409b9c <__ssprint_r>
  40599c:	2800      	cmp	r0, #0
  40599e:	f47f aa07 	bne.w	404db0 <_svfprintf_r+0x18c>
  4059a2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4059a6:	463c      	mov	r4, r7
  4059a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4059aa:	9912      	ldr	r1, [sp, #72]	; 0x48
  4059ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4059ae:	440a      	add	r2, r1
  4059b0:	4690      	mov	r8, r2
  4059b2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4059b4:	4293      	cmp	r3, r2
  4059b6:	db46      	blt.n	405a46 <_svfprintf_r+0xe22>
  4059b8:	9a07      	ldr	r2, [sp, #28]
  4059ba:	07d0      	lsls	r0, r2, #31
  4059bc:	d443      	bmi.n	405a46 <_svfprintf_r+0xe22>
  4059be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4059c0:	ebc8 050a 	rsb	r5, r8, sl
  4059c4:	1ad3      	subs	r3, r2, r3
  4059c6:	429d      	cmp	r5, r3
  4059c8:	bfa8      	it	ge
  4059ca:	461d      	movge	r5, r3
  4059cc:	2d00      	cmp	r5, #0
  4059ce:	dd0c      	ble.n	4059ea <_svfprintf_r+0xdc6>
  4059d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4059d2:	f8c4 8000 	str.w	r8, [r4]
  4059d6:	3201      	adds	r2, #1
  4059d8:	44ab      	add	fp, r5
  4059da:	2a07      	cmp	r2, #7
  4059dc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4059e0:	6065      	str	r5, [r4, #4]
  4059e2:	9224      	str	r2, [sp, #144]	; 0x90
  4059e4:	f300 8267 	bgt.w	405eb6 <_svfprintf_r+0x1292>
  4059e8:	3408      	adds	r4, #8
  4059ea:	2d00      	cmp	r5, #0
  4059ec:	bfac      	ite	ge
  4059ee:	1b5d      	subge	r5, r3, r5
  4059f0:	461d      	movlt	r5, r3
  4059f2:	2d00      	cmp	r5, #0
  4059f4:	f77f ab10 	ble.w	405018 <_svfprintf_r+0x3f4>
  4059f8:	2d10      	cmp	r5, #16
  4059fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059fc:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 405db8 <_svfprintf_r+0x1194>
  405a00:	f77f af5e 	ble.w	4058c0 <_svfprintf_r+0xc9c>
  405a04:	f04f 0810 	mov.w	r8, #16
  405a08:	465a      	mov	r2, fp
  405a0a:	f8dd a020 	ldr.w	sl, [sp, #32]
  405a0e:	e004      	b.n	405a1a <_svfprintf_r+0xdf6>
  405a10:	3408      	adds	r4, #8
  405a12:	3d10      	subs	r5, #16
  405a14:	2d10      	cmp	r5, #16
  405a16:	f77f af52 	ble.w	4058be <_svfprintf_r+0xc9a>
  405a1a:	3301      	adds	r3, #1
  405a1c:	3210      	adds	r2, #16
  405a1e:	2b07      	cmp	r3, #7
  405a20:	9225      	str	r2, [sp, #148]	; 0x94
  405a22:	9324      	str	r3, [sp, #144]	; 0x90
  405a24:	f8c4 9000 	str.w	r9, [r4]
  405a28:	f8c4 8004 	str.w	r8, [r4, #4]
  405a2c:	ddf0      	ble.n	405a10 <_svfprintf_r+0xdec>
  405a2e:	4650      	mov	r0, sl
  405a30:	4631      	mov	r1, r6
  405a32:	aa23      	add	r2, sp, #140	; 0x8c
  405a34:	f004 f8b2 	bl	409b9c <__ssprint_r>
  405a38:	2800      	cmp	r0, #0
  405a3a:	f47f a9b9 	bne.w	404db0 <_svfprintf_r+0x18c>
  405a3e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405a40:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405a42:	463c      	mov	r4, r7
  405a44:	e7e5      	b.n	405a12 <_svfprintf_r+0xdee>
  405a46:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405a48:	9818      	ldr	r0, [sp, #96]	; 0x60
  405a4a:	9917      	ldr	r1, [sp, #92]	; 0x5c
  405a4c:	6021      	str	r1, [r4, #0]
  405a4e:	3201      	adds	r2, #1
  405a50:	4483      	add	fp, r0
  405a52:	2a07      	cmp	r2, #7
  405a54:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405a58:	6060      	str	r0, [r4, #4]
  405a5a:	9224      	str	r2, [sp, #144]	; 0x90
  405a5c:	f300 820a 	bgt.w	405e74 <_svfprintf_r+0x1250>
  405a60:	3408      	adds	r4, #8
  405a62:	e7ac      	b.n	4059be <_svfprintf_r+0xd9a>
  405a64:	9b07      	ldr	r3, [sp, #28]
  405a66:	07d9      	lsls	r1, r3, #31
  405a68:	f53f addc 	bmi.w	405624 <_svfprintf_r+0xa00>
  405a6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405a6e:	6023      	str	r3, [r4, #0]
  405a70:	3501      	adds	r5, #1
  405a72:	f10b 0b01 	add.w	fp, fp, #1
  405a76:	2301      	movs	r3, #1
  405a78:	2d07      	cmp	r5, #7
  405a7a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405a7e:	9524      	str	r5, [sp, #144]	; 0x90
  405a80:	6063      	str	r3, [r4, #4]
  405a82:	f77f ae01 	ble.w	405688 <_svfprintf_r+0xa64>
  405a86:	e70d      	b.n	4058a4 <_svfprintf_r+0xc80>
  405a88:	9808      	ldr	r0, [sp, #32]
  405a8a:	4631      	mov	r1, r6
  405a8c:	aa23      	add	r2, sp, #140	; 0x8c
  405a8e:	f004 f885 	bl	409b9c <__ssprint_r>
  405a92:	2800      	cmp	r0, #0
  405a94:	f47f a98c 	bne.w	404db0 <_svfprintf_r+0x18c>
  405a98:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405a9a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405a9c:	463c      	mov	r4, r7
  405a9e:	e5ce      	b.n	40563e <_svfprintf_r+0xa1a>
  405aa0:	9808      	ldr	r0, [sp, #32]
  405aa2:	4631      	mov	r1, r6
  405aa4:	aa23      	add	r2, sp, #140	; 0x8c
  405aa6:	f004 f879 	bl	409b9c <__ssprint_r>
  405aaa:	2800      	cmp	r0, #0
  405aac:	f47f a980 	bne.w	404db0 <_svfprintf_r+0x18c>
  405ab0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405ab4:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405ab6:	463c      	mov	r4, r7
  405ab8:	e5cf      	b.n	40565a <_svfprintf_r+0xa36>
  405aba:	9808      	ldr	r0, [sp, #32]
  405abc:	4631      	mov	r1, r6
  405abe:	aa23      	add	r2, sp, #140	; 0x8c
  405ac0:	f004 f86c 	bl	409b9c <__ssprint_r>
  405ac4:	2800      	cmp	r0, #0
  405ac6:	f47f a973 	bne.w	404db0 <_svfprintf_r+0x18c>
  405aca:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405ace:	463c      	mov	r4, r7
  405ad0:	f7ff ba4c 	b.w	404f6c <_svfprintf_r+0x348>
  405ad4:	f003 ffb4 	bl	409a40 <__fpclassifyd>
  405ad8:	2800      	cmp	r0, #0
  405ada:	f040 80c7 	bne.w	405c6c <_svfprintf_r+0x1048>
  405ade:	4686      	mov	lr, r0
  405ae0:	4ab2      	ldr	r2, [pc, #712]	; (405dac <_svfprintf_r+0x1188>)
  405ae2:	4bb3      	ldr	r3, [pc, #716]	; (405db0 <_svfprintf_r+0x118c>)
  405ae4:	9011      	str	r0, [sp, #68]	; 0x44
  405ae6:	9807      	ldr	r0, [sp, #28]
  405ae8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405aec:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  405af0:	2103      	movs	r1, #3
  405af2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  405af6:	2d47      	cmp	r5, #71	; 0x47
  405af8:	bfd8      	it	le
  405afa:	461a      	movle	r2, r3
  405afc:	9109      	str	r1, [sp, #36]	; 0x24
  405afe:	9007      	str	r0, [sp, #28]
  405b00:	9210      	str	r2, [sp, #64]	; 0x40
  405b02:	910d      	str	r1, [sp, #52]	; 0x34
  405b04:	f7ff b9ae 	b.w	404e64 <_svfprintf_r+0x240>
  405b08:	9b07      	ldr	r3, [sp, #28]
  405b0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405b0c:	f013 0f40 	tst.w	r3, #64	; 0x40
  405b10:	4613      	mov	r3, r2
  405b12:	f43f ac2e 	beq.w	405372 <_svfprintf_r+0x74e>
  405b16:	3304      	adds	r3, #4
  405b18:	f8b2 8000 	ldrh.w	r8, [r2]
  405b1c:	930e      	str	r3, [sp, #56]	; 0x38
  405b1e:	f04f 0900 	mov.w	r9, #0
  405b22:	f7ff bb37 	b.w	405194 <_svfprintf_r+0x570>
  405b26:	9b07      	ldr	r3, [sp, #28]
  405b28:	06db      	lsls	r3, r3, #27
  405b2a:	d40b      	bmi.n	405b44 <_svfprintf_r+0xf20>
  405b2c:	9b07      	ldr	r3, [sp, #28]
  405b2e:	065d      	lsls	r5, r3, #25
  405b30:	d508      	bpl.n	405b44 <_svfprintf_r+0xf20>
  405b32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405b34:	6813      	ldr	r3, [r2, #0]
  405b36:	3204      	adds	r2, #4
  405b38:	920e      	str	r2, [sp, #56]	; 0x38
  405b3a:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  405b3e:	801a      	strh	r2, [r3, #0]
  405b40:	f7ff b895 	b.w	404c6e <_svfprintf_r+0x4a>
  405b44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405b46:	6813      	ldr	r3, [r2, #0]
  405b48:	3204      	adds	r2, #4
  405b4a:	920e      	str	r2, [sp, #56]	; 0x38
  405b4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405b4e:	601a      	str	r2, [r3, #0]
  405b50:	f7ff b88d 	b.w	404c6e <_svfprintf_r+0x4a>
  405b54:	4693      	mov	fp, r2
  405b56:	3301      	adds	r3, #1
  405b58:	44ab      	add	fp, r5
  405b5a:	2b07      	cmp	r3, #7
  405b5c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405b60:	9324      	str	r3, [sp, #144]	; 0x90
  405b62:	f8c4 9000 	str.w	r9, [r4]
  405b66:	6065      	str	r5, [r4, #4]
  405b68:	f73f af13 	bgt.w	405992 <_svfprintf_r+0xd6e>
  405b6c:	3408      	adds	r4, #8
  405b6e:	e71b      	b.n	4059a8 <_svfprintf_r+0xd84>
  405b70:	9808      	ldr	r0, [sp, #32]
  405b72:	4631      	mov	r1, r6
  405b74:	aa23      	add	r2, sp, #140	; 0x8c
  405b76:	f004 f811 	bl	409b9c <__ssprint_r>
  405b7a:	2800      	cmp	r0, #0
  405b7c:	f47f a918 	bne.w	404db0 <_svfprintf_r+0x18c>
  405b80:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405b84:	463c      	mov	r4, r7
  405b86:	e4c0      	b.n	40550a <_svfprintf_r+0x8e6>
  405b88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b8a:	4a8a      	ldr	r2, [pc, #552]	; (405db4 <_svfprintf_r+0x1190>)
  405b8c:	6022      	str	r2, [r4, #0]
  405b8e:	3301      	adds	r3, #1
  405b90:	f10b 0b01 	add.w	fp, fp, #1
  405b94:	2201      	movs	r2, #1
  405b96:	2b07      	cmp	r3, #7
  405b98:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405b9c:	9324      	str	r3, [sp, #144]	; 0x90
  405b9e:	6062      	str	r2, [r4, #4]
  405ba0:	f300 80f4 	bgt.w	405d8c <_svfprintf_r+0x1168>
  405ba4:	3408      	adds	r4, #8
  405ba6:	b92d      	cbnz	r5, 405bb4 <_svfprintf_r+0xf90>
  405ba8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405baa:	b91b      	cbnz	r3, 405bb4 <_svfprintf_r+0xf90>
  405bac:	9b07      	ldr	r3, [sp, #28]
  405bae:	07db      	lsls	r3, r3, #31
  405bb0:	f57f aa32 	bpl.w	405018 <_svfprintf_r+0x3f4>
  405bb4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bb6:	9818      	ldr	r0, [sp, #96]	; 0x60
  405bb8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405bba:	6022      	str	r2, [r4, #0]
  405bbc:	3301      	adds	r3, #1
  405bbe:	eb0b 0100 	add.w	r1, fp, r0
  405bc2:	2b07      	cmp	r3, #7
  405bc4:	9125      	str	r1, [sp, #148]	; 0x94
  405bc6:	6060      	str	r0, [r4, #4]
  405bc8:	9324      	str	r3, [sp, #144]	; 0x90
  405bca:	f300 81f3 	bgt.w	405fb4 <_svfprintf_r+0x1390>
  405bce:	f104 0208 	add.w	r2, r4, #8
  405bd2:	426d      	negs	r5, r5
  405bd4:	2d00      	cmp	r5, #0
  405bd6:	f340 80fc 	ble.w	405dd2 <_svfprintf_r+0x11ae>
  405bda:	2d10      	cmp	r5, #16
  405bdc:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 405db8 <_svfprintf_r+0x1194>
  405be0:	f340 813d 	ble.w	405e5e <_svfprintf_r+0x123a>
  405be4:	2410      	movs	r4, #16
  405be6:	f8dd 8020 	ldr.w	r8, [sp, #32]
  405bea:	e004      	b.n	405bf6 <_svfprintf_r+0xfd2>
  405bec:	3208      	adds	r2, #8
  405bee:	3d10      	subs	r5, #16
  405bf0:	2d10      	cmp	r5, #16
  405bf2:	f340 8134 	ble.w	405e5e <_svfprintf_r+0x123a>
  405bf6:	3301      	adds	r3, #1
  405bf8:	3110      	adds	r1, #16
  405bfa:	2b07      	cmp	r3, #7
  405bfc:	9125      	str	r1, [sp, #148]	; 0x94
  405bfe:	9324      	str	r3, [sp, #144]	; 0x90
  405c00:	f8c2 9000 	str.w	r9, [r2]
  405c04:	6054      	str	r4, [r2, #4]
  405c06:	ddf1      	ble.n	405bec <_svfprintf_r+0xfc8>
  405c08:	4640      	mov	r0, r8
  405c0a:	4631      	mov	r1, r6
  405c0c:	aa23      	add	r2, sp, #140	; 0x8c
  405c0e:	f003 ffc5 	bl	409b9c <__ssprint_r>
  405c12:	2800      	cmp	r0, #0
  405c14:	f47f a8cc 	bne.w	404db0 <_svfprintf_r+0x18c>
  405c18:	9925      	ldr	r1, [sp, #148]	; 0x94
  405c1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c1c:	463a      	mov	r2, r7
  405c1e:	e7e6      	b.n	405bee <_svfprintf_r+0xfca>
  405c20:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c22:	46b1      	mov	r9, r6
  405c24:	2b00      	cmp	r3, #0
  405c26:	f43f a8c4 	beq.w	404db2 <_svfprintf_r+0x18e>
  405c2a:	9808      	ldr	r0, [sp, #32]
  405c2c:	4631      	mov	r1, r6
  405c2e:	aa23      	add	r2, sp, #140	; 0x8c
  405c30:	f003 ffb4 	bl	409b9c <__ssprint_r>
  405c34:	f7ff b8bd 	b.w	404db2 <_svfprintf_r+0x18e>
  405c38:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c3a:	910e      	str	r1, [sp, #56]	; 0x38
  405c3c:	4240      	negs	r0, r0
  405c3e:	900c      	str	r0, [sp, #48]	; 0x30
  405c40:	4619      	mov	r1, r3
  405c42:	f7ff ba3f 	b.w	4050c4 <_svfprintf_r+0x4a0>
  405c46:	f041 0120 	orr.w	r1, r1, #32
  405c4a:	9107      	str	r1, [sp, #28]
  405c4c:	785d      	ldrb	r5, [r3, #1]
  405c4e:	1c59      	adds	r1, r3, #1
  405c50:	f7ff b83b 	b.w	404cca <_svfprintf_r+0xa6>
  405c54:	9808      	ldr	r0, [sp, #32]
  405c56:	4631      	mov	r1, r6
  405c58:	aa23      	add	r2, sp, #140	; 0x8c
  405c5a:	f003 ff9f 	bl	409b9c <__ssprint_r>
  405c5e:	2800      	cmp	r0, #0
  405c60:	f47f a8a6 	bne.w	404db0 <_svfprintf_r+0x18c>
  405c64:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405c68:	463c      	mov	r4, r7
  405c6a:	e464      	b.n	405536 <_svfprintf_r+0x912>
  405c6c:	f025 0320 	bic.w	r3, r5, #32
  405c70:	f1ba 3fff 	cmp.w	sl, #4294967295
  405c74:	930d      	str	r3, [sp, #52]	; 0x34
  405c76:	f000 8096 	beq.w	405da6 <_svfprintf_r+0x1182>
  405c7a:	2b47      	cmp	r3, #71	; 0x47
  405c7c:	d105      	bne.n	405c8a <_svfprintf_r+0x1066>
  405c7e:	f1ba 0f00 	cmp.w	sl, #0
  405c82:	bf14      	ite	ne
  405c84:	46d3      	movne	fp, sl
  405c86:	f04f 0b01 	moveq.w	fp, #1
  405c8a:	9b07      	ldr	r3, [sp, #28]
  405c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  405c90:	9311      	str	r3, [sp, #68]	; 0x44
  405c92:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405c94:	f1b3 0a00 	subs.w	sl, r3, #0
  405c98:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405c9a:	9309      	str	r3, [sp, #36]	; 0x24
  405c9c:	bfbb      	ittet	lt
  405c9e:	4653      	movlt	r3, sl
  405ca0:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  405ca4:	2300      	movge	r3, #0
  405ca6:	232d      	movlt	r3, #45	; 0x2d
  405ca8:	2d66      	cmp	r5, #102	; 0x66
  405caa:	930f      	str	r3, [sp, #60]	; 0x3c
  405cac:	f000 80ac 	beq.w	405e08 <_svfprintf_r+0x11e4>
  405cb0:	2d46      	cmp	r5, #70	; 0x46
  405cb2:	f000 80a9 	beq.w	405e08 <_svfprintf_r+0x11e4>
  405cb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405cb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405cba:	2b45      	cmp	r3, #69	; 0x45
  405cbc:	bf0c      	ite	eq
  405cbe:	f10b 0901 	addeq.w	r9, fp, #1
  405cc2:	46d9      	movne	r9, fp
  405cc4:	2002      	movs	r0, #2
  405cc6:	a91d      	add	r1, sp, #116	; 0x74
  405cc8:	e88d 0201 	stmia.w	sp, {r0, r9}
  405ccc:	9102      	str	r1, [sp, #8]
  405cce:	a81e      	add	r0, sp, #120	; 0x78
  405cd0:	a921      	add	r1, sp, #132	; 0x84
  405cd2:	9003      	str	r0, [sp, #12]
  405cd4:	4653      	mov	r3, sl
  405cd6:	9104      	str	r1, [sp, #16]
  405cd8:	9808      	ldr	r0, [sp, #32]
  405cda:	f001 f975 	bl	406fc8 <_dtoa_r>
  405cde:	2d67      	cmp	r5, #103	; 0x67
  405ce0:	9010      	str	r0, [sp, #64]	; 0x40
  405ce2:	d002      	beq.n	405cea <_svfprintf_r+0x10c6>
  405ce4:	2d47      	cmp	r5, #71	; 0x47
  405ce6:	f040 809f 	bne.w	405e28 <_svfprintf_r+0x1204>
  405cea:	9b07      	ldr	r3, [sp, #28]
  405cec:	07db      	lsls	r3, r3, #31
  405cee:	f140 8189 	bpl.w	406004 <_svfprintf_r+0x13e0>
  405cf2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405cf4:	eb03 0809 	add.w	r8, r3, r9
  405cf8:	9809      	ldr	r0, [sp, #36]	; 0x24
  405cfa:	4651      	mov	r1, sl
  405cfc:	2200      	movs	r2, #0
  405cfe:	2300      	movs	r3, #0
  405d00:	f004 f9e8 	bl	40a0d4 <__aeabi_dcmpeq>
  405d04:	2800      	cmp	r0, #0
  405d06:	f040 80fd 	bne.w	405f04 <_svfprintf_r+0x12e0>
  405d0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405d0c:	4598      	cmp	r8, r3
  405d0e:	d906      	bls.n	405d1e <_svfprintf_r+0x10fa>
  405d10:	2130      	movs	r1, #48	; 0x30
  405d12:	1c5a      	adds	r2, r3, #1
  405d14:	9221      	str	r2, [sp, #132]	; 0x84
  405d16:	7019      	strb	r1, [r3, #0]
  405d18:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405d1a:	4598      	cmp	r8, r3
  405d1c:	d8f9      	bhi.n	405d12 <_svfprintf_r+0x10ee>
  405d1e:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405d20:	1a9b      	subs	r3, r3, r2
  405d22:	9313      	str	r3, [sp, #76]	; 0x4c
  405d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405d26:	2b47      	cmp	r3, #71	; 0x47
  405d28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405d2a:	f000 80de 	beq.w	405eea <_svfprintf_r+0x12c6>
  405d2e:	2d65      	cmp	r5, #101	; 0x65
  405d30:	f340 80f8 	ble.w	405f24 <_svfprintf_r+0x1300>
  405d34:	2d66      	cmp	r5, #102	; 0x66
  405d36:	9312      	str	r3, [sp, #72]	; 0x48
  405d38:	f000 8157 	beq.w	405fea <_svfprintf_r+0x13c6>
  405d3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405d3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405d40:	4293      	cmp	r3, r2
  405d42:	f300 8144 	bgt.w	405fce <_svfprintf_r+0x13aa>
  405d46:	9b07      	ldr	r3, [sp, #28]
  405d48:	07d9      	lsls	r1, r3, #31
  405d4a:	f100 8173 	bmi.w	406034 <_svfprintf_r+0x1410>
  405d4e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405d52:	920d      	str	r2, [sp, #52]	; 0x34
  405d54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405d56:	2a00      	cmp	r2, #0
  405d58:	f040 80bc 	bne.w	405ed4 <_svfprintf_r+0x12b0>
  405d5c:	9309      	str	r3, [sp, #36]	; 0x24
  405d5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405d60:	9307      	str	r3, [sp, #28]
  405d62:	9211      	str	r2, [sp, #68]	; 0x44
  405d64:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405d68:	f7ff b87c 	b.w	404e64 <_svfprintf_r+0x240>
  405d6c:	9808      	ldr	r0, [sp, #32]
  405d6e:	2140      	movs	r1, #64	; 0x40
  405d70:	f002 fd9e 	bl	4088b0 <_malloc_r>
  405d74:	f8c9 0000 	str.w	r0, [r9]
  405d78:	f8c9 0010 	str.w	r0, [r9, #16]
  405d7c:	2800      	cmp	r0, #0
  405d7e:	f000 818c 	beq.w	40609a <_svfprintf_r+0x1476>
  405d82:	2340      	movs	r3, #64	; 0x40
  405d84:	f8c9 3014 	str.w	r3, [r9, #20]
  405d88:	f7fe bf64 	b.w	404c54 <_svfprintf_r+0x30>
  405d8c:	9808      	ldr	r0, [sp, #32]
  405d8e:	4631      	mov	r1, r6
  405d90:	aa23      	add	r2, sp, #140	; 0x8c
  405d92:	f003 ff03 	bl	409b9c <__ssprint_r>
  405d96:	2800      	cmp	r0, #0
  405d98:	f47f a80a 	bne.w	404db0 <_svfprintf_r+0x18c>
  405d9c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405d9e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405da2:	463c      	mov	r4, r7
  405da4:	e6ff      	b.n	405ba6 <_svfprintf_r+0xf82>
  405da6:	f04f 0b06 	mov.w	fp, #6
  405daa:	e76e      	b.n	405c8a <_svfprintf_r+0x1066>
  405dac:	0040af5c 	.word	0x0040af5c
  405db0:	0040af58 	.word	0x0040af58
  405db4:	0040af90 	.word	0x0040af90
  405db8:	0040af30 	.word	0x0040af30
  405dbc:	9808      	ldr	r0, [sp, #32]
  405dbe:	4631      	mov	r1, r6
  405dc0:	aa23      	add	r2, sp, #140	; 0x8c
  405dc2:	f003 feeb 	bl	409b9c <__ssprint_r>
  405dc6:	2800      	cmp	r0, #0
  405dc8:	f47e aff2 	bne.w	404db0 <_svfprintf_r+0x18c>
  405dcc:	9925      	ldr	r1, [sp, #148]	; 0x94
  405dce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405dd0:	463a      	mov	r2, r7
  405dd2:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  405dd4:	6054      	str	r4, [r2, #4]
  405dd6:	3301      	adds	r3, #1
  405dd8:	eb01 0b04 	add.w	fp, r1, r4
  405ddc:	2b07      	cmp	r3, #7
  405dde:	9910      	ldr	r1, [sp, #64]	; 0x40
  405de0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405de4:	9324      	str	r3, [sp, #144]	; 0x90
  405de6:	6011      	str	r1, [r2, #0]
  405de8:	f73f ac5b 	bgt.w	4056a2 <_svfprintf_r+0xa7e>
  405dec:	f102 0408 	add.w	r4, r2, #8
  405df0:	f7ff b912 	b.w	405018 <_svfprintf_r+0x3f4>
  405df4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  405df8:	f003 fea2 	bl	409b40 <strlen>
  405dfc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405e00:	900d      	str	r0, [sp, #52]	; 0x34
  405e02:	4603      	mov	r3, r0
  405e04:	f7ff ba1b 	b.w	40523e <_svfprintf_r+0x61a>
  405e08:	2003      	movs	r0, #3
  405e0a:	a91d      	add	r1, sp, #116	; 0x74
  405e0c:	e88d 0801 	stmia.w	sp, {r0, fp}
  405e10:	9102      	str	r1, [sp, #8]
  405e12:	a81e      	add	r0, sp, #120	; 0x78
  405e14:	a921      	add	r1, sp, #132	; 0x84
  405e16:	9003      	str	r0, [sp, #12]
  405e18:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405e1a:	9104      	str	r1, [sp, #16]
  405e1c:	4653      	mov	r3, sl
  405e1e:	9808      	ldr	r0, [sp, #32]
  405e20:	f001 f8d2 	bl	406fc8 <_dtoa_r>
  405e24:	46d9      	mov	r9, fp
  405e26:	9010      	str	r0, [sp, #64]	; 0x40
  405e28:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405e2a:	eb03 0809 	add.w	r8, r3, r9
  405e2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405e30:	2b46      	cmp	r3, #70	; 0x46
  405e32:	f47f af61 	bne.w	405cf8 <_svfprintf_r+0x10d4>
  405e36:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405e38:	781b      	ldrb	r3, [r3, #0]
  405e3a:	2b30      	cmp	r3, #48	; 0x30
  405e3c:	f000 80e4 	beq.w	406008 <_svfprintf_r+0x13e4>
  405e40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405e42:	4498      	add	r8, r3
  405e44:	e758      	b.n	405cf8 <_svfprintf_r+0x10d4>
  405e46:	9808      	ldr	r0, [sp, #32]
  405e48:	4631      	mov	r1, r6
  405e4a:	aa23      	add	r2, sp, #140	; 0x8c
  405e4c:	f003 fea6 	bl	409b9c <__ssprint_r>
  405e50:	2800      	cmp	r0, #0
  405e52:	f47e afad 	bne.w	404db0 <_svfprintf_r+0x18c>
  405e56:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405e5a:	463c      	mov	r4, r7
  405e5c:	e4a7      	b.n	4057ae <_svfprintf_r+0xb8a>
  405e5e:	3301      	adds	r3, #1
  405e60:	4429      	add	r1, r5
  405e62:	2b07      	cmp	r3, #7
  405e64:	9125      	str	r1, [sp, #148]	; 0x94
  405e66:	9324      	str	r3, [sp, #144]	; 0x90
  405e68:	f8c2 9000 	str.w	r9, [r2]
  405e6c:	6055      	str	r5, [r2, #4]
  405e6e:	dca5      	bgt.n	405dbc <_svfprintf_r+0x1198>
  405e70:	3208      	adds	r2, #8
  405e72:	e7ae      	b.n	405dd2 <_svfprintf_r+0x11ae>
  405e74:	9808      	ldr	r0, [sp, #32]
  405e76:	4631      	mov	r1, r6
  405e78:	aa23      	add	r2, sp, #140	; 0x8c
  405e7a:	f003 fe8f 	bl	409b9c <__ssprint_r>
  405e7e:	2800      	cmp	r0, #0
  405e80:	f47e af96 	bne.w	404db0 <_svfprintf_r+0x18c>
  405e84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405e86:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405e8a:	463c      	mov	r4, r7
  405e8c:	e597      	b.n	4059be <_svfprintf_r+0xd9a>
  405e8e:	4653      	mov	r3, sl
  405e90:	2b06      	cmp	r3, #6
  405e92:	bf28      	it	cs
  405e94:	2306      	movcs	r3, #6
  405e96:	930d      	str	r3, [sp, #52]	; 0x34
  405e98:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405e9c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405ea0:	9309      	str	r3, [sp, #36]	; 0x24
  405ea2:	4b83      	ldr	r3, [pc, #524]	; (4060b0 <_svfprintf_r+0x148c>)
  405ea4:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405ea8:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  405eac:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  405eb0:	9310      	str	r3, [sp, #64]	; 0x40
  405eb2:	f7fe bfd7 	b.w	404e64 <_svfprintf_r+0x240>
  405eb6:	9808      	ldr	r0, [sp, #32]
  405eb8:	4631      	mov	r1, r6
  405eba:	aa23      	add	r2, sp, #140	; 0x8c
  405ebc:	f003 fe6e 	bl	409b9c <__ssprint_r>
  405ec0:	2800      	cmp	r0, #0
  405ec2:	f47e af75 	bne.w	404db0 <_svfprintf_r+0x18c>
  405ec6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405ec8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405eca:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405ece:	1ad3      	subs	r3, r2, r3
  405ed0:	463c      	mov	r4, r7
  405ed2:	e58a      	b.n	4059ea <_svfprintf_r+0xdc6>
  405ed4:	9309      	str	r3, [sp, #36]	; 0x24
  405ed6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405ed8:	9307      	str	r3, [sp, #28]
  405eda:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405ede:	2300      	movs	r3, #0
  405ee0:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405ee4:	9311      	str	r3, [sp, #68]	; 0x44
  405ee6:	f7fe bfc0 	b.w	404e6a <_svfprintf_r+0x246>
  405eea:	1cda      	adds	r2, r3, #3
  405eec:	db19      	blt.n	405f22 <_svfprintf_r+0x12fe>
  405eee:	459b      	cmp	fp, r3
  405ef0:	db17      	blt.n	405f22 <_svfprintf_r+0x12fe>
  405ef2:	9312      	str	r3, [sp, #72]	; 0x48
  405ef4:	2567      	movs	r5, #103	; 0x67
  405ef6:	e721      	b.n	405d3c <_svfprintf_r+0x1118>
  405ef8:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405efc:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405f00:	f7ff ba98 	b.w	405434 <_svfprintf_r+0x810>
  405f04:	4643      	mov	r3, r8
  405f06:	e70a      	b.n	405d1e <_svfprintf_r+0x10fa>
  405f08:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  405f0c:	9011      	str	r0, [sp, #68]	; 0x44
  405f0e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405f12:	9012      	str	r0, [sp, #72]	; 0x48
  405f14:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405f18:	9309      	str	r3, [sp, #36]	; 0x24
  405f1a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405f1e:	f7fe bfa1 	b.w	404e64 <_svfprintf_r+0x240>
  405f22:	3d02      	subs	r5, #2
  405f24:	3b01      	subs	r3, #1
  405f26:	2b00      	cmp	r3, #0
  405f28:	931d      	str	r3, [sp, #116]	; 0x74
  405f2a:	bfba      	itte	lt
  405f2c:	425b      	neglt	r3, r3
  405f2e:	222d      	movlt	r2, #45	; 0x2d
  405f30:	222b      	movge	r2, #43	; 0x2b
  405f32:	2b09      	cmp	r3, #9
  405f34:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  405f38:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405f3c:	dd72      	ble.n	406024 <_svfprintf_r+0x1400>
  405f3e:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  405f42:	4670      	mov	r0, lr
  405f44:	4a5b      	ldr	r2, [pc, #364]	; (4060b4 <_svfprintf_r+0x1490>)
  405f46:	fb82 2103 	smull	r2, r1, r2, r3
  405f4a:	17da      	asrs	r2, r3, #31
  405f4c:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  405f50:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  405f54:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  405f58:	f103 0130 	add.w	r1, r3, #48	; 0x30
  405f5c:	2a09      	cmp	r2, #9
  405f5e:	4613      	mov	r3, r2
  405f60:	f800 1d01 	strb.w	r1, [r0, #-1]!
  405f64:	dcee      	bgt.n	405f44 <_svfprintf_r+0x1320>
  405f66:	4602      	mov	r2, r0
  405f68:	3330      	adds	r3, #48	; 0x30
  405f6a:	b2d9      	uxtb	r1, r3
  405f6c:	f802 1d01 	strb.w	r1, [r2, #-1]!
  405f70:	4596      	cmp	lr, r2
  405f72:	f240 8099 	bls.w	4060a8 <_svfprintf_r+0x1484>
  405f76:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  405f7a:	4603      	mov	r3, r0
  405f7c:	e001      	b.n	405f82 <_svfprintf_r+0x135e>
  405f7e:	f813 1b01 	ldrb.w	r1, [r3], #1
  405f82:	f802 1b01 	strb.w	r1, [r2], #1
  405f86:	4573      	cmp	r3, lr
  405f88:	d1f9      	bne.n	405f7e <_svfprintf_r+0x135a>
  405f8a:	ab23      	add	r3, sp, #140	; 0x8c
  405f8c:	1a1b      	subs	r3, r3, r0
  405f8e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  405f92:	4413      	add	r3, r2
  405f94:	aa1f      	add	r2, sp, #124	; 0x7c
  405f96:	1a9b      	subs	r3, r3, r2
  405f98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405f9a:	9319      	str	r3, [sp, #100]	; 0x64
  405f9c:	2a01      	cmp	r2, #1
  405f9e:	4413      	add	r3, r2
  405fa0:	930d      	str	r3, [sp, #52]	; 0x34
  405fa2:	dd6b      	ble.n	40607c <_svfprintf_r+0x1458>
  405fa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405fa6:	2200      	movs	r2, #0
  405fa8:	3301      	adds	r3, #1
  405faa:	930d      	str	r3, [sp, #52]	; 0x34
  405fac:	9212      	str	r2, [sp, #72]	; 0x48
  405fae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405fb2:	e6cf      	b.n	405d54 <_svfprintf_r+0x1130>
  405fb4:	9808      	ldr	r0, [sp, #32]
  405fb6:	4631      	mov	r1, r6
  405fb8:	aa23      	add	r2, sp, #140	; 0x8c
  405fba:	f003 fdef 	bl	409b9c <__ssprint_r>
  405fbe:	2800      	cmp	r0, #0
  405fc0:	f47e aef6 	bne.w	404db0 <_svfprintf_r+0x18c>
  405fc4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405fc6:	9925      	ldr	r1, [sp, #148]	; 0x94
  405fc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405fca:	463a      	mov	r2, r7
  405fcc:	e601      	b.n	405bd2 <_svfprintf_r+0xfae>
  405fce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fd0:	2b00      	cmp	r3, #0
  405fd2:	bfd8      	it	le
  405fd4:	f1c3 0802 	rsble	r8, r3, #2
  405fd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405fda:	bfc8      	it	gt
  405fdc:	f04f 0801 	movgt.w	r8, #1
  405fe0:	4443      	add	r3, r8
  405fe2:	930d      	str	r3, [sp, #52]	; 0x34
  405fe4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405fe8:	e6b4      	b.n	405d54 <_svfprintf_r+0x1130>
  405fea:	2b00      	cmp	r3, #0
  405fec:	dd30      	ble.n	406050 <_svfprintf_r+0x142c>
  405fee:	f1bb 0f00 	cmp.w	fp, #0
  405ff2:	d125      	bne.n	406040 <_svfprintf_r+0x141c>
  405ff4:	9b07      	ldr	r3, [sp, #28]
  405ff6:	07db      	lsls	r3, r3, #31
  405ff8:	d422      	bmi.n	406040 <_svfprintf_r+0x141c>
  405ffa:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405ffc:	920d      	str	r2, [sp, #52]	; 0x34
  405ffe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  406002:	e6a7      	b.n	405d54 <_svfprintf_r+0x1130>
  406004:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406006:	e68a      	b.n	405d1e <_svfprintf_r+0x10fa>
  406008:	9809      	ldr	r0, [sp, #36]	; 0x24
  40600a:	4651      	mov	r1, sl
  40600c:	2200      	movs	r2, #0
  40600e:	2300      	movs	r3, #0
  406010:	f004 f860 	bl	40a0d4 <__aeabi_dcmpeq>
  406014:	2800      	cmp	r0, #0
  406016:	f47f af13 	bne.w	405e40 <_svfprintf_r+0x121c>
  40601a:	f1c9 0301 	rsb	r3, r9, #1
  40601e:	931d      	str	r3, [sp, #116]	; 0x74
  406020:	4498      	add	r8, r3
  406022:	e669      	b.n	405cf8 <_svfprintf_r+0x10d4>
  406024:	3330      	adds	r3, #48	; 0x30
  406026:	2230      	movs	r2, #48	; 0x30
  406028:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40602c:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  406030:	ab20      	add	r3, sp, #128	; 0x80
  406032:	e7af      	b.n	405f94 <_svfprintf_r+0x1370>
  406034:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406036:	3301      	adds	r3, #1
  406038:	930d      	str	r3, [sp, #52]	; 0x34
  40603a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40603e:	e689      	b.n	405d54 <_svfprintf_r+0x1130>
  406040:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406042:	f10b 0801 	add.w	r8, fp, #1
  406046:	4443      	add	r3, r8
  406048:	930d      	str	r3, [sp, #52]	; 0x34
  40604a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40604e:	e681      	b.n	405d54 <_svfprintf_r+0x1130>
  406050:	f1bb 0f00 	cmp.w	fp, #0
  406054:	d11b      	bne.n	40608e <_svfprintf_r+0x146a>
  406056:	9b07      	ldr	r3, [sp, #28]
  406058:	07d8      	lsls	r0, r3, #31
  40605a:	d418      	bmi.n	40608e <_svfprintf_r+0x146a>
  40605c:	2301      	movs	r3, #1
  40605e:	930d      	str	r3, [sp, #52]	; 0x34
  406060:	e678      	b.n	405d54 <_svfprintf_r+0x1130>
  406062:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406064:	f8d5 a000 	ldr.w	sl, [r5]
  406068:	4628      	mov	r0, r5
  40606a:	3004      	adds	r0, #4
  40606c:	f1ba 0f00 	cmp.w	sl, #0
  406070:	785d      	ldrb	r5, [r3, #1]
  406072:	900e      	str	r0, [sp, #56]	; 0x38
  406074:	f6be ae29 	bge.w	404cca <_svfprintf_r+0xa6>
  406078:	f7fe be25 	b.w	404cc6 <_svfprintf_r+0xa2>
  40607c:	9b07      	ldr	r3, [sp, #28]
  40607e:	f013 0301 	ands.w	r3, r3, #1
  406082:	d18f      	bne.n	405fa4 <_svfprintf_r+0x1380>
  406084:	9312      	str	r3, [sp, #72]	; 0x48
  406086:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406088:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40608c:	e662      	b.n	405d54 <_svfprintf_r+0x1130>
  40608e:	f10b 0302 	add.w	r3, fp, #2
  406092:	930d      	str	r3, [sp, #52]	; 0x34
  406094:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406098:	e65c      	b.n	405d54 <_svfprintf_r+0x1130>
  40609a:	9a08      	ldr	r2, [sp, #32]
  40609c:	230c      	movs	r3, #12
  40609e:	6013      	str	r3, [r2, #0]
  4060a0:	f04f 30ff 	mov.w	r0, #4294967295
  4060a4:	f7fe be8e 	b.w	404dc4 <_svfprintf_r+0x1a0>
  4060a8:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4060ac:	e772      	b.n	405f94 <_svfprintf_r+0x1370>
  4060ae:	bf00      	nop
  4060b0:	0040af88 	.word	0x0040af88
  4060b4:	66666667 	.word	0x66666667

004060b8 <__sprint_r.part.0>:
  4060b8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4060ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4060be:	049c      	lsls	r4, r3, #18
  4060c0:	460f      	mov	r7, r1
  4060c2:	4692      	mov	sl, r2
  4060c4:	d52b      	bpl.n	40611e <__sprint_r.part.0+0x66>
  4060c6:	6893      	ldr	r3, [r2, #8]
  4060c8:	6812      	ldr	r2, [r2, #0]
  4060ca:	b333      	cbz	r3, 40611a <__sprint_r.part.0+0x62>
  4060cc:	4680      	mov	r8, r0
  4060ce:	f102 0908 	add.w	r9, r2, #8
  4060d2:	e919 0060 	ldmdb	r9, {r5, r6}
  4060d6:	08b6      	lsrs	r6, r6, #2
  4060d8:	d017      	beq.n	40610a <__sprint_r.part.0+0x52>
  4060da:	3d04      	subs	r5, #4
  4060dc:	2400      	movs	r4, #0
  4060de:	e001      	b.n	4060e4 <__sprint_r.part.0+0x2c>
  4060e0:	42a6      	cmp	r6, r4
  4060e2:	d010      	beq.n	406106 <__sprint_r.part.0+0x4e>
  4060e4:	4640      	mov	r0, r8
  4060e6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4060ea:	463a      	mov	r2, r7
  4060ec:	f002 f86c 	bl	4081c8 <_fputwc_r>
  4060f0:	1c43      	adds	r3, r0, #1
  4060f2:	f104 0401 	add.w	r4, r4, #1
  4060f6:	d1f3      	bne.n	4060e0 <__sprint_r.part.0+0x28>
  4060f8:	2300      	movs	r3, #0
  4060fa:	f8ca 3008 	str.w	r3, [sl, #8]
  4060fe:	f8ca 3004 	str.w	r3, [sl, #4]
  406102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406106:	f8da 3008 	ldr.w	r3, [sl, #8]
  40610a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40610e:	f8ca 3008 	str.w	r3, [sl, #8]
  406112:	f109 0908 	add.w	r9, r9, #8
  406116:	2b00      	cmp	r3, #0
  406118:	d1db      	bne.n	4060d2 <__sprint_r.part.0+0x1a>
  40611a:	2000      	movs	r0, #0
  40611c:	e7ec      	b.n	4060f8 <__sprint_r.part.0+0x40>
  40611e:	f002 f98b 	bl	408438 <__sfvwrite_r>
  406122:	2300      	movs	r3, #0
  406124:	f8ca 3008 	str.w	r3, [sl, #8]
  406128:	f8ca 3004 	str.w	r3, [sl, #4]
  40612c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00406130 <_vfiprintf_r>:
  406130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406134:	b0ab      	sub	sp, #172	; 0xac
  406136:	461c      	mov	r4, r3
  406138:	9100      	str	r1, [sp, #0]
  40613a:	4693      	mov	fp, r2
  40613c:	9304      	str	r3, [sp, #16]
  40613e:	9001      	str	r0, [sp, #4]
  406140:	b118      	cbz	r0, 40614a <_vfiprintf_r+0x1a>
  406142:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406144:	2b00      	cmp	r3, #0
  406146:	f000 80e3 	beq.w	406310 <_vfiprintf_r+0x1e0>
  40614a:	9b00      	ldr	r3, [sp, #0]
  40614c:	8999      	ldrh	r1, [r3, #12]
  40614e:	b28a      	uxth	r2, r1
  406150:	0490      	lsls	r0, r2, #18
  406152:	d408      	bmi.n	406166 <_vfiprintf_r+0x36>
  406154:	4618      	mov	r0, r3
  406156:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  406158:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40615c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  406160:	8182      	strh	r2, [r0, #12]
  406162:	6643      	str	r3, [r0, #100]	; 0x64
  406164:	b292      	uxth	r2, r2
  406166:	0711      	lsls	r1, r2, #28
  406168:	f140 80b2 	bpl.w	4062d0 <_vfiprintf_r+0x1a0>
  40616c:	9b00      	ldr	r3, [sp, #0]
  40616e:	691b      	ldr	r3, [r3, #16]
  406170:	2b00      	cmp	r3, #0
  406172:	f000 80ad 	beq.w	4062d0 <_vfiprintf_r+0x1a0>
  406176:	f002 021a 	and.w	r2, r2, #26
  40617a:	2a0a      	cmp	r2, #10
  40617c:	f000 80b4 	beq.w	4062e8 <_vfiprintf_r+0x1b8>
  406180:	2300      	movs	r3, #0
  406182:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  406186:	9309      	str	r3, [sp, #36]	; 0x24
  406188:	930f      	str	r3, [sp, #60]	; 0x3c
  40618a:	930e      	str	r3, [sp, #56]	; 0x38
  40618c:	9302      	str	r3, [sp, #8]
  40618e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  406192:	4654      	mov	r4, sl
  406194:	f89b 3000 	ldrb.w	r3, [fp]
  406198:	2b00      	cmp	r3, #0
  40619a:	f000 84a3 	beq.w	406ae4 <_vfiprintf_r+0x9b4>
  40619e:	2b25      	cmp	r3, #37	; 0x25
  4061a0:	f000 84a0 	beq.w	406ae4 <_vfiprintf_r+0x9b4>
  4061a4:	465a      	mov	r2, fp
  4061a6:	e001      	b.n	4061ac <_vfiprintf_r+0x7c>
  4061a8:	2b25      	cmp	r3, #37	; 0x25
  4061aa:	d003      	beq.n	4061b4 <_vfiprintf_r+0x84>
  4061ac:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4061b0:	2b00      	cmp	r3, #0
  4061b2:	d1f9      	bne.n	4061a8 <_vfiprintf_r+0x78>
  4061b4:	ebcb 0602 	rsb	r6, fp, r2
  4061b8:	4615      	mov	r5, r2
  4061ba:	b196      	cbz	r6, 4061e2 <_vfiprintf_r+0xb2>
  4061bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4061be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4061c0:	f8c4 b000 	str.w	fp, [r4]
  4061c4:	3301      	adds	r3, #1
  4061c6:	4432      	add	r2, r6
  4061c8:	2b07      	cmp	r3, #7
  4061ca:	6066      	str	r6, [r4, #4]
  4061cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4061ce:	930e      	str	r3, [sp, #56]	; 0x38
  4061d0:	dd79      	ble.n	4062c6 <_vfiprintf_r+0x196>
  4061d2:	2a00      	cmp	r2, #0
  4061d4:	f040 84af 	bne.w	406b36 <_vfiprintf_r+0xa06>
  4061d8:	9b02      	ldr	r3, [sp, #8]
  4061da:	920e      	str	r2, [sp, #56]	; 0x38
  4061dc:	4433      	add	r3, r6
  4061de:	4654      	mov	r4, sl
  4061e0:	9302      	str	r3, [sp, #8]
  4061e2:	782b      	ldrb	r3, [r5, #0]
  4061e4:	2b00      	cmp	r3, #0
  4061e6:	f000 8360 	beq.w	4068aa <_vfiprintf_r+0x77a>
  4061ea:	2100      	movs	r1, #0
  4061ec:	f04f 0300 	mov.w	r3, #0
  4061f0:	f04f 3cff 	mov.w	ip, #4294967295
  4061f4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4061f8:	1c68      	adds	r0, r5, #1
  4061fa:	786b      	ldrb	r3, [r5, #1]
  4061fc:	4688      	mov	r8, r1
  4061fe:	460d      	mov	r5, r1
  406200:	4666      	mov	r6, ip
  406202:	f100 0b01 	add.w	fp, r0, #1
  406206:	f1a3 0220 	sub.w	r2, r3, #32
  40620a:	2a58      	cmp	r2, #88	; 0x58
  40620c:	f200 82ab 	bhi.w	406766 <_vfiprintf_r+0x636>
  406210:	e8df f012 	tbh	[pc, r2, lsl #1]
  406214:	02a9029b 	.word	0x02a9029b
  406218:	02a302a9 	.word	0x02a302a9
  40621c:	02a902a9 	.word	0x02a902a9
  406220:	02a902a9 	.word	0x02a902a9
  406224:	02a902a9 	.word	0x02a902a9
  406228:	02620255 	.word	0x02620255
  40622c:	010d02a9 	.word	0x010d02a9
  406230:	02a9026e 	.word	0x02a9026e
  406234:	012f0129 	.word	0x012f0129
  406238:	012f012f 	.word	0x012f012f
  40623c:	012f012f 	.word	0x012f012f
  406240:	012f012f 	.word	0x012f012f
  406244:	012f012f 	.word	0x012f012f
  406248:	02a902a9 	.word	0x02a902a9
  40624c:	02a902a9 	.word	0x02a902a9
  406250:	02a902a9 	.word	0x02a902a9
  406254:	02a902a9 	.word	0x02a902a9
  406258:	02a902a9 	.word	0x02a902a9
  40625c:	02a9013d 	.word	0x02a9013d
  406260:	02a902a9 	.word	0x02a902a9
  406264:	02a902a9 	.word	0x02a902a9
  406268:	02a902a9 	.word	0x02a902a9
  40626c:	02a902a9 	.word	0x02a902a9
  406270:	017402a9 	.word	0x017402a9
  406274:	02a902a9 	.word	0x02a902a9
  406278:	02a902a9 	.word	0x02a902a9
  40627c:	018b02a9 	.word	0x018b02a9
  406280:	02a902a9 	.word	0x02a902a9
  406284:	02a901a3 	.word	0x02a901a3
  406288:	02a902a9 	.word	0x02a902a9
  40628c:	02a902a9 	.word	0x02a902a9
  406290:	02a902a9 	.word	0x02a902a9
  406294:	02a902a9 	.word	0x02a902a9
  406298:	01c702a9 	.word	0x01c702a9
  40629c:	02a901da 	.word	0x02a901da
  4062a0:	02a902a9 	.word	0x02a902a9
  4062a4:	01da0123 	.word	0x01da0123
  4062a8:	02a902a9 	.word	0x02a902a9
  4062ac:	02a9024c 	.word	0x02a9024c
  4062b0:	0113028a 	.word	0x0113028a
  4062b4:	020701f3 	.word	0x020701f3
  4062b8:	020d02a9 	.word	0x020d02a9
  4062bc:	008102a9 	.word	0x008102a9
  4062c0:	02a902a9 	.word	0x02a902a9
  4062c4:	0233      	.short	0x0233
  4062c6:	3408      	adds	r4, #8
  4062c8:	9b02      	ldr	r3, [sp, #8]
  4062ca:	4433      	add	r3, r6
  4062cc:	9302      	str	r3, [sp, #8]
  4062ce:	e788      	b.n	4061e2 <_vfiprintf_r+0xb2>
  4062d0:	9801      	ldr	r0, [sp, #4]
  4062d2:	9900      	ldr	r1, [sp, #0]
  4062d4:	f000 fd70 	bl	406db8 <__swsetup_r>
  4062d8:	b9a8      	cbnz	r0, 406306 <_vfiprintf_r+0x1d6>
  4062da:	9b00      	ldr	r3, [sp, #0]
  4062dc:	899a      	ldrh	r2, [r3, #12]
  4062de:	f002 021a 	and.w	r2, r2, #26
  4062e2:	2a0a      	cmp	r2, #10
  4062e4:	f47f af4c 	bne.w	406180 <_vfiprintf_r+0x50>
  4062e8:	9b00      	ldr	r3, [sp, #0]
  4062ea:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  4062ee:	2b00      	cmp	r3, #0
  4062f0:	f6ff af46 	blt.w	406180 <_vfiprintf_r+0x50>
  4062f4:	9801      	ldr	r0, [sp, #4]
  4062f6:	9900      	ldr	r1, [sp, #0]
  4062f8:	465a      	mov	r2, fp
  4062fa:	4623      	mov	r3, r4
  4062fc:	f000 fd20 	bl	406d40 <__sbprintf>
  406300:	b02b      	add	sp, #172	; 0xac
  406302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406306:	f04f 30ff 	mov.w	r0, #4294967295
  40630a:	b02b      	add	sp, #172	; 0xac
  40630c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406310:	f001 fee2 	bl	4080d8 <__sinit>
  406314:	e719      	b.n	40614a <_vfiprintf_r+0x1a>
  406316:	f018 0f20 	tst.w	r8, #32
  40631a:	9503      	str	r5, [sp, #12]
  40631c:	46b4      	mov	ip, r6
  40631e:	f000 810c 	beq.w	40653a <_vfiprintf_r+0x40a>
  406322:	9b04      	ldr	r3, [sp, #16]
  406324:	3307      	adds	r3, #7
  406326:	f023 0307 	bic.w	r3, r3, #7
  40632a:	f103 0208 	add.w	r2, r3, #8
  40632e:	e9d3 6700 	ldrd	r6, r7, [r3]
  406332:	9204      	str	r2, [sp, #16]
  406334:	2301      	movs	r3, #1
  406336:	f04f 0200 	mov.w	r2, #0
  40633a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40633e:	46e1      	mov	r9, ip
  406340:	2500      	movs	r5, #0
  406342:	f1bc 0f00 	cmp.w	ip, #0
  406346:	bfa8      	it	ge
  406348:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40634c:	ea56 0207 	orrs.w	r2, r6, r7
  406350:	f040 80c4 	bne.w	4064dc <_vfiprintf_r+0x3ac>
  406354:	f1bc 0f00 	cmp.w	ip, #0
  406358:	f000 8381 	beq.w	406a5e <_vfiprintf_r+0x92e>
  40635c:	2b01      	cmp	r3, #1
  40635e:	f000 80c5 	beq.w	4064ec <_vfiprintf_r+0x3bc>
  406362:	2b02      	cmp	r3, #2
  406364:	f000 8387 	beq.w	406a76 <_vfiprintf_r+0x946>
  406368:	4651      	mov	r1, sl
  40636a:	08f2      	lsrs	r2, r6, #3
  40636c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  406370:	08f8      	lsrs	r0, r7, #3
  406372:	f006 0307 	and.w	r3, r6, #7
  406376:	4607      	mov	r7, r0
  406378:	4616      	mov	r6, r2
  40637a:	3330      	adds	r3, #48	; 0x30
  40637c:	ea56 0207 	orrs.w	r2, r6, r7
  406380:	f801 3d01 	strb.w	r3, [r1, #-1]!
  406384:	d1f1      	bne.n	40636a <_vfiprintf_r+0x23a>
  406386:	f018 0f01 	tst.w	r8, #1
  40638a:	9107      	str	r1, [sp, #28]
  40638c:	f040 83fc 	bne.w	406b88 <_vfiprintf_r+0xa58>
  406390:	ebc1 090a 	rsb	r9, r1, sl
  406394:	45e1      	cmp	r9, ip
  406396:	464e      	mov	r6, r9
  406398:	bfb8      	it	lt
  40639a:	4666      	movlt	r6, ip
  40639c:	b105      	cbz	r5, 4063a0 <_vfiprintf_r+0x270>
  40639e:	3601      	adds	r6, #1
  4063a0:	f018 0302 	ands.w	r3, r8, #2
  4063a4:	9305      	str	r3, [sp, #20]
  4063a6:	bf18      	it	ne
  4063a8:	3602      	addne	r6, #2
  4063aa:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  4063ae:	9306      	str	r3, [sp, #24]
  4063b0:	f040 81fa 	bne.w	4067a8 <_vfiprintf_r+0x678>
  4063b4:	9b03      	ldr	r3, [sp, #12]
  4063b6:	1b9d      	subs	r5, r3, r6
  4063b8:	2d00      	cmp	r5, #0
  4063ba:	f340 81f5 	ble.w	4067a8 <_vfiprintf_r+0x678>
  4063be:	2d10      	cmp	r5, #16
  4063c0:	f340 848c 	ble.w	406cdc <_vfiprintf_r+0xbac>
  4063c4:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4063c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4063ca:	4fc6      	ldr	r7, [pc, #792]	; (4066e4 <_vfiprintf_r+0x5b4>)
  4063cc:	4620      	mov	r0, r4
  4063ce:	2310      	movs	r3, #16
  4063d0:	4664      	mov	r4, ip
  4063d2:	4671      	mov	r1, lr
  4063d4:	4684      	mov	ip, r0
  4063d6:	e007      	b.n	4063e8 <_vfiprintf_r+0x2b8>
  4063d8:	f101 0e02 	add.w	lr, r1, #2
  4063dc:	f10c 0c08 	add.w	ip, ip, #8
  4063e0:	4601      	mov	r1, r0
  4063e2:	3d10      	subs	r5, #16
  4063e4:	2d10      	cmp	r5, #16
  4063e6:	dd13      	ble.n	406410 <_vfiprintf_r+0x2e0>
  4063e8:	1c48      	adds	r0, r1, #1
  4063ea:	3210      	adds	r2, #16
  4063ec:	2807      	cmp	r0, #7
  4063ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4063f0:	f8cc 7000 	str.w	r7, [ip]
  4063f4:	f8cc 3004 	str.w	r3, [ip, #4]
  4063f8:	900e      	str	r0, [sp, #56]	; 0x38
  4063fa:	dded      	ble.n	4063d8 <_vfiprintf_r+0x2a8>
  4063fc:	2a00      	cmp	r2, #0
  4063fe:	f040 81c3 	bne.w	406788 <_vfiprintf_r+0x658>
  406402:	3d10      	subs	r5, #16
  406404:	2d10      	cmp	r5, #16
  406406:	4611      	mov	r1, r2
  406408:	f04f 0e01 	mov.w	lr, #1
  40640c:	46d4      	mov	ip, sl
  40640e:	dceb      	bgt.n	4063e8 <_vfiprintf_r+0x2b8>
  406410:	4663      	mov	r3, ip
  406412:	4671      	mov	r1, lr
  406414:	46a4      	mov	ip, r4
  406416:	461c      	mov	r4, r3
  406418:	442a      	add	r2, r5
  40641a:	2907      	cmp	r1, #7
  40641c:	920f      	str	r2, [sp, #60]	; 0x3c
  40641e:	6027      	str	r7, [r4, #0]
  406420:	6065      	str	r5, [r4, #4]
  406422:	910e      	str	r1, [sp, #56]	; 0x38
  406424:	f300 8346 	bgt.w	406ab4 <_vfiprintf_r+0x984>
  406428:	3408      	adds	r4, #8
  40642a:	1c48      	adds	r0, r1, #1
  40642c:	e1bf      	b.n	4067ae <_vfiprintf_r+0x67e>
  40642e:	4658      	mov	r0, fp
  406430:	f048 0804 	orr.w	r8, r8, #4
  406434:	f89b 3000 	ldrb.w	r3, [fp]
  406438:	e6e3      	b.n	406202 <_vfiprintf_r+0xd2>
  40643a:	f018 0320 	ands.w	r3, r8, #32
  40643e:	9503      	str	r5, [sp, #12]
  406440:	46b4      	mov	ip, r6
  406442:	d062      	beq.n	40650a <_vfiprintf_r+0x3da>
  406444:	9b04      	ldr	r3, [sp, #16]
  406446:	3307      	adds	r3, #7
  406448:	f023 0307 	bic.w	r3, r3, #7
  40644c:	f103 0208 	add.w	r2, r3, #8
  406450:	e9d3 6700 	ldrd	r6, r7, [r3]
  406454:	9204      	str	r2, [sp, #16]
  406456:	2300      	movs	r3, #0
  406458:	e76d      	b.n	406336 <_vfiprintf_r+0x206>
  40645a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  40645e:	f89b 3000 	ldrb.w	r3, [fp]
  406462:	4658      	mov	r0, fp
  406464:	e6cd      	b.n	406202 <_vfiprintf_r+0xd2>
  406466:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  40646a:	f89b 3000 	ldrb.w	r3, [fp]
  40646e:	4658      	mov	r0, fp
  406470:	e6c7      	b.n	406202 <_vfiprintf_r+0xd2>
  406472:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406476:	2500      	movs	r5, #0
  406478:	f81b 3b01 	ldrb.w	r3, [fp], #1
  40647c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  406480:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  406484:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406488:	2a09      	cmp	r2, #9
  40648a:	d9f5      	bls.n	406478 <_vfiprintf_r+0x348>
  40648c:	e6bb      	b.n	406206 <_vfiprintf_r+0xd6>
  40648e:	f048 0810 	orr.w	r8, r8, #16
  406492:	f018 0f20 	tst.w	r8, #32
  406496:	9503      	str	r5, [sp, #12]
  406498:	46b4      	mov	ip, r6
  40649a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40649e:	f000 809b 	beq.w	4065d8 <_vfiprintf_r+0x4a8>
  4064a2:	9904      	ldr	r1, [sp, #16]
  4064a4:	3107      	adds	r1, #7
  4064a6:	f021 0107 	bic.w	r1, r1, #7
  4064aa:	e9d1 2300 	ldrd	r2, r3, [r1]
  4064ae:	3108      	adds	r1, #8
  4064b0:	9104      	str	r1, [sp, #16]
  4064b2:	4616      	mov	r6, r2
  4064b4:	461f      	mov	r7, r3
  4064b6:	2a00      	cmp	r2, #0
  4064b8:	f173 0300 	sbcs.w	r3, r3, #0
  4064bc:	f2c0 83a6 	blt.w	406c0c <_vfiprintf_r+0xadc>
  4064c0:	f1bc 0f00 	cmp.w	ip, #0
  4064c4:	bfa8      	it	ge
  4064c6:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4064ca:	ea56 0207 	orrs.w	r2, r6, r7
  4064ce:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4064d2:	46e1      	mov	r9, ip
  4064d4:	f04f 0301 	mov.w	r3, #1
  4064d8:	f43f af3c 	beq.w	406354 <_vfiprintf_r+0x224>
  4064dc:	2b01      	cmp	r3, #1
  4064de:	f47f af40 	bne.w	406362 <_vfiprintf_r+0x232>
  4064e2:	2f00      	cmp	r7, #0
  4064e4:	bf08      	it	eq
  4064e6:	2e0a      	cmpeq	r6, #10
  4064e8:	f080 8334 	bcs.w	406b54 <_vfiprintf_r+0xa24>
  4064ec:	ab2a      	add	r3, sp, #168	; 0xa8
  4064ee:	3630      	adds	r6, #48	; 0x30
  4064f0:	f803 6d41 	strb.w	r6, [r3, #-65]!
  4064f4:	ebc3 090a 	rsb	r9, r3, sl
  4064f8:	9307      	str	r3, [sp, #28]
  4064fa:	e74b      	b.n	406394 <_vfiprintf_r+0x264>
  4064fc:	f048 0810 	orr.w	r8, r8, #16
  406500:	f018 0320 	ands.w	r3, r8, #32
  406504:	9503      	str	r5, [sp, #12]
  406506:	46b4      	mov	ip, r6
  406508:	d19c      	bne.n	406444 <_vfiprintf_r+0x314>
  40650a:	f018 0210 	ands.w	r2, r8, #16
  40650e:	f040 82f7 	bne.w	406b00 <_vfiprintf_r+0x9d0>
  406512:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  406516:	f000 82f3 	beq.w	406b00 <_vfiprintf_r+0x9d0>
  40651a:	9904      	ldr	r1, [sp, #16]
  40651c:	4613      	mov	r3, r2
  40651e:	460a      	mov	r2, r1
  406520:	3204      	adds	r2, #4
  406522:	880e      	ldrh	r6, [r1, #0]
  406524:	9204      	str	r2, [sp, #16]
  406526:	2700      	movs	r7, #0
  406528:	e705      	b.n	406336 <_vfiprintf_r+0x206>
  40652a:	f048 0810 	orr.w	r8, r8, #16
  40652e:	f018 0f20 	tst.w	r8, #32
  406532:	9503      	str	r5, [sp, #12]
  406534:	46b4      	mov	ip, r6
  406536:	f47f aef4 	bne.w	406322 <_vfiprintf_r+0x1f2>
  40653a:	9a04      	ldr	r2, [sp, #16]
  40653c:	f018 0f10 	tst.w	r8, #16
  406540:	4613      	mov	r3, r2
  406542:	f040 82e4 	bne.w	406b0e <_vfiprintf_r+0x9de>
  406546:	f018 0f40 	tst.w	r8, #64	; 0x40
  40654a:	f000 82e0 	beq.w	406b0e <_vfiprintf_r+0x9de>
  40654e:	8816      	ldrh	r6, [r2, #0]
  406550:	3204      	adds	r2, #4
  406552:	2700      	movs	r7, #0
  406554:	2301      	movs	r3, #1
  406556:	9204      	str	r2, [sp, #16]
  406558:	e6ed      	b.n	406336 <_vfiprintf_r+0x206>
  40655a:	4a63      	ldr	r2, [pc, #396]	; (4066e8 <_vfiprintf_r+0x5b8>)
  40655c:	9503      	str	r5, [sp, #12]
  40655e:	f018 0f20 	tst.w	r8, #32
  406562:	46b4      	mov	ip, r6
  406564:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  406568:	9209      	str	r2, [sp, #36]	; 0x24
  40656a:	f000 8090 	beq.w	40668e <_vfiprintf_r+0x55e>
  40656e:	9a04      	ldr	r2, [sp, #16]
  406570:	3207      	adds	r2, #7
  406572:	f022 0207 	bic.w	r2, r2, #7
  406576:	e9d2 6700 	ldrd	r6, r7, [r2]
  40657a:	f102 0108 	add.w	r1, r2, #8
  40657e:	9104      	str	r1, [sp, #16]
  406580:	f018 0f01 	tst.w	r8, #1
  406584:	f000 8290 	beq.w	406aa8 <_vfiprintf_r+0x978>
  406588:	ea56 0207 	orrs.w	r2, r6, r7
  40658c:	f000 828c 	beq.w	406aa8 <_vfiprintf_r+0x978>
  406590:	2230      	movs	r2, #48	; 0x30
  406592:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  406596:	f048 0802 	orr.w	r8, r8, #2
  40659a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40659e:	2302      	movs	r3, #2
  4065a0:	e6c9      	b.n	406336 <_vfiprintf_r+0x206>
  4065a2:	9a04      	ldr	r2, [sp, #16]
  4065a4:	9503      	str	r5, [sp, #12]
  4065a6:	6813      	ldr	r3, [r2, #0]
  4065a8:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4065ac:	4613      	mov	r3, r2
  4065ae:	3304      	adds	r3, #4
  4065b0:	2601      	movs	r6, #1
  4065b2:	f04f 0100 	mov.w	r1, #0
  4065b6:	9304      	str	r3, [sp, #16]
  4065b8:	ab10      	add	r3, sp, #64	; 0x40
  4065ba:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4065be:	46b1      	mov	r9, r6
  4065c0:	9307      	str	r3, [sp, #28]
  4065c2:	f04f 0c00 	mov.w	ip, #0
  4065c6:	e6eb      	b.n	4063a0 <_vfiprintf_r+0x270>
  4065c8:	f018 0f20 	tst.w	r8, #32
  4065cc:	9503      	str	r5, [sp, #12]
  4065ce:	46b4      	mov	ip, r6
  4065d0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4065d4:	f47f af65 	bne.w	4064a2 <_vfiprintf_r+0x372>
  4065d8:	f018 0f10 	tst.w	r8, #16
  4065dc:	f040 82a2 	bne.w	406b24 <_vfiprintf_r+0x9f4>
  4065e0:	f018 0f40 	tst.w	r8, #64	; 0x40
  4065e4:	f000 829e 	beq.w	406b24 <_vfiprintf_r+0x9f4>
  4065e8:	9904      	ldr	r1, [sp, #16]
  4065ea:	f9b1 6000 	ldrsh.w	r6, [r1]
  4065ee:	3104      	adds	r1, #4
  4065f0:	17f7      	asrs	r7, r6, #31
  4065f2:	4632      	mov	r2, r6
  4065f4:	463b      	mov	r3, r7
  4065f6:	9104      	str	r1, [sp, #16]
  4065f8:	e75d      	b.n	4064b6 <_vfiprintf_r+0x386>
  4065fa:	9904      	ldr	r1, [sp, #16]
  4065fc:	9503      	str	r5, [sp, #12]
  4065fe:	2330      	movs	r3, #48	; 0x30
  406600:	460a      	mov	r2, r1
  406602:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  406606:	2378      	movs	r3, #120	; 0x78
  406608:	3204      	adds	r2, #4
  40660a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40660e:	4b37      	ldr	r3, [pc, #220]	; (4066ec <_vfiprintf_r+0x5bc>)
  406610:	9309      	str	r3, [sp, #36]	; 0x24
  406612:	46b4      	mov	ip, r6
  406614:	f048 0802 	orr.w	r8, r8, #2
  406618:	680e      	ldr	r6, [r1, #0]
  40661a:	9204      	str	r2, [sp, #16]
  40661c:	2700      	movs	r7, #0
  40661e:	2302      	movs	r3, #2
  406620:	e689      	b.n	406336 <_vfiprintf_r+0x206>
  406622:	f048 0820 	orr.w	r8, r8, #32
  406626:	f89b 3000 	ldrb.w	r3, [fp]
  40662a:	4658      	mov	r0, fp
  40662c:	e5e9      	b.n	406202 <_vfiprintf_r+0xd2>
  40662e:	9a04      	ldr	r2, [sp, #16]
  406630:	9503      	str	r5, [sp, #12]
  406632:	6813      	ldr	r3, [r2, #0]
  406634:	9307      	str	r3, [sp, #28]
  406636:	f04f 0100 	mov.w	r1, #0
  40663a:	46b4      	mov	ip, r6
  40663c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  406640:	1d16      	adds	r6, r2, #4
  406642:	2b00      	cmp	r3, #0
  406644:	f000 8350 	beq.w	406ce8 <_vfiprintf_r+0xbb8>
  406648:	f1bc 0f00 	cmp.w	ip, #0
  40664c:	f2c0 832a 	blt.w	406ca4 <_vfiprintf_r+0xb74>
  406650:	9d07      	ldr	r5, [sp, #28]
  406652:	f8cd c010 	str.w	ip, [sp, #16]
  406656:	4662      	mov	r2, ip
  406658:	4628      	mov	r0, r5
  40665a:	2100      	movs	r1, #0
  40665c:	f002 fbba 	bl	408dd4 <memchr>
  406660:	f8dd c010 	ldr.w	ip, [sp, #16]
  406664:	2800      	cmp	r0, #0
  406666:	f000 8350 	beq.w	406d0a <_vfiprintf_r+0xbda>
  40666a:	ebc5 0900 	rsb	r9, r5, r0
  40666e:	9604      	str	r6, [sp, #16]
  406670:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  406674:	f04f 0c00 	mov.w	ip, #0
  406678:	e68c      	b.n	406394 <_vfiprintf_r+0x264>
  40667a:	4a1c      	ldr	r2, [pc, #112]	; (4066ec <_vfiprintf_r+0x5bc>)
  40667c:	9503      	str	r5, [sp, #12]
  40667e:	f018 0f20 	tst.w	r8, #32
  406682:	46b4      	mov	ip, r6
  406684:	9209      	str	r2, [sp, #36]	; 0x24
  406686:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40668a:	f47f af70 	bne.w	40656e <_vfiprintf_r+0x43e>
  40668e:	9904      	ldr	r1, [sp, #16]
  406690:	f018 0f10 	tst.w	r8, #16
  406694:	460a      	mov	r2, r1
  406696:	f040 8240 	bne.w	406b1a <_vfiprintf_r+0x9ea>
  40669a:	f018 0f40 	tst.w	r8, #64	; 0x40
  40669e:	f000 823c 	beq.w	406b1a <_vfiprintf_r+0x9ea>
  4066a2:	3204      	adds	r2, #4
  4066a4:	880e      	ldrh	r6, [r1, #0]
  4066a6:	9204      	str	r2, [sp, #16]
  4066a8:	2700      	movs	r7, #0
  4066aa:	e769      	b.n	406580 <_vfiprintf_r+0x450>
  4066ac:	f89b 3000 	ldrb.w	r3, [fp]
  4066b0:	2b6c      	cmp	r3, #108	; 0x6c
  4066b2:	f000 82ea 	beq.w	406c8a <_vfiprintf_r+0xb5a>
  4066b6:	f048 0810 	orr.w	r8, r8, #16
  4066ba:	4658      	mov	r0, fp
  4066bc:	e5a1      	b.n	406202 <_vfiprintf_r+0xd2>
  4066be:	9a04      	ldr	r2, [sp, #16]
  4066c0:	6815      	ldr	r5, [r2, #0]
  4066c2:	4613      	mov	r3, r2
  4066c4:	2d00      	cmp	r5, #0
  4066c6:	f103 0304 	add.w	r3, r3, #4
  4066ca:	f2c0 82e6 	blt.w	406c9a <_vfiprintf_r+0xb6a>
  4066ce:	9304      	str	r3, [sp, #16]
  4066d0:	f89b 3000 	ldrb.w	r3, [fp]
  4066d4:	4658      	mov	r0, fp
  4066d6:	e594      	b.n	406202 <_vfiprintf_r+0xd2>
  4066d8:	f89b 3000 	ldrb.w	r3, [fp]
  4066dc:	4658      	mov	r0, fp
  4066de:	212b      	movs	r1, #43	; 0x2b
  4066e0:	e58f      	b.n	406202 <_vfiprintf_r+0xd2>
  4066e2:	bf00      	nop
  4066e4:	0040afa4 	.word	0x0040afa4
  4066e8:	0040af60 	.word	0x0040af60
  4066ec:	0040af74 	.word	0x0040af74
  4066f0:	f89b 3000 	ldrb.w	r3, [fp]
  4066f4:	2b2a      	cmp	r3, #42	; 0x2a
  4066f6:	f10b 0001 	add.w	r0, fp, #1
  4066fa:	f000 830f 	beq.w	406d1c <_vfiprintf_r+0xbec>
  4066fe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406702:	2a09      	cmp	r2, #9
  406704:	4683      	mov	fp, r0
  406706:	f04f 0600 	mov.w	r6, #0
  40670a:	f63f ad7c 	bhi.w	406206 <_vfiprintf_r+0xd6>
  40670e:	f81b 3b01 	ldrb.w	r3, [fp], #1
  406712:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  406716:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  40671a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40671e:	2a09      	cmp	r2, #9
  406720:	d9f5      	bls.n	40670e <_vfiprintf_r+0x5de>
  406722:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  406726:	e56e      	b.n	406206 <_vfiprintf_r+0xd6>
  406728:	f018 0f20 	tst.w	r8, #32
  40672c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  406730:	f000 8283 	beq.w	406c3a <_vfiprintf_r+0xb0a>
  406734:	9a04      	ldr	r2, [sp, #16]
  406736:	9902      	ldr	r1, [sp, #8]
  406738:	6813      	ldr	r3, [r2, #0]
  40673a:	17cf      	asrs	r7, r1, #31
  40673c:	4608      	mov	r0, r1
  40673e:	3204      	adds	r2, #4
  406740:	4639      	mov	r1, r7
  406742:	9204      	str	r2, [sp, #16]
  406744:	e9c3 0100 	strd	r0, r1, [r3]
  406748:	e524      	b.n	406194 <_vfiprintf_r+0x64>
  40674a:	4658      	mov	r0, fp
  40674c:	f89b 3000 	ldrb.w	r3, [fp]
  406750:	2900      	cmp	r1, #0
  406752:	f47f ad56 	bne.w	406202 <_vfiprintf_r+0xd2>
  406756:	2120      	movs	r1, #32
  406758:	e553      	b.n	406202 <_vfiprintf_r+0xd2>
  40675a:	f048 0801 	orr.w	r8, r8, #1
  40675e:	4658      	mov	r0, fp
  406760:	f89b 3000 	ldrb.w	r3, [fp]
  406764:	e54d      	b.n	406202 <_vfiprintf_r+0xd2>
  406766:	9503      	str	r5, [sp, #12]
  406768:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40676c:	2b00      	cmp	r3, #0
  40676e:	f000 809c 	beq.w	4068aa <_vfiprintf_r+0x77a>
  406772:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  406776:	f04f 0300 	mov.w	r3, #0
  40677a:	2601      	movs	r6, #1
  40677c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  406780:	ab10      	add	r3, sp, #64	; 0x40
  406782:	46b1      	mov	r9, r6
  406784:	9307      	str	r3, [sp, #28]
  406786:	e71c      	b.n	4065c2 <_vfiprintf_r+0x492>
  406788:	9801      	ldr	r0, [sp, #4]
  40678a:	9900      	ldr	r1, [sp, #0]
  40678c:	9308      	str	r3, [sp, #32]
  40678e:	aa0d      	add	r2, sp, #52	; 0x34
  406790:	f7ff fc92 	bl	4060b8 <__sprint_r.part.0>
  406794:	2800      	cmp	r0, #0
  406796:	f040 808f 	bne.w	4068b8 <_vfiprintf_r+0x788>
  40679a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40679c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40679e:	9b08      	ldr	r3, [sp, #32]
  4067a0:	f101 0e01 	add.w	lr, r1, #1
  4067a4:	46d4      	mov	ip, sl
  4067a6:	e61c      	b.n	4063e2 <_vfiprintf_r+0x2b2>
  4067a8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4067aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4067ac:	1c48      	adds	r0, r1, #1
  4067ae:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4067b2:	b16b      	cbz	r3, 4067d0 <_vfiprintf_r+0x6a0>
  4067b4:	3201      	adds	r2, #1
  4067b6:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  4067ba:	2101      	movs	r1, #1
  4067bc:	2807      	cmp	r0, #7
  4067be:	920f      	str	r2, [sp, #60]	; 0x3c
  4067c0:	900e      	str	r0, [sp, #56]	; 0x38
  4067c2:	6023      	str	r3, [r4, #0]
  4067c4:	6061      	str	r1, [r4, #4]
  4067c6:	f300 8134 	bgt.w	406a32 <_vfiprintf_r+0x902>
  4067ca:	4601      	mov	r1, r0
  4067cc:	3408      	adds	r4, #8
  4067ce:	3001      	adds	r0, #1
  4067d0:	9b05      	ldr	r3, [sp, #20]
  4067d2:	b163      	cbz	r3, 4067ee <_vfiprintf_r+0x6be>
  4067d4:	3202      	adds	r2, #2
  4067d6:	a90c      	add	r1, sp, #48	; 0x30
  4067d8:	2302      	movs	r3, #2
  4067da:	2807      	cmp	r0, #7
  4067dc:	920f      	str	r2, [sp, #60]	; 0x3c
  4067de:	900e      	str	r0, [sp, #56]	; 0x38
  4067e0:	e884 000a 	stmia.w	r4, {r1, r3}
  4067e4:	f300 8134 	bgt.w	406a50 <_vfiprintf_r+0x920>
  4067e8:	4601      	mov	r1, r0
  4067ea:	3408      	adds	r4, #8
  4067ec:	3001      	adds	r0, #1
  4067ee:	9b06      	ldr	r3, [sp, #24]
  4067f0:	2b80      	cmp	r3, #128	; 0x80
  4067f2:	f000 80d4 	beq.w	40699e <_vfiprintf_r+0x86e>
  4067f6:	ebc9 070c 	rsb	r7, r9, ip
  4067fa:	2f00      	cmp	r7, #0
  4067fc:	dd2b      	ble.n	406856 <_vfiprintf_r+0x726>
  4067fe:	2f10      	cmp	r7, #16
  406800:	4daa      	ldr	r5, [pc, #680]	; (406aac <_vfiprintf_r+0x97c>)
  406802:	dd1f      	ble.n	406844 <_vfiprintf_r+0x714>
  406804:	46a6      	mov	lr, r4
  406806:	2310      	movs	r3, #16
  406808:	9c01      	ldr	r4, [sp, #4]
  40680a:	e007      	b.n	40681c <_vfiprintf_r+0x6ec>
  40680c:	f101 0c02 	add.w	ip, r1, #2
  406810:	f10e 0e08 	add.w	lr, lr, #8
  406814:	4601      	mov	r1, r0
  406816:	3f10      	subs	r7, #16
  406818:	2f10      	cmp	r7, #16
  40681a:	dd11      	ble.n	406840 <_vfiprintf_r+0x710>
  40681c:	1c48      	adds	r0, r1, #1
  40681e:	3210      	adds	r2, #16
  406820:	2807      	cmp	r0, #7
  406822:	920f      	str	r2, [sp, #60]	; 0x3c
  406824:	f8ce 5000 	str.w	r5, [lr]
  406828:	f8ce 3004 	str.w	r3, [lr, #4]
  40682c:	900e      	str	r0, [sp, #56]	; 0x38
  40682e:	dded      	ble.n	40680c <_vfiprintf_r+0x6dc>
  406830:	bb6a      	cbnz	r2, 40688e <_vfiprintf_r+0x75e>
  406832:	3f10      	subs	r7, #16
  406834:	2f10      	cmp	r7, #16
  406836:	f04f 0c01 	mov.w	ip, #1
  40683a:	4611      	mov	r1, r2
  40683c:	46d6      	mov	lr, sl
  40683e:	dced      	bgt.n	40681c <_vfiprintf_r+0x6ec>
  406840:	4674      	mov	r4, lr
  406842:	4660      	mov	r0, ip
  406844:	443a      	add	r2, r7
  406846:	2807      	cmp	r0, #7
  406848:	920f      	str	r2, [sp, #60]	; 0x3c
  40684a:	e884 00a0 	stmia.w	r4, {r5, r7}
  40684e:	900e      	str	r0, [sp, #56]	; 0x38
  406850:	dc3b      	bgt.n	4068ca <_vfiprintf_r+0x79a>
  406852:	3408      	adds	r4, #8
  406854:	3001      	adds	r0, #1
  406856:	eb02 0309 	add.w	r3, r2, r9
  40685a:	9a07      	ldr	r2, [sp, #28]
  40685c:	930f      	str	r3, [sp, #60]	; 0x3c
  40685e:	2807      	cmp	r0, #7
  406860:	e884 0204 	stmia.w	r4, {r2, r9}
  406864:	900e      	str	r0, [sp, #56]	; 0x38
  406866:	dd3d      	ble.n	4068e4 <_vfiprintf_r+0x7b4>
  406868:	2b00      	cmp	r3, #0
  40686a:	f040 813e 	bne.w	406aea <_vfiprintf_r+0x9ba>
  40686e:	f018 0f04 	tst.w	r8, #4
  406872:	930e      	str	r3, [sp, #56]	; 0x38
  406874:	f040 812f 	bne.w	406ad6 <_vfiprintf_r+0x9a6>
  406878:	9b02      	ldr	r3, [sp, #8]
  40687a:	9a03      	ldr	r2, [sp, #12]
  40687c:	4296      	cmp	r6, r2
  40687e:	bfac      	ite	ge
  406880:	199b      	addge	r3, r3, r6
  406882:	189b      	addlt	r3, r3, r2
  406884:	9302      	str	r3, [sp, #8]
  406886:	2300      	movs	r3, #0
  406888:	930e      	str	r3, [sp, #56]	; 0x38
  40688a:	4654      	mov	r4, sl
  40688c:	e482      	b.n	406194 <_vfiprintf_r+0x64>
  40688e:	4620      	mov	r0, r4
  406890:	9900      	ldr	r1, [sp, #0]
  406892:	9305      	str	r3, [sp, #20]
  406894:	aa0d      	add	r2, sp, #52	; 0x34
  406896:	f7ff fc0f 	bl	4060b8 <__sprint_r.part.0>
  40689a:	b968      	cbnz	r0, 4068b8 <_vfiprintf_r+0x788>
  40689c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40689e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4068a0:	9b05      	ldr	r3, [sp, #20]
  4068a2:	f101 0c01 	add.w	ip, r1, #1
  4068a6:	46d6      	mov	lr, sl
  4068a8:	e7b5      	b.n	406816 <_vfiprintf_r+0x6e6>
  4068aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4068ac:	b123      	cbz	r3, 4068b8 <_vfiprintf_r+0x788>
  4068ae:	9801      	ldr	r0, [sp, #4]
  4068b0:	9900      	ldr	r1, [sp, #0]
  4068b2:	aa0d      	add	r2, sp, #52	; 0x34
  4068b4:	f7ff fc00 	bl	4060b8 <__sprint_r.part.0>
  4068b8:	9b00      	ldr	r3, [sp, #0]
  4068ba:	899b      	ldrh	r3, [r3, #12]
  4068bc:	065b      	lsls	r3, r3, #25
  4068be:	f53f ad22 	bmi.w	406306 <_vfiprintf_r+0x1d6>
  4068c2:	9802      	ldr	r0, [sp, #8]
  4068c4:	b02b      	add	sp, #172	; 0xac
  4068c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068ca:	2a00      	cmp	r2, #0
  4068cc:	f040 8191 	bne.w	406bf2 <_vfiprintf_r+0xac2>
  4068d0:	2201      	movs	r2, #1
  4068d2:	9907      	ldr	r1, [sp, #28]
  4068d4:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  4068d8:	464b      	mov	r3, r9
  4068da:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4068de:	911a      	str	r1, [sp, #104]	; 0x68
  4068e0:	920e      	str	r2, [sp, #56]	; 0x38
  4068e2:	4654      	mov	r4, sl
  4068e4:	f104 0208 	add.w	r2, r4, #8
  4068e8:	f018 0f04 	tst.w	r8, #4
  4068ec:	d039      	beq.n	406962 <_vfiprintf_r+0x832>
  4068ee:	9903      	ldr	r1, [sp, #12]
  4068f0:	1b8d      	subs	r5, r1, r6
  4068f2:	2d00      	cmp	r5, #0
  4068f4:	dd35      	ble.n	406962 <_vfiprintf_r+0x832>
  4068f6:	2d10      	cmp	r5, #16
  4068f8:	f340 8202 	ble.w	406d00 <_vfiprintf_r+0xbd0>
  4068fc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4068fe:	4f6c      	ldr	r7, [pc, #432]	; (406ab0 <_vfiprintf_r+0x980>)
  406900:	f8dd 8004 	ldr.w	r8, [sp, #4]
  406904:	f8dd 9000 	ldr.w	r9, [sp]
  406908:	2410      	movs	r4, #16
  40690a:	e006      	b.n	40691a <_vfiprintf_r+0x7ea>
  40690c:	f100 0e02 	add.w	lr, r0, #2
  406910:	3208      	adds	r2, #8
  406912:	4608      	mov	r0, r1
  406914:	3d10      	subs	r5, #16
  406916:	2d10      	cmp	r5, #16
  406918:	dd10      	ble.n	40693c <_vfiprintf_r+0x80c>
  40691a:	1c41      	adds	r1, r0, #1
  40691c:	3310      	adds	r3, #16
  40691e:	2907      	cmp	r1, #7
  406920:	930f      	str	r3, [sp, #60]	; 0x3c
  406922:	6017      	str	r7, [r2, #0]
  406924:	6054      	str	r4, [r2, #4]
  406926:	910e      	str	r1, [sp, #56]	; 0x38
  406928:	ddf0      	ble.n	40690c <_vfiprintf_r+0x7dc>
  40692a:	2b00      	cmp	r3, #0
  40692c:	d12a      	bne.n	406984 <_vfiprintf_r+0x854>
  40692e:	3d10      	subs	r5, #16
  406930:	2d10      	cmp	r5, #16
  406932:	f04f 0e01 	mov.w	lr, #1
  406936:	4618      	mov	r0, r3
  406938:	4652      	mov	r2, sl
  40693a:	dcee      	bgt.n	40691a <_vfiprintf_r+0x7ea>
  40693c:	442b      	add	r3, r5
  40693e:	f1be 0f07 	cmp.w	lr, #7
  406942:	930f      	str	r3, [sp, #60]	; 0x3c
  406944:	6017      	str	r7, [r2, #0]
  406946:	6055      	str	r5, [r2, #4]
  406948:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40694c:	dd09      	ble.n	406962 <_vfiprintf_r+0x832>
  40694e:	2b00      	cmp	r3, #0
  406950:	d092      	beq.n	406878 <_vfiprintf_r+0x748>
  406952:	9801      	ldr	r0, [sp, #4]
  406954:	9900      	ldr	r1, [sp, #0]
  406956:	aa0d      	add	r2, sp, #52	; 0x34
  406958:	f7ff fbae 	bl	4060b8 <__sprint_r.part.0>
  40695c:	2800      	cmp	r0, #0
  40695e:	d1ab      	bne.n	4068b8 <_vfiprintf_r+0x788>
  406960:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406962:	9a02      	ldr	r2, [sp, #8]
  406964:	9903      	ldr	r1, [sp, #12]
  406966:	428e      	cmp	r6, r1
  406968:	bfac      	ite	ge
  40696a:	1992      	addge	r2, r2, r6
  40696c:	1852      	addlt	r2, r2, r1
  40696e:	9202      	str	r2, [sp, #8]
  406970:	2b00      	cmp	r3, #0
  406972:	d088      	beq.n	406886 <_vfiprintf_r+0x756>
  406974:	9801      	ldr	r0, [sp, #4]
  406976:	9900      	ldr	r1, [sp, #0]
  406978:	aa0d      	add	r2, sp, #52	; 0x34
  40697a:	f7ff fb9d 	bl	4060b8 <__sprint_r.part.0>
  40697e:	2800      	cmp	r0, #0
  406980:	d081      	beq.n	406886 <_vfiprintf_r+0x756>
  406982:	e799      	b.n	4068b8 <_vfiprintf_r+0x788>
  406984:	4640      	mov	r0, r8
  406986:	4649      	mov	r1, r9
  406988:	aa0d      	add	r2, sp, #52	; 0x34
  40698a:	f7ff fb95 	bl	4060b8 <__sprint_r.part.0>
  40698e:	2800      	cmp	r0, #0
  406990:	d192      	bne.n	4068b8 <_vfiprintf_r+0x788>
  406992:	980e      	ldr	r0, [sp, #56]	; 0x38
  406994:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406996:	f100 0e01 	add.w	lr, r0, #1
  40699a:	4652      	mov	r2, sl
  40699c:	e7ba      	b.n	406914 <_vfiprintf_r+0x7e4>
  40699e:	9b03      	ldr	r3, [sp, #12]
  4069a0:	1b9f      	subs	r7, r3, r6
  4069a2:	2f00      	cmp	r7, #0
  4069a4:	f77f af27 	ble.w	4067f6 <_vfiprintf_r+0x6c6>
  4069a8:	2f10      	cmp	r7, #16
  4069aa:	4d40      	ldr	r5, [pc, #256]	; (406aac <_vfiprintf_r+0x97c>)
  4069ac:	f340 81b4 	ble.w	406d18 <_vfiprintf_r+0xbe8>
  4069b0:	4620      	mov	r0, r4
  4069b2:	2310      	movs	r3, #16
  4069b4:	4664      	mov	r4, ip
  4069b6:	4684      	mov	ip, r0
  4069b8:	e007      	b.n	4069ca <_vfiprintf_r+0x89a>
  4069ba:	f101 0e02 	add.w	lr, r1, #2
  4069be:	f10c 0c08 	add.w	ip, ip, #8
  4069c2:	4601      	mov	r1, r0
  4069c4:	3f10      	subs	r7, #16
  4069c6:	2f10      	cmp	r7, #16
  4069c8:	dd11      	ble.n	4069ee <_vfiprintf_r+0x8be>
  4069ca:	1c48      	adds	r0, r1, #1
  4069cc:	3210      	adds	r2, #16
  4069ce:	2807      	cmp	r0, #7
  4069d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4069d2:	f8cc 5000 	str.w	r5, [ip]
  4069d6:	f8cc 3004 	str.w	r3, [ip, #4]
  4069da:	900e      	str	r0, [sp, #56]	; 0x38
  4069dc:	dded      	ble.n	4069ba <_vfiprintf_r+0x88a>
  4069de:	b9c2      	cbnz	r2, 406a12 <_vfiprintf_r+0x8e2>
  4069e0:	3f10      	subs	r7, #16
  4069e2:	2f10      	cmp	r7, #16
  4069e4:	f04f 0e01 	mov.w	lr, #1
  4069e8:	4611      	mov	r1, r2
  4069ea:	46d4      	mov	ip, sl
  4069ec:	dced      	bgt.n	4069ca <_vfiprintf_r+0x89a>
  4069ee:	4663      	mov	r3, ip
  4069f0:	46a4      	mov	ip, r4
  4069f2:	461c      	mov	r4, r3
  4069f4:	443a      	add	r2, r7
  4069f6:	f1be 0f07 	cmp.w	lr, #7
  4069fa:	920f      	str	r2, [sp, #60]	; 0x3c
  4069fc:	e884 00a0 	stmia.w	r4, {r5, r7}
  406a00:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  406a04:	f300 80ef 	bgt.w	406be6 <_vfiprintf_r+0xab6>
  406a08:	3408      	adds	r4, #8
  406a0a:	f10e 0001 	add.w	r0, lr, #1
  406a0e:	4671      	mov	r1, lr
  406a10:	e6f1      	b.n	4067f6 <_vfiprintf_r+0x6c6>
  406a12:	9801      	ldr	r0, [sp, #4]
  406a14:	9900      	ldr	r1, [sp, #0]
  406a16:	9305      	str	r3, [sp, #20]
  406a18:	aa0d      	add	r2, sp, #52	; 0x34
  406a1a:	f7ff fb4d 	bl	4060b8 <__sprint_r.part.0>
  406a1e:	2800      	cmp	r0, #0
  406a20:	f47f af4a 	bne.w	4068b8 <_vfiprintf_r+0x788>
  406a24:	990e      	ldr	r1, [sp, #56]	; 0x38
  406a26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406a28:	9b05      	ldr	r3, [sp, #20]
  406a2a:	f101 0e01 	add.w	lr, r1, #1
  406a2e:	46d4      	mov	ip, sl
  406a30:	e7c8      	b.n	4069c4 <_vfiprintf_r+0x894>
  406a32:	2a00      	cmp	r2, #0
  406a34:	f040 80c6 	bne.w	406bc4 <_vfiprintf_r+0xa94>
  406a38:	9b05      	ldr	r3, [sp, #20]
  406a3a:	2b00      	cmp	r3, #0
  406a3c:	f000 8086 	beq.w	406b4c <_vfiprintf_r+0xa1c>
  406a40:	aa0c      	add	r2, sp, #48	; 0x30
  406a42:	2302      	movs	r3, #2
  406a44:	921a      	str	r2, [sp, #104]	; 0x68
  406a46:	4608      	mov	r0, r1
  406a48:	931b      	str	r3, [sp, #108]	; 0x6c
  406a4a:	461a      	mov	r2, r3
  406a4c:	4654      	mov	r4, sl
  406a4e:	e6cb      	b.n	4067e8 <_vfiprintf_r+0x6b8>
  406a50:	2a00      	cmp	r2, #0
  406a52:	f040 80a6 	bne.w	406ba2 <_vfiprintf_r+0xa72>
  406a56:	2001      	movs	r0, #1
  406a58:	4611      	mov	r1, r2
  406a5a:	4654      	mov	r4, sl
  406a5c:	e6c7      	b.n	4067ee <_vfiprintf_r+0x6be>
  406a5e:	bb03      	cbnz	r3, 406aa2 <_vfiprintf_r+0x972>
  406a60:	f018 0f01 	tst.w	r8, #1
  406a64:	d01d      	beq.n	406aa2 <_vfiprintf_r+0x972>
  406a66:	ab2a      	add	r3, sp, #168	; 0xa8
  406a68:	2230      	movs	r2, #48	; 0x30
  406a6a:	f803 2d41 	strb.w	r2, [r3, #-65]!
  406a6e:	ebc3 090a 	rsb	r9, r3, sl
  406a72:	9307      	str	r3, [sp, #28]
  406a74:	e48e      	b.n	406394 <_vfiprintf_r+0x264>
  406a76:	9809      	ldr	r0, [sp, #36]	; 0x24
  406a78:	46d1      	mov	r9, sl
  406a7a:	0933      	lsrs	r3, r6, #4
  406a7c:	f006 010f 	and.w	r1, r6, #15
  406a80:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  406a84:	093a      	lsrs	r2, r7, #4
  406a86:	461e      	mov	r6, r3
  406a88:	4617      	mov	r7, r2
  406a8a:	5c43      	ldrb	r3, [r0, r1]
  406a8c:	f809 3d01 	strb.w	r3, [r9, #-1]!
  406a90:	ea56 0307 	orrs.w	r3, r6, r7
  406a94:	d1f1      	bne.n	406a7a <_vfiprintf_r+0x94a>
  406a96:	464b      	mov	r3, r9
  406a98:	f8cd 901c 	str.w	r9, [sp, #28]
  406a9c:	ebc3 090a 	rsb	r9, r3, sl
  406aa0:	e478      	b.n	406394 <_vfiprintf_r+0x264>
  406aa2:	f8cd a01c 	str.w	sl, [sp, #28]
  406aa6:	e475      	b.n	406394 <_vfiprintf_r+0x264>
  406aa8:	2302      	movs	r3, #2
  406aaa:	e444      	b.n	406336 <_vfiprintf_r+0x206>
  406aac:	0040af94 	.word	0x0040af94
  406ab0:	0040afa4 	.word	0x0040afa4
  406ab4:	2a00      	cmp	r2, #0
  406ab6:	f040 80d7 	bne.w	406c68 <_vfiprintf_r+0xb38>
  406aba:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  406abe:	2b00      	cmp	r3, #0
  406ac0:	f000 80ae 	beq.w	406c20 <_vfiprintf_r+0xaf0>
  406ac4:	2301      	movs	r3, #1
  406ac6:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  406aca:	4618      	mov	r0, r3
  406acc:	931b      	str	r3, [sp, #108]	; 0x6c
  406ace:	461a      	mov	r2, r3
  406ad0:	911a      	str	r1, [sp, #104]	; 0x68
  406ad2:	4654      	mov	r4, sl
  406ad4:	e679      	b.n	4067ca <_vfiprintf_r+0x69a>
  406ad6:	9a03      	ldr	r2, [sp, #12]
  406ad8:	1b95      	subs	r5, r2, r6
  406ada:	2d00      	cmp	r5, #0
  406adc:	4652      	mov	r2, sl
  406ade:	f73f af0a 	bgt.w	4068f6 <_vfiprintf_r+0x7c6>
  406ae2:	e6c9      	b.n	406878 <_vfiprintf_r+0x748>
  406ae4:	465d      	mov	r5, fp
  406ae6:	f7ff bb7c 	b.w	4061e2 <_vfiprintf_r+0xb2>
  406aea:	9801      	ldr	r0, [sp, #4]
  406aec:	9900      	ldr	r1, [sp, #0]
  406aee:	aa0d      	add	r2, sp, #52	; 0x34
  406af0:	f7ff fae2 	bl	4060b8 <__sprint_r.part.0>
  406af4:	2800      	cmp	r0, #0
  406af6:	f47f aedf 	bne.w	4068b8 <_vfiprintf_r+0x788>
  406afa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406afc:	4652      	mov	r2, sl
  406afe:	e6f3      	b.n	4068e8 <_vfiprintf_r+0x7b8>
  406b00:	9904      	ldr	r1, [sp, #16]
  406b02:	460a      	mov	r2, r1
  406b04:	3204      	adds	r2, #4
  406b06:	680e      	ldr	r6, [r1, #0]
  406b08:	9204      	str	r2, [sp, #16]
  406b0a:	2700      	movs	r7, #0
  406b0c:	e413      	b.n	406336 <_vfiprintf_r+0x206>
  406b0e:	3204      	adds	r2, #4
  406b10:	681e      	ldr	r6, [r3, #0]
  406b12:	9204      	str	r2, [sp, #16]
  406b14:	2301      	movs	r3, #1
  406b16:	2700      	movs	r7, #0
  406b18:	e40d      	b.n	406336 <_vfiprintf_r+0x206>
  406b1a:	6816      	ldr	r6, [r2, #0]
  406b1c:	3204      	adds	r2, #4
  406b1e:	9204      	str	r2, [sp, #16]
  406b20:	2700      	movs	r7, #0
  406b22:	e52d      	b.n	406580 <_vfiprintf_r+0x450>
  406b24:	9a04      	ldr	r2, [sp, #16]
  406b26:	6816      	ldr	r6, [r2, #0]
  406b28:	4613      	mov	r3, r2
  406b2a:	3304      	adds	r3, #4
  406b2c:	17f7      	asrs	r7, r6, #31
  406b2e:	9304      	str	r3, [sp, #16]
  406b30:	4632      	mov	r2, r6
  406b32:	463b      	mov	r3, r7
  406b34:	e4bf      	b.n	4064b6 <_vfiprintf_r+0x386>
  406b36:	9801      	ldr	r0, [sp, #4]
  406b38:	9900      	ldr	r1, [sp, #0]
  406b3a:	aa0d      	add	r2, sp, #52	; 0x34
  406b3c:	f7ff fabc 	bl	4060b8 <__sprint_r.part.0>
  406b40:	2800      	cmp	r0, #0
  406b42:	f47f aeb9 	bne.w	4068b8 <_vfiprintf_r+0x788>
  406b46:	4654      	mov	r4, sl
  406b48:	f7ff bbbe 	b.w	4062c8 <_vfiprintf_r+0x198>
  406b4c:	4608      	mov	r0, r1
  406b4e:	4654      	mov	r4, sl
  406b50:	4611      	mov	r1, r2
  406b52:	e64c      	b.n	4067ee <_vfiprintf_r+0x6be>
  406b54:	46d1      	mov	r9, sl
  406b56:	f8cd c014 	str.w	ip, [sp, #20]
  406b5a:	4630      	mov	r0, r6
  406b5c:	4639      	mov	r1, r7
  406b5e:	220a      	movs	r2, #10
  406b60:	2300      	movs	r3, #0
  406b62:	f003 fae9 	bl	40a138 <__aeabi_uldivmod>
  406b66:	3230      	adds	r2, #48	; 0x30
  406b68:	4630      	mov	r0, r6
  406b6a:	4639      	mov	r1, r7
  406b6c:	f809 2d01 	strb.w	r2, [r9, #-1]!
  406b70:	2300      	movs	r3, #0
  406b72:	220a      	movs	r2, #10
  406b74:	f003 fae0 	bl	40a138 <__aeabi_uldivmod>
  406b78:	4606      	mov	r6, r0
  406b7a:	460f      	mov	r7, r1
  406b7c:	ea56 0307 	orrs.w	r3, r6, r7
  406b80:	d1eb      	bne.n	406b5a <_vfiprintf_r+0xa2a>
  406b82:	f8dd c014 	ldr.w	ip, [sp, #20]
  406b86:	e786      	b.n	406a96 <_vfiprintf_r+0x966>
  406b88:	2b30      	cmp	r3, #48	; 0x30
  406b8a:	9b07      	ldr	r3, [sp, #28]
  406b8c:	d086      	beq.n	406a9c <_vfiprintf_r+0x96c>
  406b8e:	3b01      	subs	r3, #1
  406b90:	461a      	mov	r2, r3
  406b92:	9307      	str	r3, [sp, #28]
  406b94:	2330      	movs	r3, #48	; 0x30
  406b96:	ebc2 090a 	rsb	r9, r2, sl
  406b9a:	f801 3c01 	strb.w	r3, [r1, #-1]
  406b9e:	f7ff bbf9 	b.w	406394 <_vfiprintf_r+0x264>
  406ba2:	9801      	ldr	r0, [sp, #4]
  406ba4:	9900      	ldr	r1, [sp, #0]
  406ba6:	f8cd c014 	str.w	ip, [sp, #20]
  406baa:	aa0d      	add	r2, sp, #52	; 0x34
  406bac:	f7ff fa84 	bl	4060b8 <__sprint_r.part.0>
  406bb0:	2800      	cmp	r0, #0
  406bb2:	f47f ae81 	bne.w	4068b8 <_vfiprintf_r+0x788>
  406bb6:	990e      	ldr	r1, [sp, #56]	; 0x38
  406bb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406bba:	f8dd c014 	ldr.w	ip, [sp, #20]
  406bbe:	1c48      	adds	r0, r1, #1
  406bc0:	4654      	mov	r4, sl
  406bc2:	e614      	b.n	4067ee <_vfiprintf_r+0x6be>
  406bc4:	9801      	ldr	r0, [sp, #4]
  406bc6:	9900      	ldr	r1, [sp, #0]
  406bc8:	f8cd c020 	str.w	ip, [sp, #32]
  406bcc:	aa0d      	add	r2, sp, #52	; 0x34
  406bce:	f7ff fa73 	bl	4060b8 <__sprint_r.part.0>
  406bd2:	2800      	cmp	r0, #0
  406bd4:	f47f ae70 	bne.w	4068b8 <_vfiprintf_r+0x788>
  406bd8:	990e      	ldr	r1, [sp, #56]	; 0x38
  406bda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406bdc:	f8dd c020 	ldr.w	ip, [sp, #32]
  406be0:	1c48      	adds	r0, r1, #1
  406be2:	4654      	mov	r4, sl
  406be4:	e5f4      	b.n	4067d0 <_vfiprintf_r+0x6a0>
  406be6:	2a00      	cmp	r2, #0
  406be8:	d167      	bne.n	406cba <_vfiprintf_r+0xb8a>
  406bea:	2001      	movs	r0, #1
  406bec:	4611      	mov	r1, r2
  406bee:	4654      	mov	r4, sl
  406bf0:	e601      	b.n	4067f6 <_vfiprintf_r+0x6c6>
  406bf2:	9801      	ldr	r0, [sp, #4]
  406bf4:	9900      	ldr	r1, [sp, #0]
  406bf6:	aa0d      	add	r2, sp, #52	; 0x34
  406bf8:	f7ff fa5e 	bl	4060b8 <__sprint_r.part.0>
  406bfc:	2800      	cmp	r0, #0
  406bfe:	f47f ae5b 	bne.w	4068b8 <_vfiprintf_r+0x788>
  406c02:	980e      	ldr	r0, [sp, #56]	; 0x38
  406c04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406c06:	3001      	adds	r0, #1
  406c08:	4654      	mov	r4, sl
  406c0a:	e624      	b.n	406856 <_vfiprintf_r+0x726>
  406c0c:	252d      	movs	r5, #45	; 0x2d
  406c0e:	4276      	negs	r6, r6
  406c10:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  406c14:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  406c18:	46e1      	mov	r9, ip
  406c1a:	2301      	movs	r3, #1
  406c1c:	f7ff bb91 	b.w	406342 <_vfiprintf_r+0x212>
  406c20:	9b05      	ldr	r3, [sp, #20]
  406c22:	4611      	mov	r1, r2
  406c24:	2001      	movs	r0, #1
  406c26:	4654      	mov	r4, sl
  406c28:	2b00      	cmp	r3, #0
  406c2a:	f43f ade4 	beq.w	4067f6 <_vfiprintf_r+0x6c6>
  406c2e:	aa0c      	add	r2, sp, #48	; 0x30
  406c30:	2302      	movs	r3, #2
  406c32:	e88a 000c 	stmia.w	sl, {r2, r3}
  406c36:	461a      	mov	r2, r3
  406c38:	e5d6      	b.n	4067e8 <_vfiprintf_r+0x6b8>
  406c3a:	f018 0f10 	tst.w	r8, #16
  406c3e:	d10b      	bne.n	406c58 <_vfiprintf_r+0xb28>
  406c40:	f018 0f40 	tst.w	r8, #64	; 0x40
  406c44:	d008      	beq.n	406c58 <_vfiprintf_r+0xb28>
  406c46:	9a04      	ldr	r2, [sp, #16]
  406c48:	6813      	ldr	r3, [r2, #0]
  406c4a:	3204      	adds	r2, #4
  406c4c:	9204      	str	r2, [sp, #16]
  406c4e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  406c52:	801a      	strh	r2, [r3, #0]
  406c54:	f7ff ba9e 	b.w	406194 <_vfiprintf_r+0x64>
  406c58:	9a04      	ldr	r2, [sp, #16]
  406c5a:	6813      	ldr	r3, [r2, #0]
  406c5c:	3204      	adds	r2, #4
  406c5e:	9204      	str	r2, [sp, #16]
  406c60:	9a02      	ldr	r2, [sp, #8]
  406c62:	601a      	str	r2, [r3, #0]
  406c64:	f7ff ba96 	b.w	406194 <_vfiprintf_r+0x64>
  406c68:	9801      	ldr	r0, [sp, #4]
  406c6a:	9900      	ldr	r1, [sp, #0]
  406c6c:	f8cd c020 	str.w	ip, [sp, #32]
  406c70:	aa0d      	add	r2, sp, #52	; 0x34
  406c72:	f7ff fa21 	bl	4060b8 <__sprint_r.part.0>
  406c76:	2800      	cmp	r0, #0
  406c78:	f47f ae1e 	bne.w	4068b8 <_vfiprintf_r+0x788>
  406c7c:	990e      	ldr	r1, [sp, #56]	; 0x38
  406c7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406c80:	f8dd c020 	ldr.w	ip, [sp, #32]
  406c84:	1c48      	adds	r0, r1, #1
  406c86:	4654      	mov	r4, sl
  406c88:	e591      	b.n	4067ae <_vfiprintf_r+0x67e>
  406c8a:	f048 0820 	orr.w	r8, r8, #32
  406c8e:	f10b 0001 	add.w	r0, fp, #1
  406c92:	f89b 3001 	ldrb.w	r3, [fp, #1]
  406c96:	f7ff bab4 	b.w	406202 <_vfiprintf_r+0xd2>
  406c9a:	426d      	negs	r5, r5
  406c9c:	9304      	str	r3, [sp, #16]
  406c9e:	4658      	mov	r0, fp
  406ca0:	f7ff bbc6 	b.w	406430 <_vfiprintf_r+0x300>
  406ca4:	9807      	ldr	r0, [sp, #28]
  406ca6:	9604      	str	r6, [sp, #16]
  406ca8:	f002 ff4a 	bl	409b40 <strlen>
  406cac:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  406cb0:	4681      	mov	r9, r0
  406cb2:	f04f 0c00 	mov.w	ip, #0
  406cb6:	f7ff bb6d 	b.w	406394 <_vfiprintf_r+0x264>
  406cba:	9801      	ldr	r0, [sp, #4]
  406cbc:	9900      	ldr	r1, [sp, #0]
  406cbe:	f8cd c014 	str.w	ip, [sp, #20]
  406cc2:	aa0d      	add	r2, sp, #52	; 0x34
  406cc4:	f7ff f9f8 	bl	4060b8 <__sprint_r.part.0>
  406cc8:	2800      	cmp	r0, #0
  406cca:	f47f adf5 	bne.w	4068b8 <_vfiprintf_r+0x788>
  406cce:	990e      	ldr	r1, [sp, #56]	; 0x38
  406cd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406cd2:	f8dd c014 	ldr.w	ip, [sp, #20]
  406cd6:	1c48      	adds	r0, r1, #1
  406cd8:	4654      	mov	r4, sl
  406cda:	e58c      	b.n	4067f6 <_vfiprintf_r+0x6c6>
  406cdc:	990e      	ldr	r1, [sp, #56]	; 0x38
  406cde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406ce0:	4f15      	ldr	r7, [pc, #84]	; (406d38 <_vfiprintf_r+0xc08>)
  406ce2:	3101      	adds	r1, #1
  406ce4:	f7ff bb98 	b.w	406418 <_vfiprintf_r+0x2e8>
  406ce8:	f1bc 0f06 	cmp.w	ip, #6
  406cec:	bf28      	it	cs
  406cee:	f04f 0c06 	movcs.w	ip, #6
  406cf2:	4b12      	ldr	r3, [pc, #72]	; (406d3c <_vfiprintf_r+0xc0c>)
  406cf4:	9604      	str	r6, [sp, #16]
  406cf6:	46e1      	mov	r9, ip
  406cf8:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  406cfc:	9307      	str	r3, [sp, #28]
  406cfe:	e460      	b.n	4065c2 <_vfiprintf_r+0x492>
  406d00:	990e      	ldr	r1, [sp, #56]	; 0x38
  406d02:	4f0d      	ldr	r7, [pc, #52]	; (406d38 <_vfiprintf_r+0xc08>)
  406d04:	f101 0e01 	add.w	lr, r1, #1
  406d08:	e618      	b.n	40693c <_vfiprintf_r+0x80c>
  406d0a:	46e1      	mov	r9, ip
  406d0c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  406d10:	9604      	str	r6, [sp, #16]
  406d12:	4684      	mov	ip, r0
  406d14:	f7ff bb3e 	b.w	406394 <_vfiprintf_r+0x264>
  406d18:	4686      	mov	lr, r0
  406d1a:	e66b      	b.n	4069f4 <_vfiprintf_r+0x8c4>
  406d1c:	9a04      	ldr	r2, [sp, #16]
  406d1e:	f89b 3001 	ldrb.w	r3, [fp, #1]
  406d22:	6816      	ldr	r6, [r2, #0]
  406d24:	3204      	adds	r2, #4
  406d26:	2e00      	cmp	r6, #0
  406d28:	9204      	str	r2, [sp, #16]
  406d2a:	f6bf aa6a 	bge.w	406202 <_vfiprintf_r+0xd2>
  406d2e:	f04f 36ff 	mov.w	r6, #4294967295
  406d32:	f7ff ba66 	b.w	406202 <_vfiprintf_r+0xd2>
  406d36:	bf00      	nop
  406d38:	0040afa4 	.word	0x0040afa4
  406d3c:	0040af88 	.word	0x0040af88

00406d40 <__sbprintf>:
  406d40:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  406d44:	460c      	mov	r4, r1
  406d46:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  406d4a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  406d4e:	69e7      	ldr	r7, [r4, #28]
  406d50:	6e49      	ldr	r1, [r1, #100]	; 0x64
  406d52:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  406d56:	9119      	str	r1, [sp, #100]	; 0x64
  406d58:	ad1a      	add	r5, sp, #104	; 0x68
  406d5a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  406d5e:	f02e 0e02 	bic.w	lr, lr, #2
  406d62:	f04f 0c00 	mov.w	ip, #0
  406d66:	9707      	str	r7, [sp, #28]
  406d68:	4669      	mov	r1, sp
  406d6a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406d6c:	9500      	str	r5, [sp, #0]
  406d6e:	9504      	str	r5, [sp, #16]
  406d70:	9602      	str	r6, [sp, #8]
  406d72:	9605      	str	r6, [sp, #20]
  406d74:	f8ad e00c 	strh.w	lr, [sp, #12]
  406d78:	f8ad 900e 	strh.w	r9, [sp, #14]
  406d7c:	9709      	str	r7, [sp, #36]	; 0x24
  406d7e:	f8cd c018 	str.w	ip, [sp, #24]
  406d82:	4606      	mov	r6, r0
  406d84:	f7ff f9d4 	bl	406130 <_vfiprintf_r>
  406d88:	1e05      	subs	r5, r0, #0
  406d8a:	db07      	blt.n	406d9c <__sbprintf+0x5c>
  406d8c:	4630      	mov	r0, r6
  406d8e:	4669      	mov	r1, sp
  406d90:	f001 f90e 	bl	407fb0 <_fflush_r>
  406d94:	2800      	cmp	r0, #0
  406d96:	bf18      	it	ne
  406d98:	f04f 35ff 	movne.w	r5, #4294967295
  406d9c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  406da0:	065b      	lsls	r3, r3, #25
  406da2:	d503      	bpl.n	406dac <__sbprintf+0x6c>
  406da4:	89a3      	ldrh	r3, [r4, #12]
  406da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406daa:	81a3      	strh	r3, [r4, #12]
  406dac:	4628      	mov	r0, r5
  406dae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  406db2:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  406db6:	bf00      	nop

00406db8 <__swsetup_r>:
  406db8:	b538      	push	{r3, r4, r5, lr}
  406dba:	4b2f      	ldr	r3, [pc, #188]	; (406e78 <__swsetup_r+0xc0>)
  406dbc:	681b      	ldr	r3, [r3, #0]
  406dbe:	4605      	mov	r5, r0
  406dc0:	460c      	mov	r4, r1
  406dc2:	b113      	cbz	r3, 406dca <__swsetup_r+0x12>
  406dc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  406dc6:	2a00      	cmp	r2, #0
  406dc8:	d036      	beq.n	406e38 <__swsetup_r+0x80>
  406dca:	89a2      	ldrh	r2, [r4, #12]
  406dcc:	b293      	uxth	r3, r2
  406dce:	0718      	lsls	r0, r3, #28
  406dd0:	d50c      	bpl.n	406dec <__swsetup_r+0x34>
  406dd2:	6920      	ldr	r0, [r4, #16]
  406dd4:	b1a8      	cbz	r0, 406e02 <__swsetup_r+0x4a>
  406dd6:	f013 0201 	ands.w	r2, r3, #1
  406dda:	d01e      	beq.n	406e1a <__swsetup_r+0x62>
  406ddc:	6963      	ldr	r3, [r4, #20]
  406dde:	2200      	movs	r2, #0
  406de0:	425b      	negs	r3, r3
  406de2:	61a3      	str	r3, [r4, #24]
  406de4:	60a2      	str	r2, [r4, #8]
  406de6:	b1f0      	cbz	r0, 406e26 <__swsetup_r+0x6e>
  406de8:	2000      	movs	r0, #0
  406dea:	bd38      	pop	{r3, r4, r5, pc}
  406dec:	06d9      	lsls	r1, r3, #27
  406dee:	d53b      	bpl.n	406e68 <__swsetup_r+0xb0>
  406df0:	0758      	lsls	r0, r3, #29
  406df2:	d425      	bmi.n	406e40 <__swsetup_r+0x88>
  406df4:	6920      	ldr	r0, [r4, #16]
  406df6:	f042 0308 	orr.w	r3, r2, #8
  406dfa:	81a3      	strh	r3, [r4, #12]
  406dfc:	b29b      	uxth	r3, r3
  406dfe:	2800      	cmp	r0, #0
  406e00:	d1e9      	bne.n	406dd6 <__swsetup_r+0x1e>
  406e02:	f403 7220 	and.w	r2, r3, #640	; 0x280
  406e06:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406e0a:	d0e4      	beq.n	406dd6 <__swsetup_r+0x1e>
  406e0c:	4628      	mov	r0, r5
  406e0e:	4621      	mov	r1, r4
  406e10:	f001 fcd6 	bl	4087c0 <__smakebuf_r>
  406e14:	89a3      	ldrh	r3, [r4, #12]
  406e16:	6920      	ldr	r0, [r4, #16]
  406e18:	e7dd      	b.n	406dd6 <__swsetup_r+0x1e>
  406e1a:	0799      	lsls	r1, r3, #30
  406e1c:	bf58      	it	pl
  406e1e:	6962      	ldrpl	r2, [r4, #20]
  406e20:	60a2      	str	r2, [r4, #8]
  406e22:	2800      	cmp	r0, #0
  406e24:	d1e0      	bne.n	406de8 <__swsetup_r+0x30>
  406e26:	89a3      	ldrh	r3, [r4, #12]
  406e28:	061a      	lsls	r2, r3, #24
  406e2a:	d5de      	bpl.n	406dea <__swsetup_r+0x32>
  406e2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406e30:	81a3      	strh	r3, [r4, #12]
  406e32:	f04f 30ff 	mov.w	r0, #4294967295
  406e36:	bd38      	pop	{r3, r4, r5, pc}
  406e38:	4618      	mov	r0, r3
  406e3a:	f001 f94d 	bl	4080d8 <__sinit>
  406e3e:	e7c4      	b.n	406dca <__swsetup_r+0x12>
  406e40:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406e42:	b149      	cbz	r1, 406e58 <__swsetup_r+0xa0>
  406e44:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406e48:	4299      	cmp	r1, r3
  406e4a:	d003      	beq.n	406e54 <__swsetup_r+0x9c>
  406e4c:	4628      	mov	r0, r5
  406e4e:	f001 fa1b 	bl	408288 <_free_r>
  406e52:	89a2      	ldrh	r2, [r4, #12]
  406e54:	2300      	movs	r3, #0
  406e56:	6323      	str	r3, [r4, #48]	; 0x30
  406e58:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  406e5c:	2300      	movs	r3, #0
  406e5e:	6920      	ldr	r0, [r4, #16]
  406e60:	6063      	str	r3, [r4, #4]
  406e62:	b292      	uxth	r2, r2
  406e64:	6020      	str	r0, [r4, #0]
  406e66:	e7c6      	b.n	406df6 <__swsetup_r+0x3e>
  406e68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  406e6c:	2309      	movs	r3, #9
  406e6e:	602b      	str	r3, [r5, #0]
  406e70:	f04f 30ff 	mov.w	r0, #4294967295
  406e74:	81a2      	strh	r2, [r4, #12]
  406e76:	bd38      	pop	{r3, r4, r5, pc}
  406e78:	20000460 	.word	0x20000460

00406e7c <register_fini>:
  406e7c:	4b02      	ldr	r3, [pc, #8]	; (406e88 <register_fini+0xc>)
  406e7e:	b113      	cbz	r3, 406e86 <register_fini+0xa>
  406e80:	4802      	ldr	r0, [pc, #8]	; (406e8c <register_fini+0x10>)
  406e82:	f000 b805 	b.w	406e90 <atexit>
  406e86:	4770      	bx	lr
  406e88:	00000000 	.word	0x00000000
  406e8c:	004080ed 	.word	0x004080ed

00406e90 <atexit>:
  406e90:	4601      	mov	r1, r0
  406e92:	2000      	movs	r0, #0
  406e94:	4602      	mov	r2, r0
  406e96:	4603      	mov	r3, r0
  406e98:	f002 bfa2 	b.w	409de0 <__register_exitproc>

00406e9c <quorem>:
  406e9c:	6902      	ldr	r2, [r0, #16]
  406e9e:	690b      	ldr	r3, [r1, #16]
  406ea0:	4293      	cmp	r3, r2
  406ea2:	f300 808f 	bgt.w	406fc4 <quorem+0x128>
  406ea6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406eaa:	f103 38ff 	add.w	r8, r3, #4294967295
  406eae:	f101 0714 	add.w	r7, r1, #20
  406eb2:	f100 0b14 	add.w	fp, r0, #20
  406eb6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  406eba:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  406ebe:	ea4f 0488 	mov.w	r4, r8, lsl #2
  406ec2:	b083      	sub	sp, #12
  406ec4:	3201      	adds	r2, #1
  406ec6:	fbb3 f9f2 	udiv	r9, r3, r2
  406eca:	eb0b 0304 	add.w	r3, fp, r4
  406ece:	9400      	str	r4, [sp, #0]
  406ed0:	eb07 0a04 	add.w	sl, r7, r4
  406ed4:	9301      	str	r3, [sp, #4]
  406ed6:	f1b9 0f00 	cmp.w	r9, #0
  406eda:	d03b      	beq.n	406f54 <quorem+0xb8>
  406edc:	2600      	movs	r6, #0
  406ede:	4632      	mov	r2, r6
  406ee0:	46bc      	mov	ip, r7
  406ee2:	46de      	mov	lr, fp
  406ee4:	4634      	mov	r4, r6
  406ee6:	f85c 6b04 	ldr.w	r6, [ip], #4
  406eea:	f8de 5000 	ldr.w	r5, [lr]
  406eee:	b2b3      	uxth	r3, r6
  406ef0:	0c36      	lsrs	r6, r6, #16
  406ef2:	fb03 4409 	mla	r4, r3, r9, r4
  406ef6:	fb06 f609 	mul.w	r6, r6, r9
  406efa:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  406efe:	b2a3      	uxth	r3, r4
  406f00:	1ad3      	subs	r3, r2, r3
  406f02:	b2b4      	uxth	r4, r6
  406f04:	fa13 f385 	uxtah	r3, r3, r5
  406f08:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  406f0c:	eb04 4423 	add.w	r4, r4, r3, asr #16
  406f10:	b29b      	uxth	r3, r3
  406f12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  406f16:	45e2      	cmp	sl, ip
  406f18:	ea4f 4224 	mov.w	r2, r4, asr #16
  406f1c:	f84e 3b04 	str.w	r3, [lr], #4
  406f20:	ea4f 4416 	mov.w	r4, r6, lsr #16
  406f24:	d2df      	bcs.n	406ee6 <quorem+0x4a>
  406f26:	9b00      	ldr	r3, [sp, #0]
  406f28:	f85b 3003 	ldr.w	r3, [fp, r3]
  406f2c:	b993      	cbnz	r3, 406f54 <quorem+0xb8>
  406f2e:	9c01      	ldr	r4, [sp, #4]
  406f30:	1f23      	subs	r3, r4, #4
  406f32:	459b      	cmp	fp, r3
  406f34:	d20c      	bcs.n	406f50 <quorem+0xb4>
  406f36:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406f3a:	b94b      	cbnz	r3, 406f50 <quorem+0xb4>
  406f3c:	f1a4 0308 	sub.w	r3, r4, #8
  406f40:	e002      	b.n	406f48 <quorem+0xac>
  406f42:	681a      	ldr	r2, [r3, #0]
  406f44:	3b04      	subs	r3, #4
  406f46:	b91a      	cbnz	r2, 406f50 <quorem+0xb4>
  406f48:	459b      	cmp	fp, r3
  406f4a:	f108 38ff 	add.w	r8, r8, #4294967295
  406f4e:	d3f8      	bcc.n	406f42 <quorem+0xa6>
  406f50:	f8c0 8010 	str.w	r8, [r0, #16]
  406f54:	4604      	mov	r4, r0
  406f56:	f002 fa93 	bl	409480 <__mcmp>
  406f5a:	2800      	cmp	r0, #0
  406f5c:	db2e      	blt.n	406fbc <quorem+0x120>
  406f5e:	f109 0901 	add.w	r9, r9, #1
  406f62:	465d      	mov	r5, fp
  406f64:	2300      	movs	r3, #0
  406f66:	f857 1b04 	ldr.w	r1, [r7], #4
  406f6a:	6828      	ldr	r0, [r5, #0]
  406f6c:	b28a      	uxth	r2, r1
  406f6e:	1a9a      	subs	r2, r3, r2
  406f70:	0c09      	lsrs	r1, r1, #16
  406f72:	fa12 f280 	uxtah	r2, r2, r0
  406f76:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  406f7a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406f7e:	b291      	uxth	r1, r2
  406f80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  406f84:	45ba      	cmp	sl, r7
  406f86:	f845 1b04 	str.w	r1, [r5], #4
  406f8a:	ea4f 4323 	mov.w	r3, r3, asr #16
  406f8e:	d2ea      	bcs.n	406f66 <quorem+0xca>
  406f90:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  406f94:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  406f98:	b982      	cbnz	r2, 406fbc <quorem+0x120>
  406f9a:	1f1a      	subs	r2, r3, #4
  406f9c:	4593      	cmp	fp, r2
  406f9e:	d20b      	bcs.n	406fb8 <quorem+0x11c>
  406fa0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406fa4:	b942      	cbnz	r2, 406fb8 <quorem+0x11c>
  406fa6:	3b08      	subs	r3, #8
  406fa8:	e002      	b.n	406fb0 <quorem+0x114>
  406faa:	681a      	ldr	r2, [r3, #0]
  406fac:	3b04      	subs	r3, #4
  406fae:	b91a      	cbnz	r2, 406fb8 <quorem+0x11c>
  406fb0:	459b      	cmp	fp, r3
  406fb2:	f108 38ff 	add.w	r8, r8, #4294967295
  406fb6:	d3f8      	bcc.n	406faa <quorem+0x10e>
  406fb8:	f8c4 8010 	str.w	r8, [r4, #16]
  406fbc:	4648      	mov	r0, r9
  406fbe:	b003      	add	sp, #12
  406fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fc4:	2000      	movs	r0, #0
  406fc6:	4770      	bx	lr

00406fc8 <_dtoa_r>:
  406fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406fcc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  406fce:	b097      	sub	sp, #92	; 0x5c
  406fd0:	4604      	mov	r4, r0
  406fd2:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  406fd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406fd8:	b141      	cbz	r1, 406fec <_dtoa_r+0x24>
  406fda:	6c42      	ldr	r2, [r0, #68]	; 0x44
  406fdc:	604a      	str	r2, [r1, #4]
  406fde:	2301      	movs	r3, #1
  406fe0:	4093      	lsls	r3, r2
  406fe2:	608b      	str	r3, [r1, #8]
  406fe4:	f002 f868 	bl	4090b8 <_Bfree>
  406fe8:	2300      	movs	r3, #0
  406fea:	6423      	str	r3, [r4, #64]	; 0x40
  406fec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406ff0:	2b00      	cmp	r3, #0
  406ff2:	4699      	mov	r9, r3
  406ff4:	db36      	blt.n	407064 <_dtoa_r+0x9c>
  406ff6:	2300      	movs	r3, #0
  406ff8:	602b      	str	r3, [r5, #0]
  406ffa:	4ba5      	ldr	r3, [pc, #660]	; (407290 <_dtoa_r+0x2c8>)
  406ffc:	461a      	mov	r2, r3
  406ffe:	ea09 0303 	and.w	r3, r9, r3
  407002:	4293      	cmp	r3, r2
  407004:	d017      	beq.n	407036 <_dtoa_r+0x6e>
  407006:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40700a:	2200      	movs	r2, #0
  40700c:	4630      	mov	r0, r6
  40700e:	4639      	mov	r1, r7
  407010:	2300      	movs	r3, #0
  407012:	f003 f85f 	bl	40a0d4 <__aeabi_dcmpeq>
  407016:	4680      	mov	r8, r0
  407018:	2800      	cmp	r0, #0
  40701a:	d02b      	beq.n	407074 <_dtoa_r+0xac>
  40701c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40701e:	2301      	movs	r3, #1
  407020:	6013      	str	r3, [r2, #0]
  407022:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407024:	2b00      	cmp	r3, #0
  407026:	f000 80cb 	beq.w	4071c0 <_dtoa_r+0x1f8>
  40702a:	489a      	ldr	r0, [pc, #616]	; (407294 <_dtoa_r+0x2cc>)
  40702c:	6018      	str	r0, [r3, #0]
  40702e:	3801      	subs	r0, #1
  407030:	b017      	add	sp, #92	; 0x5c
  407032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407036:	9a22      	ldr	r2, [sp, #136]	; 0x88
  407038:	f242 730f 	movw	r3, #9999	; 0x270f
  40703c:	6013      	str	r3, [r2, #0]
  40703e:	9b02      	ldr	r3, [sp, #8]
  407040:	2b00      	cmp	r3, #0
  407042:	f000 80a6 	beq.w	407192 <_dtoa_r+0x1ca>
  407046:	4894      	ldr	r0, [pc, #592]	; (407298 <_dtoa_r+0x2d0>)
  407048:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40704a:	2b00      	cmp	r3, #0
  40704c:	d0f0      	beq.n	407030 <_dtoa_r+0x68>
  40704e:	78c3      	ldrb	r3, [r0, #3]
  407050:	2b00      	cmp	r3, #0
  407052:	f000 80b7 	beq.w	4071c4 <_dtoa_r+0x1fc>
  407056:	f100 0308 	add.w	r3, r0, #8
  40705a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40705c:	6013      	str	r3, [r2, #0]
  40705e:	b017      	add	sp, #92	; 0x5c
  407060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407064:	9a03      	ldr	r2, [sp, #12]
  407066:	2301      	movs	r3, #1
  407068:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  40706c:	602b      	str	r3, [r5, #0]
  40706e:	f8cd 900c 	str.w	r9, [sp, #12]
  407072:	e7c2      	b.n	406ffa <_dtoa_r+0x32>
  407074:	aa15      	add	r2, sp, #84	; 0x54
  407076:	ab14      	add	r3, sp, #80	; 0x50
  407078:	e88d 000c 	stmia.w	sp, {r2, r3}
  40707c:	4620      	mov	r0, r4
  40707e:	4632      	mov	r2, r6
  407080:	463b      	mov	r3, r7
  407082:	f002 fa8b 	bl	40959c <__d2b>
  407086:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40708a:	4683      	mov	fp, r0
  40708c:	f040 808a 	bne.w	4071a4 <_dtoa_r+0x1dc>
  407090:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  407094:	9d15      	ldr	r5, [sp, #84]	; 0x54
  407096:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40709a:	4445      	add	r5, r8
  40709c:	429d      	cmp	r5, r3
  40709e:	f2c0 8297 	blt.w	4075d0 <_dtoa_r+0x608>
  4070a2:	4a7e      	ldr	r2, [pc, #504]	; (40729c <_dtoa_r+0x2d4>)
  4070a4:	1b52      	subs	r2, r2, r5
  4070a6:	fa09 f902 	lsl.w	r9, r9, r2
  4070aa:	9a02      	ldr	r2, [sp, #8]
  4070ac:	f205 4312 	addw	r3, r5, #1042	; 0x412
  4070b0:	fa22 f003 	lsr.w	r0, r2, r3
  4070b4:	ea49 0000 	orr.w	r0, r9, r0
  4070b8:	f7fd f818 	bl	4040ec <__aeabi_ui2d>
  4070bc:	2301      	movs	r3, #1
  4070be:	3d01      	subs	r5, #1
  4070c0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4070c4:	930d      	str	r3, [sp, #52]	; 0x34
  4070c6:	2200      	movs	r2, #0
  4070c8:	4b75      	ldr	r3, [pc, #468]	; (4072a0 <_dtoa_r+0x2d8>)
  4070ca:	f7fc fed1 	bl	403e70 <__aeabi_dsub>
  4070ce:	a36a      	add	r3, pc, #424	; (adr r3, 407278 <_dtoa_r+0x2b0>)
  4070d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4070d4:	f7fd f880 	bl	4041d8 <__aeabi_dmul>
  4070d8:	a369      	add	r3, pc, #420	; (adr r3, 407280 <_dtoa_r+0x2b8>)
  4070da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4070de:	f7fc fec9 	bl	403e74 <__adddf3>
  4070e2:	4606      	mov	r6, r0
  4070e4:	4628      	mov	r0, r5
  4070e6:	460f      	mov	r7, r1
  4070e8:	f7fd f810 	bl	40410c <__aeabi_i2d>
  4070ec:	a366      	add	r3, pc, #408	; (adr r3, 407288 <_dtoa_r+0x2c0>)
  4070ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  4070f2:	f7fd f871 	bl	4041d8 <__aeabi_dmul>
  4070f6:	4602      	mov	r2, r0
  4070f8:	460b      	mov	r3, r1
  4070fa:	4630      	mov	r0, r6
  4070fc:	4639      	mov	r1, r7
  4070fe:	f7fc feb9 	bl	403e74 <__adddf3>
  407102:	4606      	mov	r6, r0
  407104:	460f      	mov	r7, r1
  407106:	f7fd fa79 	bl	4045fc <__aeabi_d2iz>
  40710a:	4639      	mov	r1, r7
  40710c:	9004      	str	r0, [sp, #16]
  40710e:	2200      	movs	r2, #0
  407110:	4630      	mov	r0, r6
  407112:	2300      	movs	r3, #0
  407114:	f002 ffe8 	bl	40a0e8 <__aeabi_dcmplt>
  407118:	2800      	cmp	r0, #0
  40711a:	f040 81a6 	bne.w	40746a <_dtoa_r+0x4a2>
  40711e:	9b04      	ldr	r3, [sp, #16]
  407120:	2b16      	cmp	r3, #22
  407122:	f200 819f 	bhi.w	407464 <_dtoa_r+0x49c>
  407126:	9a04      	ldr	r2, [sp, #16]
  407128:	4b5e      	ldr	r3, [pc, #376]	; (4072a4 <_dtoa_r+0x2dc>)
  40712a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40712e:	e9d3 0100 	ldrd	r0, r1, [r3]
  407132:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407136:	f002 fff5 	bl	40a124 <__aeabi_dcmpgt>
  40713a:	2800      	cmp	r0, #0
  40713c:	f000 824e 	beq.w	4075dc <_dtoa_r+0x614>
  407140:	9b04      	ldr	r3, [sp, #16]
  407142:	3b01      	subs	r3, #1
  407144:	9304      	str	r3, [sp, #16]
  407146:	2300      	movs	r3, #0
  407148:	930b      	str	r3, [sp, #44]	; 0x2c
  40714a:	ebc5 0508 	rsb	r5, r5, r8
  40714e:	f1b5 0a01 	subs.w	sl, r5, #1
  407152:	f100 81a1 	bmi.w	407498 <_dtoa_r+0x4d0>
  407156:	2300      	movs	r3, #0
  407158:	9305      	str	r3, [sp, #20]
  40715a:	9b04      	ldr	r3, [sp, #16]
  40715c:	2b00      	cmp	r3, #0
  40715e:	f2c0 8192 	blt.w	407486 <_dtoa_r+0x4be>
  407162:	449a      	add	sl, r3
  407164:	930a      	str	r3, [sp, #40]	; 0x28
  407166:	2300      	movs	r3, #0
  407168:	9308      	str	r3, [sp, #32]
  40716a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40716c:	2b09      	cmp	r3, #9
  40716e:	d82b      	bhi.n	4071c8 <_dtoa_r+0x200>
  407170:	2b05      	cmp	r3, #5
  407172:	f340 8670 	ble.w	407e56 <_dtoa_r+0xe8e>
  407176:	3b04      	subs	r3, #4
  407178:	9320      	str	r3, [sp, #128]	; 0x80
  40717a:	2500      	movs	r5, #0
  40717c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40717e:	3b02      	subs	r3, #2
  407180:	2b03      	cmp	r3, #3
  407182:	f200 864e 	bhi.w	407e22 <_dtoa_r+0xe5a>
  407186:	e8df f013 	tbh	[pc, r3, lsl #1]
  40718a:	03cc      	.short	0x03cc
  40718c:	02b203be 	.word	0x02b203be
  407190:	0663      	.short	0x0663
  407192:	4b41      	ldr	r3, [pc, #260]	; (407298 <_dtoa_r+0x2d0>)
  407194:	4a44      	ldr	r2, [pc, #272]	; (4072a8 <_dtoa_r+0x2e0>)
  407196:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40719a:	2800      	cmp	r0, #0
  40719c:	bf14      	ite	ne
  40719e:	4618      	movne	r0, r3
  4071a0:	4610      	moveq	r0, r2
  4071a2:	e751      	b.n	407048 <_dtoa_r+0x80>
  4071a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4071a8:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4071ac:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4071b0:	4630      	mov	r0, r6
  4071b2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4071b6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4071ba:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4071be:	e782      	b.n	4070c6 <_dtoa_r+0xfe>
  4071c0:	483a      	ldr	r0, [pc, #232]	; (4072ac <_dtoa_r+0x2e4>)
  4071c2:	e735      	b.n	407030 <_dtoa_r+0x68>
  4071c4:	1cc3      	adds	r3, r0, #3
  4071c6:	e748      	b.n	40705a <_dtoa_r+0x92>
  4071c8:	2100      	movs	r1, #0
  4071ca:	6461      	str	r1, [r4, #68]	; 0x44
  4071cc:	4620      	mov	r0, r4
  4071ce:	9120      	str	r1, [sp, #128]	; 0x80
  4071d0:	f001 ff4c 	bl	40906c <_Balloc>
  4071d4:	f04f 33ff 	mov.w	r3, #4294967295
  4071d8:	9306      	str	r3, [sp, #24]
  4071da:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4071dc:	930c      	str	r3, [sp, #48]	; 0x30
  4071de:	2301      	movs	r3, #1
  4071e0:	9007      	str	r0, [sp, #28]
  4071e2:	9221      	str	r2, [sp, #132]	; 0x84
  4071e4:	6420      	str	r0, [r4, #64]	; 0x40
  4071e6:	9309      	str	r3, [sp, #36]	; 0x24
  4071e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4071ea:	2b00      	cmp	r3, #0
  4071ec:	f2c0 80d2 	blt.w	407394 <_dtoa_r+0x3cc>
  4071f0:	9a04      	ldr	r2, [sp, #16]
  4071f2:	2a0e      	cmp	r2, #14
  4071f4:	f300 80ce 	bgt.w	407394 <_dtoa_r+0x3cc>
  4071f8:	4b2a      	ldr	r3, [pc, #168]	; (4072a4 <_dtoa_r+0x2dc>)
  4071fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4071fe:	e9d3 8900 	ldrd	r8, r9, [r3]
  407202:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407204:	2b00      	cmp	r3, #0
  407206:	f2c0 838f 	blt.w	407928 <_dtoa_r+0x960>
  40720a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40720e:	4642      	mov	r2, r8
  407210:	464b      	mov	r3, r9
  407212:	4630      	mov	r0, r6
  407214:	4639      	mov	r1, r7
  407216:	f7fd f909 	bl	40442c <__aeabi_ddiv>
  40721a:	f7fd f9ef 	bl	4045fc <__aeabi_d2iz>
  40721e:	4682      	mov	sl, r0
  407220:	f7fc ff74 	bl	40410c <__aeabi_i2d>
  407224:	4642      	mov	r2, r8
  407226:	464b      	mov	r3, r9
  407228:	f7fc ffd6 	bl	4041d8 <__aeabi_dmul>
  40722c:	460b      	mov	r3, r1
  40722e:	4602      	mov	r2, r0
  407230:	4639      	mov	r1, r7
  407232:	4630      	mov	r0, r6
  407234:	f7fc fe1c 	bl	403e70 <__aeabi_dsub>
  407238:	9d07      	ldr	r5, [sp, #28]
  40723a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  40723e:	702b      	strb	r3, [r5, #0]
  407240:	9b06      	ldr	r3, [sp, #24]
  407242:	2b01      	cmp	r3, #1
  407244:	4606      	mov	r6, r0
  407246:	460f      	mov	r7, r1
  407248:	f105 0501 	add.w	r5, r5, #1
  40724c:	d062      	beq.n	407314 <_dtoa_r+0x34c>
  40724e:	2200      	movs	r2, #0
  407250:	4b17      	ldr	r3, [pc, #92]	; (4072b0 <_dtoa_r+0x2e8>)
  407252:	f7fc ffc1 	bl	4041d8 <__aeabi_dmul>
  407256:	2200      	movs	r2, #0
  407258:	2300      	movs	r3, #0
  40725a:	4606      	mov	r6, r0
  40725c:	460f      	mov	r7, r1
  40725e:	f002 ff39 	bl	40a0d4 <__aeabi_dcmpeq>
  407262:	2800      	cmp	r0, #0
  407264:	f040 8083 	bne.w	40736e <_dtoa_r+0x3a6>
  407268:	f8cd b008 	str.w	fp, [sp, #8]
  40726c:	9405      	str	r4, [sp, #20]
  40726e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  407272:	9c06      	ldr	r4, [sp, #24]
  407274:	e029      	b.n	4072ca <_dtoa_r+0x302>
  407276:	bf00      	nop
  407278:	636f4361 	.word	0x636f4361
  40727c:	3fd287a7 	.word	0x3fd287a7
  407280:	8b60c8b3 	.word	0x8b60c8b3
  407284:	3fc68a28 	.word	0x3fc68a28
  407288:	509f79fb 	.word	0x509f79fb
  40728c:	3fd34413 	.word	0x3fd34413
  407290:	7ff00000 	.word	0x7ff00000
  407294:	0040af91 	.word	0x0040af91
  407298:	0040afc0 	.word	0x0040afc0
  40729c:	fffffc0e 	.word	0xfffffc0e
  4072a0:	3ff80000 	.word	0x3ff80000
  4072a4:	0040afd0 	.word	0x0040afd0
  4072a8:	0040afb4 	.word	0x0040afb4
  4072ac:	0040af90 	.word	0x0040af90
  4072b0:	40240000 	.word	0x40240000
  4072b4:	f7fc ff90 	bl	4041d8 <__aeabi_dmul>
  4072b8:	2200      	movs	r2, #0
  4072ba:	2300      	movs	r3, #0
  4072bc:	4606      	mov	r6, r0
  4072be:	460f      	mov	r7, r1
  4072c0:	f002 ff08 	bl	40a0d4 <__aeabi_dcmpeq>
  4072c4:	2800      	cmp	r0, #0
  4072c6:	f040 83de 	bne.w	407a86 <_dtoa_r+0xabe>
  4072ca:	4642      	mov	r2, r8
  4072cc:	464b      	mov	r3, r9
  4072ce:	4630      	mov	r0, r6
  4072d0:	4639      	mov	r1, r7
  4072d2:	f7fd f8ab 	bl	40442c <__aeabi_ddiv>
  4072d6:	f7fd f991 	bl	4045fc <__aeabi_d2iz>
  4072da:	4682      	mov	sl, r0
  4072dc:	f7fc ff16 	bl	40410c <__aeabi_i2d>
  4072e0:	4642      	mov	r2, r8
  4072e2:	464b      	mov	r3, r9
  4072e4:	f7fc ff78 	bl	4041d8 <__aeabi_dmul>
  4072e8:	4602      	mov	r2, r0
  4072ea:	460b      	mov	r3, r1
  4072ec:	4630      	mov	r0, r6
  4072ee:	4639      	mov	r1, r7
  4072f0:	f7fc fdbe 	bl	403e70 <__aeabi_dsub>
  4072f4:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  4072f8:	f805 eb01 	strb.w	lr, [r5], #1
  4072fc:	ebcb 0e05 	rsb	lr, fp, r5
  407300:	4574      	cmp	r4, lr
  407302:	4606      	mov	r6, r0
  407304:	460f      	mov	r7, r1
  407306:	f04f 0200 	mov.w	r2, #0
  40730a:	4bb5      	ldr	r3, [pc, #724]	; (4075e0 <_dtoa_r+0x618>)
  40730c:	d1d2      	bne.n	4072b4 <_dtoa_r+0x2ec>
  40730e:	f8dd b008 	ldr.w	fp, [sp, #8]
  407312:	9c05      	ldr	r4, [sp, #20]
  407314:	4632      	mov	r2, r6
  407316:	463b      	mov	r3, r7
  407318:	4630      	mov	r0, r6
  40731a:	4639      	mov	r1, r7
  40731c:	f7fc fdaa 	bl	403e74 <__adddf3>
  407320:	4606      	mov	r6, r0
  407322:	460f      	mov	r7, r1
  407324:	4640      	mov	r0, r8
  407326:	4649      	mov	r1, r9
  407328:	4632      	mov	r2, r6
  40732a:	463b      	mov	r3, r7
  40732c:	f002 fedc 	bl	40a0e8 <__aeabi_dcmplt>
  407330:	b948      	cbnz	r0, 407346 <_dtoa_r+0x37e>
  407332:	4640      	mov	r0, r8
  407334:	4649      	mov	r1, r9
  407336:	4632      	mov	r2, r6
  407338:	463b      	mov	r3, r7
  40733a:	f002 fecb 	bl	40a0d4 <__aeabi_dcmpeq>
  40733e:	b1b0      	cbz	r0, 40736e <_dtoa_r+0x3a6>
  407340:	f01a 0f01 	tst.w	sl, #1
  407344:	d013      	beq.n	40736e <_dtoa_r+0x3a6>
  407346:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40734a:	9907      	ldr	r1, [sp, #28]
  40734c:	1e6b      	subs	r3, r5, #1
  40734e:	e004      	b.n	40735a <_dtoa_r+0x392>
  407350:	428b      	cmp	r3, r1
  407352:	f000 8440 	beq.w	407bd6 <_dtoa_r+0xc0e>
  407356:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40735a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40735e:	f103 0501 	add.w	r5, r3, #1
  407362:	461a      	mov	r2, r3
  407364:	d0f4      	beq.n	407350 <_dtoa_r+0x388>
  407366:	f108 0301 	add.w	r3, r8, #1
  40736a:	b2db      	uxtb	r3, r3
  40736c:	7013      	strb	r3, [r2, #0]
  40736e:	4620      	mov	r0, r4
  407370:	4659      	mov	r1, fp
  407372:	f001 fea1 	bl	4090b8 <_Bfree>
  407376:	2200      	movs	r2, #0
  407378:	9b04      	ldr	r3, [sp, #16]
  40737a:	702a      	strb	r2, [r5, #0]
  40737c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40737e:	3301      	adds	r3, #1
  407380:	6013      	str	r3, [r2, #0]
  407382:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407384:	2b00      	cmp	r3, #0
  407386:	f000 8345 	beq.w	407a14 <_dtoa_r+0xa4c>
  40738a:	9807      	ldr	r0, [sp, #28]
  40738c:	601d      	str	r5, [r3, #0]
  40738e:	b017      	add	sp, #92	; 0x5c
  407390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407394:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407396:	2a00      	cmp	r2, #0
  407398:	f000 8084 	beq.w	4074a4 <_dtoa_r+0x4dc>
  40739c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40739e:	2a01      	cmp	r2, #1
  4073a0:	f340 8304 	ble.w	4079ac <_dtoa_r+0x9e4>
  4073a4:	9b06      	ldr	r3, [sp, #24]
  4073a6:	1e5f      	subs	r7, r3, #1
  4073a8:	9b08      	ldr	r3, [sp, #32]
  4073aa:	42bb      	cmp	r3, r7
  4073ac:	f2c0 83a9 	blt.w	407b02 <_dtoa_r+0xb3a>
  4073b0:	1bdf      	subs	r7, r3, r7
  4073b2:	9b06      	ldr	r3, [sp, #24]
  4073b4:	2b00      	cmp	r3, #0
  4073b6:	f2c0 849c 	blt.w	407cf2 <_dtoa_r+0xd2a>
  4073ba:	9d05      	ldr	r5, [sp, #20]
  4073bc:	9b06      	ldr	r3, [sp, #24]
  4073be:	9a05      	ldr	r2, [sp, #20]
  4073c0:	4620      	mov	r0, r4
  4073c2:	441a      	add	r2, r3
  4073c4:	2101      	movs	r1, #1
  4073c6:	9205      	str	r2, [sp, #20]
  4073c8:	449a      	add	sl, r3
  4073ca:	f001 ff0f 	bl	4091ec <__i2b>
  4073ce:	4606      	mov	r6, r0
  4073d0:	b165      	cbz	r5, 4073ec <_dtoa_r+0x424>
  4073d2:	f1ba 0f00 	cmp.w	sl, #0
  4073d6:	dd09      	ble.n	4073ec <_dtoa_r+0x424>
  4073d8:	45aa      	cmp	sl, r5
  4073da:	9a05      	ldr	r2, [sp, #20]
  4073dc:	4653      	mov	r3, sl
  4073de:	bfa8      	it	ge
  4073e0:	462b      	movge	r3, r5
  4073e2:	1ad2      	subs	r2, r2, r3
  4073e4:	9205      	str	r2, [sp, #20]
  4073e6:	1aed      	subs	r5, r5, r3
  4073e8:	ebc3 0a0a 	rsb	sl, r3, sl
  4073ec:	9b08      	ldr	r3, [sp, #32]
  4073ee:	2b00      	cmp	r3, #0
  4073f0:	dd1a      	ble.n	407428 <_dtoa_r+0x460>
  4073f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4073f4:	2b00      	cmp	r3, #0
  4073f6:	f000 837d 	beq.w	407af4 <_dtoa_r+0xb2c>
  4073fa:	2f00      	cmp	r7, #0
  4073fc:	dd10      	ble.n	407420 <_dtoa_r+0x458>
  4073fe:	4631      	mov	r1, r6
  407400:	463a      	mov	r2, r7
  407402:	4620      	mov	r0, r4
  407404:	f001 ff96 	bl	409334 <__pow5mult>
  407408:	4606      	mov	r6, r0
  40740a:	465a      	mov	r2, fp
  40740c:	4631      	mov	r1, r6
  40740e:	4620      	mov	r0, r4
  407410:	f001 fef6 	bl	409200 <__multiply>
  407414:	4659      	mov	r1, fp
  407416:	4680      	mov	r8, r0
  407418:	4620      	mov	r0, r4
  40741a:	f001 fe4d 	bl	4090b8 <_Bfree>
  40741e:	46c3      	mov	fp, r8
  407420:	9b08      	ldr	r3, [sp, #32]
  407422:	1bda      	subs	r2, r3, r7
  407424:	f040 82a2 	bne.w	40796c <_dtoa_r+0x9a4>
  407428:	4620      	mov	r0, r4
  40742a:	2101      	movs	r1, #1
  40742c:	f001 fede 	bl	4091ec <__i2b>
  407430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407432:	2b00      	cmp	r3, #0
  407434:	4680      	mov	r8, r0
  407436:	dd39      	ble.n	4074ac <_dtoa_r+0x4e4>
  407438:	4601      	mov	r1, r0
  40743a:	461a      	mov	r2, r3
  40743c:	4620      	mov	r0, r4
  40743e:	f001 ff79 	bl	409334 <__pow5mult>
  407442:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407444:	2b01      	cmp	r3, #1
  407446:	4680      	mov	r8, r0
  407448:	f340 8296 	ble.w	407978 <_dtoa_r+0x9b0>
  40744c:	f04f 0900 	mov.w	r9, #0
  407450:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407454:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  407458:	6918      	ldr	r0, [r3, #16]
  40745a:	f001 fe79 	bl	409150 <__hi0bits>
  40745e:	f1c0 0020 	rsb	r0, r0, #32
  407462:	e02d      	b.n	4074c0 <_dtoa_r+0x4f8>
  407464:	2301      	movs	r3, #1
  407466:	930b      	str	r3, [sp, #44]	; 0x2c
  407468:	e66f      	b.n	40714a <_dtoa_r+0x182>
  40746a:	9804      	ldr	r0, [sp, #16]
  40746c:	f7fc fe4e 	bl	40410c <__aeabi_i2d>
  407470:	4632      	mov	r2, r6
  407472:	463b      	mov	r3, r7
  407474:	f002 fe2e 	bl	40a0d4 <__aeabi_dcmpeq>
  407478:	2800      	cmp	r0, #0
  40747a:	f47f ae50 	bne.w	40711e <_dtoa_r+0x156>
  40747e:	9b04      	ldr	r3, [sp, #16]
  407480:	3b01      	subs	r3, #1
  407482:	9304      	str	r3, [sp, #16]
  407484:	e64b      	b.n	40711e <_dtoa_r+0x156>
  407486:	9a05      	ldr	r2, [sp, #20]
  407488:	9b04      	ldr	r3, [sp, #16]
  40748a:	1ad2      	subs	r2, r2, r3
  40748c:	425b      	negs	r3, r3
  40748e:	9308      	str	r3, [sp, #32]
  407490:	2300      	movs	r3, #0
  407492:	9205      	str	r2, [sp, #20]
  407494:	930a      	str	r3, [sp, #40]	; 0x28
  407496:	e668      	b.n	40716a <_dtoa_r+0x1a2>
  407498:	f1ca 0300 	rsb	r3, sl, #0
  40749c:	9305      	str	r3, [sp, #20]
  40749e:	f04f 0a00 	mov.w	sl, #0
  4074a2:	e65a      	b.n	40715a <_dtoa_r+0x192>
  4074a4:	9f08      	ldr	r7, [sp, #32]
  4074a6:	9d05      	ldr	r5, [sp, #20]
  4074a8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4074aa:	e791      	b.n	4073d0 <_dtoa_r+0x408>
  4074ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4074ae:	2b01      	cmp	r3, #1
  4074b0:	f340 82b3 	ble.w	407a1a <_dtoa_r+0xa52>
  4074b4:	f04f 0900 	mov.w	r9, #0
  4074b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4074ba:	2b00      	cmp	r3, #0
  4074bc:	d1c8      	bne.n	407450 <_dtoa_r+0x488>
  4074be:	2001      	movs	r0, #1
  4074c0:	4450      	add	r0, sl
  4074c2:	f010 001f 	ands.w	r0, r0, #31
  4074c6:	f000 8081 	beq.w	4075cc <_dtoa_r+0x604>
  4074ca:	f1c0 0320 	rsb	r3, r0, #32
  4074ce:	2b04      	cmp	r3, #4
  4074d0:	f340 84b8 	ble.w	407e44 <_dtoa_r+0xe7c>
  4074d4:	f1c0 001c 	rsb	r0, r0, #28
  4074d8:	9b05      	ldr	r3, [sp, #20]
  4074da:	4403      	add	r3, r0
  4074dc:	9305      	str	r3, [sp, #20]
  4074de:	4405      	add	r5, r0
  4074e0:	4482      	add	sl, r0
  4074e2:	9b05      	ldr	r3, [sp, #20]
  4074e4:	2b00      	cmp	r3, #0
  4074e6:	dd05      	ble.n	4074f4 <_dtoa_r+0x52c>
  4074e8:	4659      	mov	r1, fp
  4074ea:	461a      	mov	r2, r3
  4074ec:	4620      	mov	r0, r4
  4074ee:	f001 ff71 	bl	4093d4 <__lshift>
  4074f2:	4683      	mov	fp, r0
  4074f4:	f1ba 0f00 	cmp.w	sl, #0
  4074f8:	dd05      	ble.n	407506 <_dtoa_r+0x53e>
  4074fa:	4641      	mov	r1, r8
  4074fc:	4652      	mov	r2, sl
  4074fe:	4620      	mov	r0, r4
  407500:	f001 ff68 	bl	4093d4 <__lshift>
  407504:	4680      	mov	r8, r0
  407506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407508:	2b00      	cmp	r3, #0
  40750a:	f040 8268 	bne.w	4079de <_dtoa_r+0xa16>
  40750e:	9b06      	ldr	r3, [sp, #24]
  407510:	2b00      	cmp	r3, #0
  407512:	f340 8295 	ble.w	407a40 <_dtoa_r+0xa78>
  407516:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407518:	2b00      	cmp	r3, #0
  40751a:	d171      	bne.n	407600 <_dtoa_r+0x638>
  40751c:	f8dd 901c 	ldr.w	r9, [sp, #28]
  407520:	9f06      	ldr	r7, [sp, #24]
  407522:	464d      	mov	r5, r9
  407524:	e002      	b.n	40752c <_dtoa_r+0x564>
  407526:	f001 fdd1 	bl	4090cc <__multadd>
  40752a:	4683      	mov	fp, r0
  40752c:	4641      	mov	r1, r8
  40752e:	4658      	mov	r0, fp
  407530:	f7ff fcb4 	bl	406e9c <quorem>
  407534:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  407538:	f805 cb01 	strb.w	ip, [r5], #1
  40753c:	ebc9 0305 	rsb	r3, r9, r5
  407540:	42bb      	cmp	r3, r7
  407542:	4620      	mov	r0, r4
  407544:	4659      	mov	r1, fp
  407546:	f04f 020a 	mov.w	r2, #10
  40754a:	f04f 0300 	mov.w	r3, #0
  40754e:	dbea      	blt.n	407526 <_dtoa_r+0x55e>
  407550:	9b07      	ldr	r3, [sp, #28]
  407552:	9a06      	ldr	r2, [sp, #24]
  407554:	2a01      	cmp	r2, #1
  407556:	bfac      	ite	ge
  407558:	189b      	addge	r3, r3, r2
  40755a:	3301      	addlt	r3, #1
  40755c:	461d      	mov	r5, r3
  40755e:	f04f 0a00 	mov.w	sl, #0
  407562:	4659      	mov	r1, fp
  407564:	2201      	movs	r2, #1
  407566:	4620      	mov	r0, r4
  407568:	f8cd c008 	str.w	ip, [sp, #8]
  40756c:	f001 ff32 	bl	4093d4 <__lshift>
  407570:	4641      	mov	r1, r8
  407572:	4683      	mov	fp, r0
  407574:	f001 ff84 	bl	409480 <__mcmp>
  407578:	2800      	cmp	r0, #0
  40757a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40757e:	f340 82f6 	ble.w	407b6e <_dtoa_r+0xba6>
  407582:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  407586:	9907      	ldr	r1, [sp, #28]
  407588:	1e6b      	subs	r3, r5, #1
  40758a:	e004      	b.n	407596 <_dtoa_r+0x5ce>
  40758c:	428b      	cmp	r3, r1
  40758e:	f000 8273 	beq.w	407a78 <_dtoa_r+0xab0>
  407592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  407596:	2a39      	cmp	r2, #57	; 0x39
  407598:	f103 0501 	add.w	r5, r3, #1
  40759c:	d0f6      	beq.n	40758c <_dtoa_r+0x5c4>
  40759e:	3201      	adds	r2, #1
  4075a0:	701a      	strb	r2, [r3, #0]
  4075a2:	4641      	mov	r1, r8
  4075a4:	4620      	mov	r0, r4
  4075a6:	f001 fd87 	bl	4090b8 <_Bfree>
  4075aa:	2e00      	cmp	r6, #0
  4075ac:	f43f aedf 	beq.w	40736e <_dtoa_r+0x3a6>
  4075b0:	f1ba 0f00 	cmp.w	sl, #0
  4075b4:	d005      	beq.n	4075c2 <_dtoa_r+0x5fa>
  4075b6:	45b2      	cmp	sl, r6
  4075b8:	d003      	beq.n	4075c2 <_dtoa_r+0x5fa>
  4075ba:	4651      	mov	r1, sl
  4075bc:	4620      	mov	r0, r4
  4075be:	f001 fd7b 	bl	4090b8 <_Bfree>
  4075c2:	4631      	mov	r1, r6
  4075c4:	4620      	mov	r0, r4
  4075c6:	f001 fd77 	bl	4090b8 <_Bfree>
  4075ca:	e6d0      	b.n	40736e <_dtoa_r+0x3a6>
  4075cc:	201c      	movs	r0, #28
  4075ce:	e783      	b.n	4074d8 <_dtoa_r+0x510>
  4075d0:	4b04      	ldr	r3, [pc, #16]	; (4075e4 <_dtoa_r+0x61c>)
  4075d2:	9a02      	ldr	r2, [sp, #8]
  4075d4:	1b5b      	subs	r3, r3, r5
  4075d6:	fa02 f003 	lsl.w	r0, r2, r3
  4075da:	e56d      	b.n	4070b8 <_dtoa_r+0xf0>
  4075dc:	900b      	str	r0, [sp, #44]	; 0x2c
  4075de:	e5b4      	b.n	40714a <_dtoa_r+0x182>
  4075e0:	40240000 	.word	0x40240000
  4075e4:	fffffbee 	.word	0xfffffbee
  4075e8:	4631      	mov	r1, r6
  4075ea:	2300      	movs	r3, #0
  4075ec:	4620      	mov	r0, r4
  4075ee:	220a      	movs	r2, #10
  4075f0:	f001 fd6c 	bl	4090cc <__multadd>
  4075f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4075f6:	2b00      	cmp	r3, #0
  4075f8:	4606      	mov	r6, r0
  4075fa:	f340 840c 	ble.w	407e16 <_dtoa_r+0xe4e>
  4075fe:	9306      	str	r3, [sp, #24]
  407600:	2d00      	cmp	r5, #0
  407602:	dd05      	ble.n	407610 <_dtoa_r+0x648>
  407604:	4631      	mov	r1, r6
  407606:	462a      	mov	r2, r5
  407608:	4620      	mov	r0, r4
  40760a:	f001 fee3 	bl	4093d4 <__lshift>
  40760e:	4606      	mov	r6, r0
  407610:	f1b9 0f00 	cmp.w	r9, #0
  407614:	f040 82e9 	bne.w	407bea <_dtoa_r+0xc22>
  407618:	46b1      	mov	r9, r6
  40761a:	9b06      	ldr	r3, [sp, #24]
  40761c:	9a07      	ldr	r2, [sp, #28]
  40761e:	3b01      	subs	r3, #1
  407620:	18d3      	adds	r3, r2, r3
  407622:	9308      	str	r3, [sp, #32]
  407624:	9b02      	ldr	r3, [sp, #8]
  407626:	f003 0301 	and.w	r3, r3, #1
  40762a:	9309      	str	r3, [sp, #36]	; 0x24
  40762c:	4617      	mov	r7, r2
  40762e:	4641      	mov	r1, r8
  407630:	4658      	mov	r0, fp
  407632:	f7ff fc33 	bl	406e9c <quorem>
  407636:	4631      	mov	r1, r6
  407638:	4605      	mov	r5, r0
  40763a:	4658      	mov	r0, fp
  40763c:	f001 ff20 	bl	409480 <__mcmp>
  407640:	464a      	mov	r2, r9
  407642:	4682      	mov	sl, r0
  407644:	4641      	mov	r1, r8
  407646:	4620      	mov	r0, r4
  407648:	f001 ff3e 	bl	4094c8 <__mdiff>
  40764c:	68c2      	ldr	r2, [r0, #12]
  40764e:	4603      	mov	r3, r0
  407650:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  407654:	2a00      	cmp	r2, #0
  407656:	f040 81b8 	bne.w	4079ca <_dtoa_r+0xa02>
  40765a:	4619      	mov	r1, r3
  40765c:	4658      	mov	r0, fp
  40765e:	f8cd c018 	str.w	ip, [sp, #24]
  407662:	9305      	str	r3, [sp, #20]
  407664:	f001 ff0c 	bl	409480 <__mcmp>
  407668:	9b05      	ldr	r3, [sp, #20]
  40766a:	9002      	str	r0, [sp, #8]
  40766c:	4619      	mov	r1, r3
  40766e:	4620      	mov	r0, r4
  407670:	f001 fd22 	bl	4090b8 <_Bfree>
  407674:	9a02      	ldr	r2, [sp, #8]
  407676:	f8dd c018 	ldr.w	ip, [sp, #24]
  40767a:	b92a      	cbnz	r2, 407688 <_dtoa_r+0x6c0>
  40767c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40767e:	b91b      	cbnz	r3, 407688 <_dtoa_r+0x6c0>
  407680:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407682:	2b00      	cmp	r3, #0
  407684:	f000 83a7 	beq.w	407dd6 <_dtoa_r+0xe0e>
  407688:	f1ba 0f00 	cmp.w	sl, #0
  40768c:	f2c0 8251 	blt.w	407b32 <_dtoa_r+0xb6a>
  407690:	d105      	bne.n	40769e <_dtoa_r+0x6d6>
  407692:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407694:	b91b      	cbnz	r3, 40769e <_dtoa_r+0x6d6>
  407696:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407698:	2b00      	cmp	r3, #0
  40769a:	f000 824a 	beq.w	407b32 <_dtoa_r+0xb6a>
  40769e:	2a00      	cmp	r2, #0
  4076a0:	f300 82b7 	bgt.w	407c12 <_dtoa_r+0xc4a>
  4076a4:	9b08      	ldr	r3, [sp, #32]
  4076a6:	f887 c000 	strb.w	ip, [r7]
  4076aa:	f107 0a01 	add.w	sl, r7, #1
  4076ae:	429f      	cmp	r7, r3
  4076b0:	4655      	mov	r5, sl
  4076b2:	f000 82ba 	beq.w	407c2a <_dtoa_r+0xc62>
  4076b6:	4659      	mov	r1, fp
  4076b8:	220a      	movs	r2, #10
  4076ba:	2300      	movs	r3, #0
  4076bc:	4620      	mov	r0, r4
  4076be:	f001 fd05 	bl	4090cc <__multadd>
  4076c2:	454e      	cmp	r6, r9
  4076c4:	4683      	mov	fp, r0
  4076c6:	4631      	mov	r1, r6
  4076c8:	4620      	mov	r0, r4
  4076ca:	f04f 020a 	mov.w	r2, #10
  4076ce:	f04f 0300 	mov.w	r3, #0
  4076d2:	f000 8174 	beq.w	4079be <_dtoa_r+0x9f6>
  4076d6:	f001 fcf9 	bl	4090cc <__multadd>
  4076da:	4649      	mov	r1, r9
  4076dc:	4606      	mov	r6, r0
  4076de:	220a      	movs	r2, #10
  4076e0:	4620      	mov	r0, r4
  4076e2:	2300      	movs	r3, #0
  4076e4:	f001 fcf2 	bl	4090cc <__multadd>
  4076e8:	4657      	mov	r7, sl
  4076ea:	4681      	mov	r9, r0
  4076ec:	e79f      	b.n	40762e <_dtoa_r+0x666>
  4076ee:	2301      	movs	r3, #1
  4076f0:	9309      	str	r3, [sp, #36]	; 0x24
  4076f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4076f4:	2b00      	cmp	r3, #0
  4076f6:	f340 8213 	ble.w	407b20 <_dtoa_r+0xb58>
  4076fa:	461f      	mov	r7, r3
  4076fc:	461e      	mov	r6, r3
  4076fe:	930c      	str	r3, [sp, #48]	; 0x30
  407700:	9306      	str	r3, [sp, #24]
  407702:	2100      	movs	r1, #0
  407704:	2f17      	cmp	r7, #23
  407706:	6461      	str	r1, [r4, #68]	; 0x44
  407708:	d90a      	bls.n	407720 <_dtoa_r+0x758>
  40770a:	2201      	movs	r2, #1
  40770c:	2304      	movs	r3, #4
  40770e:	005b      	lsls	r3, r3, #1
  407710:	f103 0014 	add.w	r0, r3, #20
  407714:	4287      	cmp	r7, r0
  407716:	4611      	mov	r1, r2
  407718:	f102 0201 	add.w	r2, r2, #1
  40771c:	d2f7      	bcs.n	40770e <_dtoa_r+0x746>
  40771e:	6461      	str	r1, [r4, #68]	; 0x44
  407720:	4620      	mov	r0, r4
  407722:	f001 fca3 	bl	40906c <_Balloc>
  407726:	2e0e      	cmp	r6, #14
  407728:	9007      	str	r0, [sp, #28]
  40772a:	6420      	str	r0, [r4, #64]	; 0x40
  40772c:	f63f ad5c 	bhi.w	4071e8 <_dtoa_r+0x220>
  407730:	2d00      	cmp	r5, #0
  407732:	f43f ad59 	beq.w	4071e8 <_dtoa_r+0x220>
  407736:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40773a:	9904      	ldr	r1, [sp, #16]
  40773c:	2900      	cmp	r1, #0
  40773e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  407742:	f340 8221 	ble.w	407b88 <_dtoa_r+0xbc0>
  407746:	4bb7      	ldr	r3, [pc, #732]	; (407a24 <_dtoa_r+0xa5c>)
  407748:	f001 020f 	and.w	r2, r1, #15
  40774c:	110d      	asrs	r5, r1, #4
  40774e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407752:	06e9      	lsls	r1, r5, #27
  407754:	e9d3 6700 	ldrd	r6, r7, [r3]
  407758:	f140 81db 	bpl.w	407b12 <_dtoa_r+0xb4a>
  40775c:	4bb2      	ldr	r3, [pc, #712]	; (407a28 <_dtoa_r+0xa60>)
  40775e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  407762:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  407766:	f7fc fe61 	bl	40442c <__aeabi_ddiv>
  40776a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40776e:	f005 050f 	and.w	r5, r5, #15
  407772:	f04f 0803 	mov.w	r8, #3
  407776:	b18d      	cbz	r5, 40779c <_dtoa_r+0x7d4>
  407778:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 407a28 <_dtoa_r+0xa60>
  40777c:	4630      	mov	r0, r6
  40777e:	4639      	mov	r1, r7
  407780:	07ea      	lsls	r2, r5, #31
  407782:	d505      	bpl.n	407790 <_dtoa_r+0x7c8>
  407784:	e9d9 2300 	ldrd	r2, r3, [r9]
  407788:	f108 0801 	add.w	r8, r8, #1
  40778c:	f7fc fd24 	bl	4041d8 <__aeabi_dmul>
  407790:	106d      	asrs	r5, r5, #1
  407792:	f109 0908 	add.w	r9, r9, #8
  407796:	d1f3      	bne.n	407780 <_dtoa_r+0x7b8>
  407798:	4606      	mov	r6, r0
  40779a:	460f      	mov	r7, r1
  40779c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4077a0:	4632      	mov	r2, r6
  4077a2:	463b      	mov	r3, r7
  4077a4:	f7fc fe42 	bl	40442c <__aeabi_ddiv>
  4077a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4077ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4077ae:	b143      	cbz	r3, 4077c2 <_dtoa_r+0x7fa>
  4077b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4077b4:	2200      	movs	r2, #0
  4077b6:	4b9d      	ldr	r3, [pc, #628]	; (407a2c <_dtoa_r+0xa64>)
  4077b8:	f002 fc96 	bl	40a0e8 <__aeabi_dcmplt>
  4077bc:	2800      	cmp	r0, #0
  4077be:	f040 82ac 	bne.w	407d1a <_dtoa_r+0xd52>
  4077c2:	4640      	mov	r0, r8
  4077c4:	f7fc fca2 	bl	40410c <__aeabi_i2d>
  4077c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4077cc:	f7fc fd04 	bl	4041d8 <__aeabi_dmul>
  4077d0:	4b97      	ldr	r3, [pc, #604]	; (407a30 <_dtoa_r+0xa68>)
  4077d2:	2200      	movs	r2, #0
  4077d4:	f7fc fb4e 	bl	403e74 <__adddf3>
  4077d8:	9b06      	ldr	r3, [sp, #24]
  4077da:	4606      	mov	r6, r0
  4077dc:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4077e0:	2b00      	cmp	r3, #0
  4077e2:	f000 8162 	beq.w	407aaa <_dtoa_r+0xae2>
  4077e6:	9b04      	ldr	r3, [sp, #16]
  4077e8:	f8dd 9018 	ldr.w	r9, [sp, #24]
  4077ec:	9312      	str	r3, [sp, #72]	; 0x48
  4077ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4077f0:	2b00      	cmp	r3, #0
  4077f2:	f000 8221 	beq.w	407c38 <_dtoa_r+0xc70>
  4077f6:	4b8b      	ldr	r3, [pc, #556]	; (407a24 <_dtoa_r+0xa5c>)
  4077f8:	498e      	ldr	r1, [pc, #568]	; (407a34 <_dtoa_r+0xa6c>)
  4077fa:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4077fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  407802:	2000      	movs	r0, #0
  407804:	f7fc fe12 	bl	40442c <__aeabi_ddiv>
  407808:	4632      	mov	r2, r6
  40780a:	463b      	mov	r3, r7
  40780c:	f7fc fb30 	bl	403e70 <__aeabi_dsub>
  407810:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  407814:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  407818:	4639      	mov	r1, r7
  40781a:	4630      	mov	r0, r6
  40781c:	f7fc feee 	bl	4045fc <__aeabi_d2iz>
  407820:	4605      	mov	r5, r0
  407822:	f7fc fc73 	bl	40410c <__aeabi_i2d>
  407826:	3530      	adds	r5, #48	; 0x30
  407828:	4602      	mov	r2, r0
  40782a:	460b      	mov	r3, r1
  40782c:	4630      	mov	r0, r6
  40782e:	4639      	mov	r1, r7
  407830:	f7fc fb1e 	bl	403e70 <__aeabi_dsub>
  407834:	fa5f f885 	uxtb.w	r8, r5
  407838:	9d07      	ldr	r5, [sp, #28]
  40783a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40783e:	f885 8000 	strb.w	r8, [r5]
  407842:	4606      	mov	r6, r0
  407844:	460f      	mov	r7, r1
  407846:	3501      	adds	r5, #1
  407848:	f002 fc4e 	bl	40a0e8 <__aeabi_dcmplt>
  40784c:	2800      	cmp	r0, #0
  40784e:	f040 82b2 	bne.w	407db6 <_dtoa_r+0xdee>
  407852:	4632      	mov	r2, r6
  407854:	463b      	mov	r3, r7
  407856:	2000      	movs	r0, #0
  407858:	4974      	ldr	r1, [pc, #464]	; (407a2c <_dtoa_r+0xa64>)
  40785a:	f7fc fb09 	bl	403e70 <__aeabi_dsub>
  40785e:	4602      	mov	r2, r0
  407860:	460b      	mov	r3, r1
  407862:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407866:	f002 fc5d 	bl	40a124 <__aeabi_dcmpgt>
  40786a:	2800      	cmp	r0, #0
  40786c:	f040 82ac 	bne.w	407dc8 <_dtoa_r+0xe00>
  407870:	f1b9 0f01 	cmp.w	r9, #1
  407874:	f340 8138 	ble.w	407ae8 <_dtoa_r+0xb20>
  407878:	9b07      	ldr	r3, [sp, #28]
  40787a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  40787e:	f8cd b008 	str.w	fp, [sp, #8]
  407882:	4499      	add	r9, r3
  407884:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  407888:	46a0      	mov	r8, r4
  40788a:	e00d      	b.n	4078a8 <_dtoa_r+0x8e0>
  40788c:	2000      	movs	r0, #0
  40788e:	4967      	ldr	r1, [pc, #412]	; (407a2c <_dtoa_r+0xa64>)
  407890:	f7fc faee 	bl	403e70 <__aeabi_dsub>
  407894:	4652      	mov	r2, sl
  407896:	465b      	mov	r3, fp
  407898:	f002 fc26 	bl	40a0e8 <__aeabi_dcmplt>
  40789c:	2800      	cmp	r0, #0
  40789e:	f040 828e 	bne.w	407dbe <_dtoa_r+0xdf6>
  4078a2:	454d      	cmp	r5, r9
  4078a4:	f000 811b 	beq.w	407ade <_dtoa_r+0xb16>
  4078a8:	4650      	mov	r0, sl
  4078aa:	4659      	mov	r1, fp
  4078ac:	2200      	movs	r2, #0
  4078ae:	4b62      	ldr	r3, [pc, #392]	; (407a38 <_dtoa_r+0xa70>)
  4078b0:	f7fc fc92 	bl	4041d8 <__aeabi_dmul>
  4078b4:	2200      	movs	r2, #0
  4078b6:	4b60      	ldr	r3, [pc, #384]	; (407a38 <_dtoa_r+0xa70>)
  4078b8:	4682      	mov	sl, r0
  4078ba:	468b      	mov	fp, r1
  4078bc:	4630      	mov	r0, r6
  4078be:	4639      	mov	r1, r7
  4078c0:	f7fc fc8a 	bl	4041d8 <__aeabi_dmul>
  4078c4:	460f      	mov	r7, r1
  4078c6:	4606      	mov	r6, r0
  4078c8:	f7fc fe98 	bl	4045fc <__aeabi_d2iz>
  4078cc:	4604      	mov	r4, r0
  4078ce:	f7fc fc1d 	bl	40410c <__aeabi_i2d>
  4078d2:	4602      	mov	r2, r0
  4078d4:	460b      	mov	r3, r1
  4078d6:	4630      	mov	r0, r6
  4078d8:	4639      	mov	r1, r7
  4078da:	f7fc fac9 	bl	403e70 <__aeabi_dsub>
  4078de:	3430      	adds	r4, #48	; 0x30
  4078e0:	b2e4      	uxtb	r4, r4
  4078e2:	4652      	mov	r2, sl
  4078e4:	465b      	mov	r3, fp
  4078e6:	f805 4b01 	strb.w	r4, [r5], #1
  4078ea:	4606      	mov	r6, r0
  4078ec:	460f      	mov	r7, r1
  4078ee:	f002 fbfb 	bl	40a0e8 <__aeabi_dcmplt>
  4078f2:	4632      	mov	r2, r6
  4078f4:	463b      	mov	r3, r7
  4078f6:	2800      	cmp	r0, #0
  4078f8:	d0c8      	beq.n	40788c <_dtoa_r+0x8c4>
  4078fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4078fc:	f8dd b008 	ldr.w	fp, [sp, #8]
  407900:	9304      	str	r3, [sp, #16]
  407902:	4644      	mov	r4, r8
  407904:	e533      	b.n	40736e <_dtoa_r+0x3a6>
  407906:	2300      	movs	r3, #0
  407908:	9309      	str	r3, [sp, #36]	; 0x24
  40790a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40790c:	9a04      	ldr	r2, [sp, #16]
  40790e:	4413      	add	r3, r2
  407910:	930c      	str	r3, [sp, #48]	; 0x30
  407912:	3301      	adds	r3, #1
  407914:	2b00      	cmp	r3, #0
  407916:	9306      	str	r3, [sp, #24]
  407918:	f340 8109 	ble.w	407b2e <_dtoa_r+0xb66>
  40791c:	9e06      	ldr	r6, [sp, #24]
  40791e:	4637      	mov	r7, r6
  407920:	e6ef      	b.n	407702 <_dtoa_r+0x73a>
  407922:	2300      	movs	r3, #0
  407924:	9309      	str	r3, [sp, #36]	; 0x24
  407926:	e6e4      	b.n	4076f2 <_dtoa_r+0x72a>
  407928:	9b06      	ldr	r3, [sp, #24]
  40792a:	2b00      	cmp	r3, #0
  40792c:	f73f ac6d 	bgt.w	40720a <_dtoa_r+0x242>
  407930:	f040 8262 	bne.w	407df8 <_dtoa_r+0xe30>
  407934:	4640      	mov	r0, r8
  407936:	2200      	movs	r2, #0
  407938:	4b40      	ldr	r3, [pc, #256]	; (407a3c <_dtoa_r+0xa74>)
  40793a:	4649      	mov	r1, r9
  40793c:	f7fc fc4c 	bl	4041d8 <__aeabi_dmul>
  407940:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407944:	f002 fbe4 	bl	40a110 <__aeabi_dcmpge>
  407948:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40794c:	4646      	mov	r6, r8
  40794e:	2800      	cmp	r0, #0
  407950:	f000 808a 	beq.w	407a68 <_dtoa_r+0xaa0>
  407954:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407956:	9d07      	ldr	r5, [sp, #28]
  407958:	43db      	mvns	r3, r3
  40795a:	9304      	str	r3, [sp, #16]
  40795c:	4641      	mov	r1, r8
  40795e:	4620      	mov	r0, r4
  407960:	f001 fbaa 	bl	4090b8 <_Bfree>
  407964:	2e00      	cmp	r6, #0
  407966:	f47f ae2c 	bne.w	4075c2 <_dtoa_r+0x5fa>
  40796a:	e500      	b.n	40736e <_dtoa_r+0x3a6>
  40796c:	4659      	mov	r1, fp
  40796e:	4620      	mov	r0, r4
  407970:	f001 fce0 	bl	409334 <__pow5mult>
  407974:	4683      	mov	fp, r0
  407976:	e557      	b.n	407428 <_dtoa_r+0x460>
  407978:	9b02      	ldr	r3, [sp, #8]
  40797a:	2b00      	cmp	r3, #0
  40797c:	f47f ad66 	bne.w	40744c <_dtoa_r+0x484>
  407980:	9b03      	ldr	r3, [sp, #12]
  407982:	f3c3 0313 	ubfx	r3, r3, #0, #20
  407986:	2b00      	cmp	r3, #0
  407988:	f47f ad94 	bne.w	4074b4 <_dtoa_r+0x4ec>
  40798c:	9b03      	ldr	r3, [sp, #12]
  40798e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  407992:	0d3f      	lsrs	r7, r7, #20
  407994:	053f      	lsls	r7, r7, #20
  407996:	2f00      	cmp	r7, #0
  407998:	f000 821a 	beq.w	407dd0 <_dtoa_r+0xe08>
  40799c:	9b05      	ldr	r3, [sp, #20]
  40799e:	3301      	adds	r3, #1
  4079a0:	9305      	str	r3, [sp, #20]
  4079a2:	f10a 0a01 	add.w	sl, sl, #1
  4079a6:	f04f 0901 	mov.w	r9, #1
  4079aa:	e585      	b.n	4074b8 <_dtoa_r+0x4f0>
  4079ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4079ae:	2a00      	cmp	r2, #0
  4079b0:	f000 81a5 	beq.w	407cfe <_dtoa_r+0xd36>
  4079b4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4079b8:	9f08      	ldr	r7, [sp, #32]
  4079ba:	9d05      	ldr	r5, [sp, #20]
  4079bc:	e4ff      	b.n	4073be <_dtoa_r+0x3f6>
  4079be:	f001 fb85 	bl	4090cc <__multadd>
  4079c2:	4657      	mov	r7, sl
  4079c4:	4606      	mov	r6, r0
  4079c6:	4681      	mov	r9, r0
  4079c8:	e631      	b.n	40762e <_dtoa_r+0x666>
  4079ca:	4601      	mov	r1, r0
  4079cc:	4620      	mov	r0, r4
  4079ce:	f8cd c008 	str.w	ip, [sp, #8]
  4079d2:	f001 fb71 	bl	4090b8 <_Bfree>
  4079d6:	2201      	movs	r2, #1
  4079d8:	f8dd c008 	ldr.w	ip, [sp, #8]
  4079dc:	e654      	b.n	407688 <_dtoa_r+0x6c0>
  4079de:	4658      	mov	r0, fp
  4079e0:	4641      	mov	r1, r8
  4079e2:	f001 fd4d 	bl	409480 <__mcmp>
  4079e6:	2800      	cmp	r0, #0
  4079e8:	f6bf ad91 	bge.w	40750e <_dtoa_r+0x546>
  4079ec:	9f04      	ldr	r7, [sp, #16]
  4079ee:	4659      	mov	r1, fp
  4079f0:	2300      	movs	r3, #0
  4079f2:	4620      	mov	r0, r4
  4079f4:	220a      	movs	r2, #10
  4079f6:	3f01      	subs	r7, #1
  4079f8:	9704      	str	r7, [sp, #16]
  4079fa:	f001 fb67 	bl	4090cc <__multadd>
  4079fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407a00:	4683      	mov	fp, r0
  407a02:	2b00      	cmp	r3, #0
  407a04:	f47f adf0 	bne.w	4075e8 <_dtoa_r+0x620>
  407a08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407a0a:	2b00      	cmp	r3, #0
  407a0c:	f340 81f8 	ble.w	407e00 <_dtoa_r+0xe38>
  407a10:	9306      	str	r3, [sp, #24]
  407a12:	e583      	b.n	40751c <_dtoa_r+0x554>
  407a14:	9807      	ldr	r0, [sp, #28]
  407a16:	f7ff bb0b 	b.w	407030 <_dtoa_r+0x68>
  407a1a:	9b02      	ldr	r3, [sp, #8]
  407a1c:	2b00      	cmp	r3, #0
  407a1e:	f47f ad49 	bne.w	4074b4 <_dtoa_r+0x4ec>
  407a22:	e7ad      	b.n	407980 <_dtoa_r+0x9b8>
  407a24:	0040afd0 	.word	0x0040afd0
  407a28:	0040b0a8 	.word	0x0040b0a8
  407a2c:	3ff00000 	.word	0x3ff00000
  407a30:	401c0000 	.word	0x401c0000
  407a34:	3fe00000 	.word	0x3fe00000
  407a38:	40240000 	.word	0x40240000
  407a3c:	40140000 	.word	0x40140000
  407a40:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407a42:	2b02      	cmp	r3, #2
  407a44:	f77f ad67 	ble.w	407516 <_dtoa_r+0x54e>
  407a48:	9b06      	ldr	r3, [sp, #24]
  407a4a:	2b00      	cmp	r3, #0
  407a4c:	d182      	bne.n	407954 <_dtoa_r+0x98c>
  407a4e:	4641      	mov	r1, r8
  407a50:	2205      	movs	r2, #5
  407a52:	4620      	mov	r0, r4
  407a54:	f001 fb3a 	bl	4090cc <__multadd>
  407a58:	4680      	mov	r8, r0
  407a5a:	4641      	mov	r1, r8
  407a5c:	4658      	mov	r0, fp
  407a5e:	f001 fd0f 	bl	409480 <__mcmp>
  407a62:	2800      	cmp	r0, #0
  407a64:	f77f af76 	ble.w	407954 <_dtoa_r+0x98c>
  407a68:	9a04      	ldr	r2, [sp, #16]
  407a6a:	9907      	ldr	r1, [sp, #28]
  407a6c:	2331      	movs	r3, #49	; 0x31
  407a6e:	3201      	adds	r2, #1
  407a70:	9204      	str	r2, [sp, #16]
  407a72:	700b      	strb	r3, [r1, #0]
  407a74:	1c4d      	adds	r5, r1, #1
  407a76:	e771      	b.n	40795c <_dtoa_r+0x994>
  407a78:	9a04      	ldr	r2, [sp, #16]
  407a7a:	3201      	adds	r2, #1
  407a7c:	9204      	str	r2, [sp, #16]
  407a7e:	9a07      	ldr	r2, [sp, #28]
  407a80:	2331      	movs	r3, #49	; 0x31
  407a82:	7013      	strb	r3, [r2, #0]
  407a84:	e58d      	b.n	4075a2 <_dtoa_r+0x5da>
  407a86:	f8dd b008 	ldr.w	fp, [sp, #8]
  407a8a:	9c05      	ldr	r4, [sp, #20]
  407a8c:	e46f      	b.n	40736e <_dtoa_r+0x3a6>
  407a8e:	4640      	mov	r0, r8
  407a90:	f7fc fb3c 	bl	40410c <__aeabi_i2d>
  407a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407a98:	f7fc fb9e 	bl	4041d8 <__aeabi_dmul>
  407a9c:	2200      	movs	r2, #0
  407a9e:	4bbc      	ldr	r3, [pc, #752]	; (407d90 <_dtoa_r+0xdc8>)
  407aa0:	f7fc f9e8 	bl	403e74 <__adddf3>
  407aa4:	4606      	mov	r6, r0
  407aa6:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407aaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407aae:	2200      	movs	r2, #0
  407ab0:	4bb8      	ldr	r3, [pc, #736]	; (407d94 <_dtoa_r+0xdcc>)
  407ab2:	f7fc f9dd 	bl	403e70 <__aeabi_dsub>
  407ab6:	4632      	mov	r2, r6
  407ab8:	463b      	mov	r3, r7
  407aba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407abe:	f002 fb31 	bl	40a124 <__aeabi_dcmpgt>
  407ac2:	4680      	mov	r8, r0
  407ac4:	2800      	cmp	r0, #0
  407ac6:	f040 80b3 	bne.w	407c30 <_dtoa_r+0xc68>
  407aca:	4632      	mov	r2, r6
  407acc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  407ad0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407ad4:	f002 fb08 	bl	40a0e8 <__aeabi_dcmplt>
  407ad8:	b130      	cbz	r0, 407ae8 <_dtoa_r+0xb20>
  407ada:	4646      	mov	r6, r8
  407adc:	e73a      	b.n	407954 <_dtoa_r+0x98c>
  407ade:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  407ae2:	f8dd b008 	ldr.w	fp, [sp, #8]
  407ae6:	4644      	mov	r4, r8
  407ae8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  407aec:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407af0:	f7ff bb7a 	b.w	4071e8 <_dtoa_r+0x220>
  407af4:	4659      	mov	r1, fp
  407af6:	9a08      	ldr	r2, [sp, #32]
  407af8:	4620      	mov	r0, r4
  407afa:	f001 fc1b 	bl	409334 <__pow5mult>
  407afe:	4683      	mov	fp, r0
  407b00:	e492      	b.n	407428 <_dtoa_r+0x460>
  407b02:	9b08      	ldr	r3, [sp, #32]
  407b04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407b06:	9708      	str	r7, [sp, #32]
  407b08:	1afb      	subs	r3, r7, r3
  407b0a:	441a      	add	r2, r3
  407b0c:	920a      	str	r2, [sp, #40]	; 0x28
  407b0e:	2700      	movs	r7, #0
  407b10:	e44f      	b.n	4073b2 <_dtoa_r+0x3ea>
  407b12:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  407b16:	f04f 0802 	mov.w	r8, #2
  407b1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407b1e:	e62a      	b.n	407776 <_dtoa_r+0x7ae>
  407b20:	2601      	movs	r6, #1
  407b22:	9621      	str	r6, [sp, #132]	; 0x84
  407b24:	960c      	str	r6, [sp, #48]	; 0x30
  407b26:	9606      	str	r6, [sp, #24]
  407b28:	2100      	movs	r1, #0
  407b2a:	6461      	str	r1, [r4, #68]	; 0x44
  407b2c:	e5f8      	b.n	407720 <_dtoa_r+0x758>
  407b2e:	461e      	mov	r6, r3
  407b30:	e7fa      	b.n	407b28 <_dtoa_r+0xb60>
  407b32:	2a00      	cmp	r2, #0
  407b34:	dd15      	ble.n	407b62 <_dtoa_r+0xb9a>
  407b36:	4659      	mov	r1, fp
  407b38:	2201      	movs	r2, #1
  407b3a:	4620      	mov	r0, r4
  407b3c:	f8cd c008 	str.w	ip, [sp, #8]
  407b40:	f001 fc48 	bl	4093d4 <__lshift>
  407b44:	4641      	mov	r1, r8
  407b46:	4683      	mov	fp, r0
  407b48:	f001 fc9a 	bl	409480 <__mcmp>
  407b4c:	2800      	cmp	r0, #0
  407b4e:	f8dd c008 	ldr.w	ip, [sp, #8]
  407b52:	f340 814a 	ble.w	407dea <_dtoa_r+0xe22>
  407b56:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  407b5a:	f000 8106 	beq.w	407d6a <_dtoa_r+0xda2>
  407b5e:	f10c 0c01 	add.w	ip, ip, #1
  407b62:	46b2      	mov	sl, r6
  407b64:	f887 c000 	strb.w	ip, [r7]
  407b68:	1c7d      	adds	r5, r7, #1
  407b6a:	464e      	mov	r6, r9
  407b6c:	e519      	b.n	4075a2 <_dtoa_r+0x5da>
  407b6e:	d104      	bne.n	407b7a <_dtoa_r+0xbb2>
  407b70:	f01c 0f01 	tst.w	ip, #1
  407b74:	d001      	beq.n	407b7a <_dtoa_r+0xbb2>
  407b76:	e504      	b.n	407582 <_dtoa_r+0x5ba>
  407b78:	4615      	mov	r5, r2
  407b7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407b7e:	2b30      	cmp	r3, #48	; 0x30
  407b80:	f105 32ff 	add.w	r2, r5, #4294967295
  407b84:	d0f8      	beq.n	407b78 <_dtoa_r+0xbb0>
  407b86:	e50c      	b.n	4075a2 <_dtoa_r+0x5da>
  407b88:	9b04      	ldr	r3, [sp, #16]
  407b8a:	425d      	negs	r5, r3
  407b8c:	2d00      	cmp	r5, #0
  407b8e:	f000 80bd 	beq.w	407d0c <_dtoa_r+0xd44>
  407b92:	4b81      	ldr	r3, [pc, #516]	; (407d98 <_dtoa_r+0xdd0>)
  407b94:	f005 020f 	and.w	r2, r5, #15
  407b98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ba0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  407ba4:	f7fc fb18 	bl	4041d8 <__aeabi_dmul>
  407ba8:	112d      	asrs	r5, r5, #4
  407baa:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407bae:	f000 812c 	beq.w	407e0a <_dtoa_r+0xe42>
  407bb2:	4e7a      	ldr	r6, [pc, #488]	; (407d9c <_dtoa_r+0xdd4>)
  407bb4:	f04f 0802 	mov.w	r8, #2
  407bb8:	07eb      	lsls	r3, r5, #31
  407bba:	d505      	bpl.n	407bc8 <_dtoa_r+0xc00>
  407bbc:	e9d6 2300 	ldrd	r2, r3, [r6]
  407bc0:	f108 0801 	add.w	r8, r8, #1
  407bc4:	f7fc fb08 	bl	4041d8 <__aeabi_dmul>
  407bc8:	106d      	asrs	r5, r5, #1
  407bca:	f106 0608 	add.w	r6, r6, #8
  407bce:	d1f3      	bne.n	407bb8 <_dtoa_r+0xbf0>
  407bd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407bd4:	e5ea      	b.n	4077ac <_dtoa_r+0x7e4>
  407bd6:	9a04      	ldr	r2, [sp, #16]
  407bd8:	3201      	adds	r2, #1
  407bda:	9204      	str	r2, [sp, #16]
  407bdc:	9a07      	ldr	r2, [sp, #28]
  407bde:	2330      	movs	r3, #48	; 0x30
  407be0:	7013      	strb	r3, [r2, #0]
  407be2:	2331      	movs	r3, #49	; 0x31
  407be4:	7013      	strb	r3, [r2, #0]
  407be6:	f7ff bbc2 	b.w	40736e <_dtoa_r+0x3a6>
  407bea:	6871      	ldr	r1, [r6, #4]
  407bec:	4620      	mov	r0, r4
  407bee:	f001 fa3d 	bl	40906c <_Balloc>
  407bf2:	6933      	ldr	r3, [r6, #16]
  407bf4:	1c9a      	adds	r2, r3, #2
  407bf6:	4605      	mov	r5, r0
  407bf8:	0092      	lsls	r2, r2, #2
  407bfa:	f106 010c 	add.w	r1, r6, #12
  407bfe:	300c      	adds	r0, #12
  407c00:	f001 f932 	bl	408e68 <memcpy>
  407c04:	4620      	mov	r0, r4
  407c06:	4629      	mov	r1, r5
  407c08:	2201      	movs	r2, #1
  407c0a:	f001 fbe3 	bl	4093d4 <__lshift>
  407c0e:	4681      	mov	r9, r0
  407c10:	e503      	b.n	40761a <_dtoa_r+0x652>
  407c12:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  407c16:	f000 80a8 	beq.w	407d6a <_dtoa_r+0xda2>
  407c1a:	f10c 0c01 	add.w	ip, ip, #1
  407c1e:	46b2      	mov	sl, r6
  407c20:	f887 c000 	strb.w	ip, [r7]
  407c24:	1c7d      	adds	r5, r7, #1
  407c26:	464e      	mov	r6, r9
  407c28:	e4bb      	b.n	4075a2 <_dtoa_r+0x5da>
  407c2a:	46b2      	mov	sl, r6
  407c2c:	464e      	mov	r6, r9
  407c2e:	e498      	b.n	407562 <_dtoa_r+0x59a>
  407c30:	f04f 0800 	mov.w	r8, #0
  407c34:	4646      	mov	r6, r8
  407c36:	e717      	b.n	407a68 <_dtoa_r+0xaa0>
  407c38:	4957      	ldr	r1, [pc, #348]	; (407d98 <_dtoa_r+0xdd0>)
  407c3a:	f109 33ff 	add.w	r3, r9, #4294967295
  407c3e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  407c42:	4632      	mov	r2, r6
  407c44:	9313      	str	r3, [sp, #76]	; 0x4c
  407c46:	e9d1 0100 	ldrd	r0, r1, [r1]
  407c4a:	463b      	mov	r3, r7
  407c4c:	f7fc fac4 	bl	4041d8 <__aeabi_dmul>
  407c50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  407c54:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  407c58:	4639      	mov	r1, r7
  407c5a:	4630      	mov	r0, r6
  407c5c:	f7fc fcce 	bl	4045fc <__aeabi_d2iz>
  407c60:	4605      	mov	r5, r0
  407c62:	f7fc fa53 	bl	40410c <__aeabi_i2d>
  407c66:	4602      	mov	r2, r0
  407c68:	460b      	mov	r3, r1
  407c6a:	4630      	mov	r0, r6
  407c6c:	4639      	mov	r1, r7
  407c6e:	f7fc f8ff 	bl	403e70 <__aeabi_dsub>
  407c72:	9a07      	ldr	r2, [sp, #28]
  407c74:	3530      	adds	r5, #48	; 0x30
  407c76:	f1b9 0f01 	cmp.w	r9, #1
  407c7a:	7015      	strb	r5, [r2, #0]
  407c7c:	4606      	mov	r6, r0
  407c7e:	460f      	mov	r7, r1
  407c80:	f102 0501 	add.w	r5, r2, #1
  407c84:	d023      	beq.n	407cce <_dtoa_r+0xd06>
  407c86:	9b07      	ldr	r3, [sp, #28]
  407c88:	f8cd a008 	str.w	sl, [sp, #8]
  407c8c:	444b      	add	r3, r9
  407c8e:	465e      	mov	r6, fp
  407c90:	469a      	mov	sl, r3
  407c92:	46ab      	mov	fp, r5
  407c94:	2200      	movs	r2, #0
  407c96:	4b42      	ldr	r3, [pc, #264]	; (407da0 <_dtoa_r+0xdd8>)
  407c98:	f7fc fa9e 	bl	4041d8 <__aeabi_dmul>
  407c9c:	4689      	mov	r9, r1
  407c9e:	4680      	mov	r8, r0
  407ca0:	f7fc fcac 	bl	4045fc <__aeabi_d2iz>
  407ca4:	4607      	mov	r7, r0
  407ca6:	f7fc fa31 	bl	40410c <__aeabi_i2d>
  407caa:	3730      	adds	r7, #48	; 0x30
  407cac:	4602      	mov	r2, r0
  407cae:	460b      	mov	r3, r1
  407cb0:	4640      	mov	r0, r8
  407cb2:	4649      	mov	r1, r9
  407cb4:	f7fc f8dc 	bl	403e70 <__aeabi_dsub>
  407cb8:	f80b 7b01 	strb.w	r7, [fp], #1
  407cbc:	45d3      	cmp	fp, sl
  407cbe:	d1e9      	bne.n	407c94 <_dtoa_r+0xccc>
  407cc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407cc2:	f8dd a008 	ldr.w	sl, [sp, #8]
  407cc6:	46b3      	mov	fp, r6
  407cc8:	460f      	mov	r7, r1
  407cca:	4606      	mov	r6, r0
  407ccc:	441d      	add	r5, r3
  407cce:	2200      	movs	r2, #0
  407cd0:	4b34      	ldr	r3, [pc, #208]	; (407da4 <_dtoa_r+0xddc>)
  407cd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407cd6:	f7fc f8cd 	bl	403e74 <__adddf3>
  407cda:	4632      	mov	r2, r6
  407cdc:	463b      	mov	r3, r7
  407cde:	f002 fa03 	bl	40a0e8 <__aeabi_dcmplt>
  407ce2:	2800      	cmp	r0, #0
  407ce4:	d047      	beq.n	407d76 <_dtoa_r+0xdae>
  407ce6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407ce8:	9304      	str	r3, [sp, #16]
  407cea:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407cee:	f7ff bb2c 	b.w	40734a <_dtoa_r+0x382>
  407cf2:	9b05      	ldr	r3, [sp, #20]
  407cf4:	9a06      	ldr	r2, [sp, #24]
  407cf6:	1a9d      	subs	r5, r3, r2
  407cf8:	2300      	movs	r3, #0
  407cfa:	f7ff bb60 	b.w	4073be <_dtoa_r+0x3f6>
  407cfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  407d00:	9f08      	ldr	r7, [sp, #32]
  407d02:	9d05      	ldr	r5, [sp, #20]
  407d04:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  407d08:	f7ff bb59 	b.w	4073be <_dtoa_r+0x3f6>
  407d0c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  407d10:	f04f 0802 	mov.w	r8, #2
  407d14:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407d18:	e548      	b.n	4077ac <_dtoa_r+0x7e4>
  407d1a:	9b06      	ldr	r3, [sp, #24]
  407d1c:	2b00      	cmp	r3, #0
  407d1e:	f43f aeb6 	beq.w	407a8e <_dtoa_r+0xac6>
  407d22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  407d24:	2d00      	cmp	r5, #0
  407d26:	f77f aedf 	ble.w	407ae8 <_dtoa_r+0xb20>
  407d2a:	2200      	movs	r2, #0
  407d2c:	4b1c      	ldr	r3, [pc, #112]	; (407da0 <_dtoa_r+0xdd8>)
  407d2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407d32:	f7fc fa51 	bl	4041d8 <__aeabi_dmul>
  407d36:	4606      	mov	r6, r0
  407d38:	460f      	mov	r7, r1
  407d3a:	f108 0001 	add.w	r0, r8, #1
  407d3e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  407d42:	f7fc f9e3 	bl	40410c <__aeabi_i2d>
  407d46:	4602      	mov	r2, r0
  407d48:	460b      	mov	r3, r1
  407d4a:	4630      	mov	r0, r6
  407d4c:	4639      	mov	r1, r7
  407d4e:	f7fc fa43 	bl	4041d8 <__aeabi_dmul>
  407d52:	4b0f      	ldr	r3, [pc, #60]	; (407d90 <_dtoa_r+0xdc8>)
  407d54:	2200      	movs	r2, #0
  407d56:	f7fc f88d 	bl	403e74 <__adddf3>
  407d5a:	9b04      	ldr	r3, [sp, #16]
  407d5c:	3b01      	subs	r3, #1
  407d5e:	4606      	mov	r6, r0
  407d60:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407d64:	9312      	str	r3, [sp, #72]	; 0x48
  407d66:	46a9      	mov	r9, r5
  407d68:	e541      	b.n	4077ee <_dtoa_r+0x826>
  407d6a:	2239      	movs	r2, #57	; 0x39
  407d6c:	46b2      	mov	sl, r6
  407d6e:	703a      	strb	r2, [r7, #0]
  407d70:	464e      	mov	r6, r9
  407d72:	1c7d      	adds	r5, r7, #1
  407d74:	e407      	b.n	407586 <_dtoa_r+0x5be>
  407d76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  407d7a:	2000      	movs	r0, #0
  407d7c:	4909      	ldr	r1, [pc, #36]	; (407da4 <_dtoa_r+0xddc>)
  407d7e:	f7fc f877 	bl	403e70 <__aeabi_dsub>
  407d82:	4632      	mov	r2, r6
  407d84:	463b      	mov	r3, r7
  407d86:	f002 f9cd 	bl	40a124 <__aeabi_dcmpgt>
  407d8a:	b970      	cbnz	r0, 407daa <_dtoa_r+0xde2>
  407d8c:	e6ac      	b.n	407ae8 <_dtoa_r+0xb20>
  407d8e:	bf00      	nop
  407d90:	401c0000 	.word	0x401c0000
  407d94:	40140000 	.word	0x40140000
  407d98:	0040afd0 	.word	0x0040afd0
  407d9c:	0040b0a8 	.word	0x0040b0a8
  407da0:	40240000 	.word	0x40240000
  407da4:	3fe00000 	.word	0x3fe00000
  407da8:	4615      	mov	r5, r2
  407daa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407dae:	2b30      	cmp	r3, #48	; 0x30
  407db0:	f105 32ff 	add.w	r2, r5, #4294967295
  407db4:	d0f8      	beq.n	407da8 <_dtoa_r+0xde0>
  407db6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407db8:	9304      	str	r3, [sp, #16]
  407dba:	f7ff bad8 	b.w	40736e <_dtoa_r+0x3a6>
  407dbe:	4643      	mov	r3, r8
  407dc0:	f8dd b008 	ldr.w	fp, [sp, #8]
  407dc4:	46a0      	mov	r8, r4
  407dc6:	461c      	mov	r4, r3
  407dc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407dca:	9304      	str	r3, [sp, #16]
  407dcc:	f7ff babd 	b.w	40734a <_dtoa_r+0x382>
  407dd0:	46b9      	mov	r9, r7
  407dd2:	f7ff bb71 	b.w	4074b8 <_dtoa_r+0x4f0>
  407dd6:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  407dda:	d0c6      	beq.n	407d6a <_dtoa_r+0xda2>
  407ddc:	f1ba 0f00 	cmp.w	sl, #0
  407de0:	f77f aebf 	ble.w	407b62 <_dtoa_r+0xb9a>
  407de4:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  407de8:	e6bb      	b.n	407b62 <_dtoa_r+0xb9a>
  407dea:	f47f aeba 	bne.w	407b62 <_dtoa_r+0xb9a>
  407dee:	f01c 0f01 	tst.w	ip, #1
  407df2:	f43f aeb6 	beq.w	407b62 <_dtoa_r+0xb9a>
  407df6:	e6ae      	b.n	407b56 <_dtoa_r+0xb8e>
  407df8:	f04f 0800 	mov.w	r8, #0
  407dfc:	4646      	mov	r6, r8
  407dfe:	e5a9      	b.n	407954 <_dtoa_r+0x98c>
  407e00:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407e02:	2b02      	cmp	r3, #2
  407e04:	dc04      	bgt.n	407e10 <_dtoa_r+0xe48>
  407e06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407e08:	e602      	b.n	407a10 <_dtoa_r+0xa48>
  407e0a:	f04f 0802 	mov.w	r8, #2
  407e0e:	e4cd      	b.n	4077ac <_dtoa_r+0x7e4>
  407e10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407e12:	9306      	str	r3, [sp, #24]
  407e14:	e618      	b.n	407a48 <_dtoa_r+0xa80>
  407e16:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407e18:	2b02      	cmp	r3, #2
  407e1a:	dcf9      	bgt.n	407e10 <_dtoa_r+0xe48>
  407e1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407e1e:	f7ff bbee 	b.w	4075fe <_dtoa_r+0x636>
  407e22:	2500      	movs	r5, #0
  407e24:	6465      	str	r5, [r4, #68]	; 0x44
  407e26:	4629      	mov	r1, r5
  407e28:	4620      	mov	r0, r4
  407e2a:	f001 f91f 	bl	40906c <_Balloc>
  407e2e:	f04f 33ff 	mov.w	r3, #4294967295
  407e32:	9306      	str	r3, [sp, #24]
  407e34:	930c      	str	r3, [sp, #48]	; 0x30
  407e36:	2301      	movs	r3, #1
  407e38:	9007      	str	r0, [sp, #28]
  407e3a:	9521      	str	r5, [sp, #132]	; 0x84
  407e3c:	6420      	str	r0, [r4, #64]	; 0x40
  407e3e:	9309      	str	r3, [sp, #36]	; 0x24
  407e40:	f7ff b9d2 	b.w	4071e8 <_dtoa_r+0x220>
  407e44:	f43f ab4d 	beq.w	4074e2 <_dtoa_r+0x51a>
  407e48:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  407e4c:	f7ff bb44 	b.w	4074d8 <_dtoa_r+0x510>
  407e50:	2301      	movs	r3, #1
  407e52:	9309      	str	r3, [sp, #36]	; 0x24
  407e54:	e559      	b.n	40790a <_dtoa_r+0x942>
  407e56:	2501      	movs	r5, #1
  407e58:	f7ff b990 	b.w	40717c <_dtoa_r+0x1b4>

00407e5c <__sflush_r>:
  407e5c:	898b      	ldrh	r3, [r1, #12]
  407e5e:	b29a      	uxth	r2, r3
  407e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e64:	460d      	mov	r5, r1
  407e66:	0711      	lsls	r1, r2, #28
  407e68:	4680      	mov	r8, r0
  407e6a:	d43c      	bmi.n	407ee6 <__sflush_r+0x8a>
  407e6c:	686a      	ldr	r2, [r5, #4]
  407e6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407e72:	2a00      	cmp	r2, #0
  407e74:	81ab      	strh	r3, [r5, #12]
  407e76:	dd65      	ble.n	407f44 <__sflush_r+0xe8>
  407e78:	6aae      	ldr	r6, [r5, #40]	; 0x28
  407e7a:	2e00      	cmp	r6, #0
  407e7c:	d04b      	beq.n	407f16 <__sflush_r+0xba>
  407e7e:	b29b      	uxth	r3, r3
  407e80:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  407e84:	2100      	movs	r1, #0
  407e86:	b292      	uxth	r2, r2
  407e88:	f8d8 4000 	ldr.w	r4, [r8]
  407e8c:	f8c8 1000 	str.w	r1, [r8]
  407e90:	2a00      	cmp	r2, #0
  407e92:	d05b      	beq.n	407f4c <__sflush_r+0xf0>
  407e94:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  407e96:	075f      	lsls	r7, r3, #29
  407e98:	d505      	bpl.n	407ea6 <__sflush_r+0x4a>
  407e9a:	6869      	ldr	r1, [r5, #4]
  407e9c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  407e9e:	1a52      	subs	r2, r2, r1
  407ea0:	b10b      	cbz	r3, 407ea6 <__sflush_r+0x4a>
  407ea2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407ea4:	1ad2      	subs	r2, r2, r3
  407ea6:	4640      	mov	r0, r8
  407ea8:	69e9      	ldr	r1, [r5, #28]
  407eaa:	2300      	movs	r3, #0
  407eac:	47b0      	blx	r6
  407eae:	1c46      	adds	r6, r0, #1
  407eb0:	d056      	beq.n	407f60 <__sflush_r+0x104>
  407eb2:	89ab      	ldrh	r3, [r5, #12]
  407eb4:	692a      	ldr	r2, [r5, #16]
  407eb6:	602a      	str	r2, [r5, #0]
  407eb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  407ebc:	b29b      	uxth	r3, r3
  407ebe:	2200      	movs	r2, #0
  407ec0:	606a      	str	r2, [r5, #4]
  407ec2:	04da      	lsls	r2, r3, #19
  407ec4:	81ab      	strh	r3, [r5, #12]
  407ec6:	d43b      	bmi.n	407f40 <__sflush_r+0xe4>
  407ec8:	6b29      	ldr	r1, [r5, #48]	; 0x30
  407eca:	f8c8 4000 	str.w	r4, [r8]
  407ece:	b311      	cbz	r1, 407f16 <__sflush_r+0xba>
  407ed0:	f105 0340 	add.w	r3, r5, #64	; 0x40
  407ed4:	4299      	cmp	r1, r3
  407ed6:	d002      	beq.n	407ede <__sflush_r+0x82>
  407ed8:	4640      	mov	r0, r8
  407eda:	f000 f9d5 	bl	408288 <_free_r>
  407ede:	2000      	movs	r0, #0
  407ee0:	6328      	str	r0, [r5, #48]	; 0x30
  407ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407ee6:	692e      	ldr	r6, [r5, #16]
  407ee8:	b1ae      	cbz	r6, 407f16 <__sflush_r+0xba>
  407eea:	682c      	ldr	r4, [r5, #0]
  407eec:	602e      	str	r6, [r5, #0]
  407eee:	0791      	lsls	r1, r2, #30
  407ef0:	bf0c      	ite	eq
  407ef2:	696b      	ldreq	r3, [r5, #20]
  407ef4:	2300      	movne	r3, #0
  407ef6:	1ba4      	subs	r4, r4, r6
  407ef8:	60ab      	str	r3, [r5, #8]
  407efa:	e00a      	b.n	407f12 <__sflush_r+0xb6>
  407efc:	4632      	mov	r2, r6
  407efe:	4623      	mov	r3, r4
  407f00:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  407f02:	69e9      	ldr	r1, [r5, #28]
  407f04:	4640      	mov	r0, r8
  407f06:	47b8      	blx	r7
  407f08:	2800      	cmp	r0, #0
  407f0a:	eba4 0400 	sub.w	r4, r4, r0
  407f0e:	4406      	add	r6, r0
  407f10:	dd04      	ble.n	407f1c <__sflush_r+0xc0>
  407f12:	2c00      	cmp	r4, #0
  407f14:	dcf2      	bgt.n	407efc <__sflush_r+0xa0>
  407f16:	2000      	movs	r0, #0
  407f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f1c:	89ab      	ldrh	r3, [r5, #12]
  407f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407f22:	81ab      	strh	r3, [r5, #12]
  407f24:	f04f 30ff 	mov.w	r0, #4294967295
  407f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f2c:	89ab      	ldrh	r3, [r5, #12]
  407f2e:	692a      	ldr	r2, [r5, #16]
  407f30:	6069      	str	r1, [r5, #4]
  407f32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  407f36:	b29b      	uxth	r3, r3
  407f38:	81ab      	strh	r3, [r5, #12]
  407f3a:	04db      	lsls	r3, r3, #19
  407f3c:	602a      	str	r2, [r5, #0]
  407f3e:	d5c3      	bpl.n	407ec8 <__sflush_r+0x6c>
  407f40:	6528      	str	r0, [r5, #80]	; 0x50
  407f42:	e7c1      	b.n	407ec8 <__sflush_r+0x6c>
  407f44:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  407f46:	2a00      	cmp	r2, #0
  407f48:	dc96      	bgt.n	407e78 <__sflush_r+0x1c>
  407f4a:	e7e4      	b.n	407f16 <__sflush_r+0xba>
  407f4c:	2301      	movs	r3, #1
  407f4e:	4640      	mov	r0, r8
  407f50:	69e9      	ldr	r1, [r5, #28]
  407f52:	47b0      	blx	r6
  407f54:	1c43      	adds	r3, r0, #1
  407f56:	4602      	mov	r2, r0
  407f58:	d019      	beq.n	407f8e <__sflush_r+0x132>
  407f5a:	89ab      	ldrh	r3, [r5, #12]
  407f5c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  407f5e:	e79a      	b.n	407e96 <__sflush_r+0x3a>
  407f60:	f8d8 1000 	ldr.w	r1, [r8]
  407f64:	2900      	cmp	r1, #0
  407f66:	d0e1      	beq.n	407f2c <__sflush_r+0xd0>
  407f68:	291d      	cmp	r1, #29
  407f6a:	d007      	beq.n	407f7c <__sflush_r+0x120>
  407f6c:	2916      	cmp	r1, #22
  407f6e:	d005      	beq.n	407f7c <__sflush_r+0x120>
  407f70:	89ab      	ldrh	r3, [r5, #12]
  407f72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407f76:	81ab      	strh	r3, [r5, #12]
  407f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407f7c:	89ab      	ldrh	r3, [r5, #12]
  407f7e:	692a      	ldr	r2, [r5, #16]
  407f80:	602a      	str	r2, [r5, #0]
  407f82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  407f86:	2200      	movs	r2, #0
  407f88:	81ab      	strh	r3, [r5, #12]
  407f8a:	606a      	str	r2, [r5, #4]
  407f8c:	e79c      	b.n	407ec8 <__sflush_r+0x6c>
  407f8e:	f8d8 3000 	ldr.w	r3, [r8]
  407f92:	2b00      	cmp	r3, #0
  407f94:	d0e1      	beq.n	407f5a <__sflush_r+0xfe>
  407f96:	2b1d      	cmp	r3, #29
  407f98:	d007      	beq.n	407faa <__sflush_r+0x14e>
  407f9a:	2b16      	cmp	r3, #22
  407f9c:	d005      	beq.n	407faa <__sflush_r+0x14e>
  407f9e:	89ab      	ldrh	r3, [r5, #12]
  407fa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407fa4:	81ab      	strh	r3, [r5, #12]
  407fa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407faa:	f8c8 4000 	str.w	r4, [r8]
  407fae:	e7b2      	b.n	407f16 <__sflush_r+0xba>

00407fb0 <_fflush_r>:
  407fb0:	b510      	push	{r4, lr}
  407fb2:	4604      	mov	r4, r0
  407fb4:	b082      	sub	sp, #8
  407fb6:	b108      	cbz	r0, 407fbc <_fflush_r+0xc>
  407fb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407fba:	b153      	cbz	r3, 407fd2 <_fflush_r+0x22>
  407fbc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407fc0:	b908      	cbnz	r0, 407fc6 <_fflush_r+0x16>
  407fc2:	b002      	add	sp, #8
  407fc4:	bd10      	pop	{r4, pc}
  407fc6:	4620      	mov	r0, r4
  407fc8:	b002      	add	sp, #8
  407fca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407fce:	f7ff bf45 	b.w	407e5c <__sflush_r>
  407fd2:	9101      	str	r1, [sp, #4]
  407fd4:	f000 f880 	bl	4080d8 <__sinit>
  407fd8:	9901      	ldr	r1, [sp, #4]
  407fda:	e7ef      	b.n	407fbc <_fflush_r+0xc>

00407fdc <_cleanup_r>:
  407fdc:	4901      	ldr	r1, [pc, #4]	; (407fe4 <_cleanup_r+0x8>)
  407fde:	f000 bbb7 	b.w	408750 <_fwalk_reent>
  407fe2:	bf00      	nop
  407fe4:	00409f09 	.word	0x00409f09

00407fe8 <__sinit.part.1>:
  407fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407fec:	4b35      	ldr	r3, [pc, #212]	; (4080c4 <__sinit.part.1+0xdc>)
  407fee:	6845      	ldr	r5, [r0, #4]
  407ff0:	63c3      	str	r3, [r0, #60]	; 0x3c
  407ff2:	2400      	movs	r4, #0
  407ff4:	4607      	mov	r7, r0
  407ff6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  407ffa:	2304      	movs	r3, #4
  407ffc:	2103      	movs	r1, #3
  407ffe:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  408002:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  408006:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40800a:	b083      	sub	sp, #12
  40800c:	602c      	str	r4, [r5, #0]
  40800e:	606c      	str	r4, [r5, #4]
  408010:	60ac      	str	r4, [r5, #8]
  408012:	666c      	str	r4, [r5, #100]	; 0x64
  408014:	81ec      	strh	r4, [r5, #14]
  408016:	612c      	str	r4, [r5, #16]
  408018:	616c      	str	r4, [r5, #20]
  40801a:	61ac      	str	r4, [r5, #24]
  40801c:	81ab      	strh	r3, [r5, #12]
  40801e:	4621      	mov	r1, r4
  408020:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  408024:	2208      	movs	r2, #8
  408026:	f7fc fc5b 	bl	4048e0 <memset>
  40802a:	68be      	ldr	r6, [r7, #8]
  40802c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4080c8 <__sinit.part.1+0xe0>
  408030:	f8df a098 	ldr.w	sl, [pc, #152]	; 4080cc <__sinit.part.1+0xe4>
  408034:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4080d0 <__sinit.part.1+0xe8>
  408038:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4080d4 <__sinit.part.1+0xec>
  40803c:	f8c5 b020 	str.w	fp, [r5, #32]
  408040:	2301      	movs	r3, #1
  408042:	2209      	movs	r2, #9
  408044:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  408048:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40804c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  408050:	61ed      	str	r5, [r5, #28]
  408052:	4621      	mov	r1, r4
  408054:	81f3      	strh	r3, [r6, #14]
  408056:	81b2      	strh	r2, [r6, #12]
  408058:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40805c:	6034      	str	r4, [r6, #0]
  40805e:	6074      	str	r4, [r6, #4]
  408060:	60b4      	str	r4, [r6, #8]
  408062:	6674      	str	r4, [r6, #100]	; 0x64
  408064:	6134      	str	r4, [r6, #16]
  408066:	6174      	str	r4, [r6, #20]
  408068:	61b4      	str	r4, [r6, #24]
  40806a:	2208      	movs	r2, #8
  40806c:	9301      	str	r3, [sp, #4]
  40806e:	f7fc fc37 	bl	4048e0 <memset>
  408072:	68fd      	ldr	r5, [r7, #12]
  408074:	61f6      	str	r6, [r6, #28]
  408076:	2012      	movs	r0, #18
  408078:	2202      	movs	r2, #2
  40807a:	f8c6 b020 	str.w	fp, [r6, #32]
  40807e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  408082:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  408086:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40808a:	4621      	mov	r1, r4
  40808c:	81a8      	strh	r0, [r5, #12]
  40808e:	81ea      	strh	r2, [r5, #14]
  408090:	602c      	str	r4, [r5, #0]
  408092:	606c      	str	r4, [r5, #4]
  408094:	60ac      	str	r4, [r5, #8]
  408096:	666c      	str	r4, [r5, #100]	; 0x64
  408098:	612c      	str	r4, [r5, #16]
  40809a:	616c      	str	r4, [r5, #20]
  40809c:	61ac      	str	r4, [r5, #24]
  40809e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4080a2:	2208      	movs	r2, #8
  4080a4:	f7fc fc1c 	bl	4048e0 <memset>
  4080a8:	9b01      	ldr	r3, [sp, #4]
  4080aa:	61ed      	str	r5, [r5, #28]
  4080ac:	f8c5 b020 	str.w	fp, [r5, #32]
  4080b0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4080b4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4080b8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4080bc:	63bb      	str	r3, [r7, #56]	; 0x38
  4080be:	b003      	add	sp, #12
  4080c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4080c4:	00407fdd 	.word	0x00407fdd
  4080c8:	00409abd 	.word	0x00409abd
  4080cc:	00409ae1 	.word	0x00409ae1
  4080d0:	00409b19 	.word	0x00409b19
  4080d4:	00409b39 	.word	0x00409b39

004080d8 <__sinit>:
  4080d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4080da:	b103      	cbz	r3, 4080de <__sinit+0x6>
  4080dc:	4770      	bx	lr
  4080de:	f7ff bf83 	b.w	407fe8 <__sinit.part.1>
  4080e2:	bf00      	nop

004080e4 <__sfp_lock_acquire>:
  4080e4:	4770      	bx	lr
  4080e6:	bf00      	nop

004080e8 <__sfp_lock_release>:
  4080e8:	4770      	bx	lr
  4080ea:	bf00      	nop

004080ec <__libc_fini_array>:
  4080ec:	b538      	push	{r3, r4, r5, lr}
  4080ee:	4b08      	ldr	r3, [pc, #32]	; (408110 <__libc_fini_array+0x24>)
  4080f0:	4d08      	ldr	r5, [pc, #32]	; (408114 <__libc_fini_array+0x28>)
  4080f2:	1aed      	subs	r5, r5, r3
  4080f4:	10ac      	asrs	r4, r5, #2
  4080f6:	bf18      	it	ne
  4080f8:	18ed      	addne	r5, r5, r3
  4080fa:	d005      	beq.n	408108 <__libc_fini_array+0x1c>
  4080fc:	3c01      	subs	r4, #1
  4080fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  408102:	4798      	blx	r3
  408104:	2c00      	cmp	r4, #0
  408106:	d1f9      	bne.n	4080fc <__libc_fini_array+0x10>
  408108:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40810c:	f002 bfea 	b.w	40b0e4 <_fini>
  408110:	0040b0f0 	.word	0x0040b0f0
  408114:	0040b0f4 	.word	0x0040b0f4

00408118 <__fputwc>:
  408118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40811c:	b082      	sub	sp, #8
  40811e:	4607      	mov	r7, r0
  408120:	460e      	mov	r6, r1
  408122:	4614      	mov	r4, r2
  408124:	f000 fb42 	bl	4087ac <__locale_mb_cur_max>
  408128:	2801      	cmp	r0, #1
  40812a:	d041      	beq.n	4081b0 <__fputwc+0x98>
  40812c:	4638      	mov	r0, r7
  40812e:	a901      	add	r1, sp, #4
  408130:	4632      	mov	r2, r6
  408132:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  408136:	f001 fe07 	bl	409d48 <_wcrtomb_r>
  40813a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40813e:	4680      	mov	r8, r0
  408140:	d02f      	beq.n	4081a2 <__fputwc+0x8a>
  408142:	2800      	cmp	r0, #0
  408144:	d03c      	beq.n	4081c0 <__fputwc+0xa8>
  408146:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40814a:	2500      	movs	r5, #0
  40814c:	e009      	b.n	408162 <__fputwc+0x4a>
  40814e:	6823      	ldr	r3, [r4, #0]
  408150:	7019      	strb	r1, [r3, #0]
  408152:	6823      	ldr	r3, [r4, #0]
  408154:	3301      	adds	r3, #1
  408156:	6023      	str	r3, [r4, #0]
  408158:	3501      	adds	r5, #1
  40815a:	45a8      	cmp	r8, r5
  40815c:	d930      	bls.n	4081c0 <__fputwc+0xa8>
  40815e:	ab01      	add	r3, sp, #4
  408160:	5d59      	ldrb	r1, [r3, r5]
  408162:	68a3      	ldr	r3, [r4, #8]
  408164:	3b01      	subs	r3, #1
  408166:	2b00      	cmp	r3, #0
  408168:	60a3      	str	r3, [r4, #8]
  40816a:	daf0      	bge.n	40814e <__fputwc+0x36>
  40816c:	69a2      	ldr	r2, [r4, #24]
  40816e:	4293      	cmp	r3, r2
  408170:	db07      	blt.n	408182 <__fputwc+0x6a>
  408172:	6823      	ldr	r3, [r4, #0]
  408174:	7019      	strb	r1, [r3, #0]
  408176:	6823      	ldr	r3, [r4, #0]
  408178:	7819      	ldrb	r1, [r3, #0]
  40817a:	290a      	cmp	r1, #10
  40817c:	f103 0301 	add.w	r3, r3, #1
  408180:	d1e9      	bne.n	408156 <__fputwc+0x3e>
  408182:	4638      	mov	r0, r7
  408184:	4622      	mov	r2, r4
  408186:	f001 fd8b 	bl	409ca0 <__swbuf_r>
  40818a:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  40818e:	fab0 f080 	clz	r0, r0
  408192:	0940      	lsrs	r0, r0, #5
  408194:	2800      	cmp	r0, #0
  408196:	d0df      	beq.n	408158 <__fputwc+0x40>
  408198:	f04f 30ff 	mov.w	r0, #4294967295
  40819c:	b002      	add	sp, #8
  40819e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4081a2:	89a3      	ldrh	r3, [r4, #12]
  4081a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4081a8:	81a3      	strh	r3, [r4, #12]
  4081aa:	b002      	add	sp, #8
  4081ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4081b0:	1e73      	subs	r3, r6, #1
  4081b2:	2bfe      	cmp	r3, #254	; 0xfe
  4081b4:	d8ba      	bhi.n	40812c <__fputwc+0x14>
  4081b6:	b2f1      	uxtb	r1, r6
  4081b8:	4680      	mov	r8, r0
  4081ba:	f88d 1004 	strb.w	r1, [sp, #4]
  4081be:	e7c4      	b.n	40814a <__fputwc+0x32>
  4081c0:	4630      	mov	r0, r6
  4081c2:	b002      	add	sp, #8
  4081c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004081c8 <_fputwc_r>:
  4081c8:	8993      	ldrh	r3, [r2, #12]
  4081ca:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4081ce:	d10b      	bne.n	4081e8 <_fputwc_r+0x20>
  4081d0:	b410      	push	{r4}
  4081d2:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4081d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4081d8:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4081dc:	6654      	str	r4, [r2, #100]	; 0x64
  4081de:	8193      	strh	r3, [r2, #12]
  4081e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4081e4:	f7ff bf98 	b.w	408118 <__fputwc>
  4081e8:	f7ff bf96 	b.w	408118 <__fputwc>

004081ec <_malloc_trim_r>:
  4081ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4081ee:	4f23      	ldr	r7, [pc, #140]	; (40827c <_malloc_trim_r+0x90>)
  4081f0:	460c      	mov	r4, r1
  4081f2:	4606      	mov	r6, r0
  4081f4:	f000 ff36 	bl	409064 <__malloc_lock>
  4081f8:	68bb      	ldr	r3, [r7, #8]
  4081fa:	685d      	ldr	r5, [r3, #4]
  4081fc:	f025 0503 	bic.w	r5, r5, #3
  408200:	1b29      	subs	r1, r5, r4
  408202:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  408206:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40820a:	f021 010f 	bic.w	r1, r1, #15
  40820e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408212:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  408216:	db07      	blt.n	408228 <_malloc_trim_r+0x3c>
  408218:	4630      	mov	r0, r6
  40821a:	2100      	movs	r1, #0
  40821c:	f001 fc3c 	bl	409a98 <_sbrk_r>
  408220:	68bb      	ldr	r3, [r7, #8]
  408222:	442b      	add	r3, r5
  408224:	4298      	cmp	r0, r3
  408226:	d004      	beq.n	408232 <_malloc_trim_r+0x46>
  408228:	4630      	mov	r0, r6
  40822a:	f000 ff1d 	bl	409068 <__malloc_unlock>
  40822e:	2000      	movs	r0, #0
  408230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408232:	4630      	mov	r0, r6
  408234:	4261      	negs	r1, r4
  408236:	f001 fc2f 	bl	409a98 <_sbrk_r>
  40823a:	3001      	adds	r0, #1
  40823c:	d00d      	beq.n	40825a <_malloc_trim_r+0x6e>
  40823e:	4b10      	ldr	r3, [pc, #64]	; (408280 <_malloc_trim_r+0x94>)
  408240:	68ba      	ldr	r2, [r7, #8]
  408242:	6819      	ldr	r1, [r3, #0]
  408244:	1b2d      	subs	r5, r5, r4
  408246:	f045 0501 	orr.w	r5, r5, #1
  40824a:	4630      	mov	r0, r6
  40824c:	1b09      	subs	r1, r1, r4
  40824e:	6055      	str	r5, [r2, #4]
  408250:	6019      	str	r1, [r3, #0]
  408252:	f000 ff09 	bl	409068 <__malloc_unlock>
  408256:	2001      	movs	r0, #1
  408258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40825a:	4630      	mov	r0, r6
  40825c:	2100      	movs	r1, #0
  40825e:	f001 fc1b 	bl	409a98 <_sbrk_r>
  408262:	68ba      	ldr	r2, [r7, #8]
  408264:	1a83      	subs	r3, r0, r2
  408266:	2b0f      	cmp	r3, #15
  408268:	ddde      	ble.n	408228 <_malloc_trim_r+0x3c>
  40826a:	4c06      	ldr	r4, [pc, #24]	; (408284 <_malloc_trim_r+0x98>)
  40826c:	4904      	ldr	r1, [pc, #16]	; (408280 <_malloc_trim_r+0x94>)
  40826e:	6824      	ldr	r4, [r4, #0]
  408270:	f043 0301 	orr.w	r3, r3, #1
  408274:	1b00      	subs	r0, r0, r4
  408276:	6053      	str	r3, [r2, #4]
  408278:	6008      	str	r0, [r1, #0]
  40827a:	e7d5      	b.n	408228 <_malloc_trim_r+0x3c>
  40827c:	200004c0 	.word	0x200004c0
  408280:	200009b4 	.word	0x200009b4
  408284:	200008cc 	.word	0x200008cc

00408288 <_free_r>:
  408288:	2900      	cmp	r1, #0
  40828a:	d04e      	beq.n	40832a <_free_r+0xa2>
  40828c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408290:	460c      	mov	r4, r1
  408292:	4680      	mov	r8, r0
  408294:	f000 fee6 	bl	409064 <__malloc_lock>
  408298:	f854 7c04 	ldr.w	r7, [r4, #-4]
  40829c:	4962      	ldr	r1, [pc, #392]	; (408428 <_free_r+0x1a0>)
  40829e:	f027 0201 	bic.w	r2, r7, #1
  4082a2:	f1a4 0508 	sub.w	r5, r4, #8
  4082a6:	18ab      	adds	r3, r5, r2
  4082a8:	688e      	ldr	r6, [r1, #8]
  4082aa:	6858      	ldr	r0, [r3, #4]
  4082ac:	429e      	cmp	r6, r3
  4082ae:	f020 0003 	bic.w	r0, r0, #3
  4082b2:	d05a      	beq.n	40836a <_free_r+0xe2>
  4082b4:	07fe      	lsls	r6, r7, #31
  4082b6:	6058      	str	r0, [r3, #4]
  4082b8:	d40b      	bmi.n	4082d2 <_free_r+0x4a>
  4082ba:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4082be:	1bed      	subs	r5, r5, r7
  4082c0:	f101 0e08 	add.w	lr, r1, #8
  4082c4:	68ac      	ldr	r4, [r5, #8]
  4082c6:	4574      	cmp	r4, lr
  4082c8:	443a      	add	r2, r7
  4082ca:	d067      	beq.n	40839c <_free_r+0x114>
  4082cc:	68ef      	ldr	r7, [r5, #12]
  4082ce:	60e7      	str	r7, [r4, #12]
  4082d0:	60bc      	str	r4, [r7, #8]
  4082d2:	181c      	adds	r4, r3, r0
  4082d4:	6864      	ldr	r4, [r4, #4]
  4082d6:	07e4      	lsls	r4, r4, #31
  4082d8:	d40c      	bmi.n	4082f4 <_free_r+0x6c>
  4082da:	4f54      	ldr	r7, [pc, #336]	; (40842c <_free_r+0x1a4>)
  4082dc:	689c      	ldr	r4, [r3, #8]
  4082de:	42bc      	cmp	r4, r7
  4082e0:	4402      	add	r2, r0
  4082e2:	d07c      	beq.n	4083de <_free_r+0x156>
  4082e4:	68d8      	ldr	r0, [r3, #12]
  4082e6:	60e0      	str	r0, [r4, #12]
  4082e8:	f042 0301 	orr.w	r3, r2, #1
  4082ec:	6084      	str	r4, [r0, #8]
  4082ee:	606b      	str	r3, [r5, #4]
  4082f0:	50aa      	str	r2, [r5, r2]
  4082f2:	e003      	b.n	4082fc <_free_r+0x74>
  4082f4:	f042 0301 	orr.w	r3, r2, #1
  4082f8:	606b      	str	r3, [r5, #4]
  4082fa:	50aa      	str	r2, [r5, r2]
  4082fc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408300:	d214      	bcs.n	40832c <_free_r+0xa4>
  408302:	08d2      	lsrs	r2, r2, #3
  408304:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  408308:	6848      	ldr	r0, [r1, #4]
  40830a:	689f      	ldr	r7, [r3, #8]
  40830c:	60af      	str	r7, [r5, #8]
  40830e:	1092      	asrs	r2, r2, #2
  408310:	2401      	movs	r4, #1
  408312:	fa04 f202 	lsl.w	r2, r4, r2
  408316:	4310      	orrs	r0, r2
  408318:	60eb      	str	r3, [r5, #12]
  40831a:	6048      	str	r0, [r1, #4]
  40831c:	609d      	str	r5, [r3, #8]
  40831e:	60fd      	str	r5, [r7, #12]
  408320:	4640      	mov	r0, r8
  408322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408326:	f000 be9f 	b.w	409068 <__malloc_unlock>
  40832a:	4770      	bx	lr
  40832c:	0a53      	lsrs	r3, r2, #9
  40832e:	2b04      	cmp	r3, #4
  408330:	d847      	bhi.n	4083c2 <_free_r+0x13a>
  408332:	0993      	lsrs	r3, r2, #6
  408334:	f103 0438 	add.w	r4, r3, #56	; 0x38
  408338:	0060      	lsls	r0, r4, #1
  40833a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40833e:	493a      	ldr	r1, [pc, #232]	; (408428 <_free_r+0x1a0>)
  408340:	6883      	ldr	r3, [r0, #8]
  408342:	4283      	cmp	r3, r0
  408344:	d043      	beq.n	4083ce <_free_r+0x146>
  408346:	6859      	ldr	r1, [r3, #4]
  408348:	f021 0103 	bic.w	r1, r1, #3
  40834c:	4291      	cmp	r1, r2
  40834e:	d902      	bls.n	408356 <_free_r+0xce>
  408350:	689b      	ldr	r3, [r3, #8]
  408352:	4298      	cmp	r0, r3
  408354:	d1f7      	bne.n	408346 <_free_r+0xbe>
  408356:	68da      	ldr	r2, [r3, #12]
  408358:	60ea      	str	r2, [r5, #12]
  40835a:	60ab      	str	r3, [r5, #8]
  40835c:	4640      	mov	r0, r8
  40835e:	6095      	str	r5, [r2, #8]
  408360:	60dd      	str	r5, [r3, #12]
  408362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408366:	f000 be7f 	b.w	409068 <__malloc_unlock>
  40836a:	07ff      	lsls	r7, r7, #31
  40836c:	4402      	add	r2, r0
  40836e:	d407      	bmi.n	408380 <_free_r+0xf8>
  408370:	f854 3c08 	ldr.w	r3, [r4, #-8]
  408374:	1aed      	subs	r5, r5, r3
  408376:	441a      	add	r2, r3
  408378:	68a8      	ldr	r0, [r5, #8]
  40837a:	68eb      	ldr	r3, [r5, #12]
  40837c:	60c3      	str	r3, [r0, #12]
  40837e:	6098      	str	r0, [r3, #8]
  408380:	4b2b      	ldr	r3, [pc, #172]	; (408430 <_free_r+0x1a8>)
  408382:	681b      	ldr	r3, [r3, #0]
  408384:	f042 0001 	orr.w	r0, r2, #1
  408388:	429a      	cmp	r2, r3
  40838a:	6068      	str	r0, [r5, #4]
  40838c:	608d      	str	r5, [r1, #8]
  40838e:	d3c7      	bcc.n	408320 <_free_r+0x98>
  408390:	4b28      	ldr	r3, [pc, #160]	; (408434 <_free_r+0x1ac>)
  408392:	4640      	mov	r0, r8
  408394:	6819      	ldr	r1, [r3, #0]
  408396:	f7ff ff29 	bl	4081ec <_malloc_trim_r>
  40839a:	e7c1      	b.n	408320 <_free_r+0x98>
  40839c:	1819      	adds	r1, r3, r0
  40839e:	6849      	ldr	r1, [r1, #4]
  4083a0:	07c9      	lsls	r1, r1, #31
  4083a2:	d409      	bmi.n	4083b8 <_free_r+0x130>
  4083a4:	68d9      	ldr	r1, [r3, #12]
  4083a6:	689b      	ldr	r3, [r3, #8]
  4083a8:	4402      	add	r2, r0
  4083aa:	f042 0001 	orr.w	r0, r2, #1
  4083ae:	60d9      	str	r1, [r3, #12]
  4083b0:	608b      	str	r3, [r1, #8]
  4083b2:	6068      	str	r0, [r5, #4]
  4083b4:	50aa      	str	r2, [r5, r2]
  4083b6:	e7b3      	b.n	408320 <_free_r+0x98>
  4083b8:	f042 0301 	orr.w	r3, r2, #1
  4083bc:	606b      	str	r3, [r5, #4]
  4083be:	50aa      	str	r2, [r5, r2]
  4083c0:	e7ae      	b.n	408320 <_free_r+0x98>
  4083c2:	2b14      	cmp	r3, #20
  4083c4:	d814      	bhi.n	4083f0 <_free_r+0x168>
  4083c6:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4083ca:	0060      	lsls	r0, r4, #1
  4083cc:	e7b5      	b.n	40833a <_free_r+0xb2>
  4083ce:	684a      	ldr	r2, [r1, #4]
  4083d0:	10a4      	asrs	r4, r4, #2
  4083d2:	2001      	movs	r0, #1
  4083d4:	40a0      	lsls	r0, r4
  4083d6:	4302      	orrs	r2, r0
  4083d8:	604a      	str	r2, [r1, #4]
  4083da:	461a      	mov	r2, r3
  4083dc:	e7bc      	b.n	408358 <_free_r+0xd0>
  4083de:	f042 0301 	orr.w	r3, r2, #1
  4083e2:	614d      	str	r5, [r1, #20]
  4083e4:	610d      	str	r5, [r1, #16]
  4083e6:	60ec      	str	r4, [r5, #12]
  4083e8:	60ac      	str	r4, [r5, #8]
  4083ea:	606b      	str	r3, [r5, #4]
  4083ec:	50aa      	str	r2, [r5, r2]
  4083ee:	e797      	b.n	408320 <_free_r+0x98>
  4083f0:	2b54      	cmp	r3, #84	; 0x54
  4083f2:	d804      	bhi.n	4083fe <_free_r+0x176>
  4083f4:	0b13      	lsrs	r3, r2, #12
  4083f6:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4083fa:	0060      	lsls	r0, r4, #1
  4083fc:	e79d      	b.n	40833a <_free_r+0xb2>
  4083fe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  408402:	d804      	bhi.n	40840e <_free_r+0x186>
  408404:	0bd3      	lsrs	r3, r2, #15
  408406:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40840a:	0060      	lsls	r0, r4, #1
  40840c:	e795      	b.n	40833a <_free_r+0xb2>
  40840e:	f240 5054 	movw	r0, #1364	; 0x554
  408412:	4283      	cmp	r3, r0
  408414:	d804      	bhi.n	408420 <_free_r+0x198>
  408416:	0c93      	lsrs	r3, r2, #18
  408418:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  40841c:	0060      	lsls	r0, r4, #1
  40841e:	e78c      	b.n	40833a <_free_r+0xb2>
  408420:	20fc      	movs	r0, #252	; 0xfc
  408422:	247e      	movs	r4, #126	; 0x7e
  408424:	e789      	b.n	40833a <_free_r+0xb2>
  408426:	bf00      	nop
  408428:	200004c0 	.word	0x200004c0
  40842c:	200004c8 	.word	0x200004c8
  408430:	200008c8 	.word	0x200008c8
  408434:	200009b0 	.word	0x200009b0

00408438 <__sfvwrite_r>:
  408438:	6893      	ldr	r3, [r2, #8]
  40843a:	2b00      	cmp	r3, #0
  40843c:	d07a      	beq.n	408534 <__sfvwrite_r+0xfc>
  40843e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408442:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  408446:	f01e 0f08 	tst.w	lr, #8
  40844a:	b083      	sub	sp, #12
  40844c:	460c      	mov	r4, r1
  40844e:	4681      	mov	r9, r0
  408450:	4616      	mov	r6, r2
  408452:	d026      	beq.n	4084a2 <__sfvwrite_r+0x6a>
  408454:	690b      	ldr	r3, [r1, #16]
  408456:	b323      	cbz	r3, 4084a2 <__sfvwrite_r+0x6a>
  408458:	f00e 0802 	and.w	r8, lr, #2
  40845c:	fa1f f088 	uxth.w	r0, r8
  408460:	6835      	ldr	r5, [r6, #0]
  408462:	b370      	cbz	r0, 4084c2 <__sfvwrite_r+0x8a>
  408464:	f04f 0a00 	mov.w	sl, #0
  408468:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 40874c <__sfvwrite_r+0x314>
  40846c:	46d0      	mov	r8, sl
  40846e:	45d8      	cmp	r8, fp
  408470:	4643      	mov	r3, r8
  408472:	4652      	mov	r2, sl
  408474:	bf28      	it	cs
  408476:	465b      	movcs	r3, fp
  408478:	4648      	mov	r0, r9
  40847a:	f1b8 0f00 	cmp.w	r8, #0
  40847e:	d053      	beq.n	408528 <__sfvwrite_r+0xf0>
  408480:	69e1      	ldr	r1, [r4, #28]
  408482:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408484:	47b8      	blx	r7
  408486:	2800      	cmp	r0, #0
  408488:	dd73      	ble.n	408572 <__sfvwrite_r+0x13a>
  40848a:	68b3      	ldr	r3, [r6, #8]
  40848c:	1a1b      	subs	r3, r3, r0
  40848e:	4482      	add	sl, r0
  408490:	ebc0 0808 	rsb	r8, r0, r8
  408494:	60b3      	str	r3, [r6, #8]
  408496:	2b00      	cmp	r3, #0
  408498:	d1e9      	bne.n	40846e <__sfvwrite_r+0x36>
  40849a:	2000      	movs	r0, #0
  40849c:	b003      	add	sp, #12
  40849e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4084a2:	4648      	mov	r0, r9
  4084a4:	4621      	mov	r1, r4
  4084a6:	f7fe fc87 	bl	406db8 <__swsetup_r>
  4084aa:	2800      	cmp	r0, #0
  4084ac:	f040 8145 	bne.w	40873a <__sfvwrite_r+0x302>
  4084b0:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4084b4:	6835      	ldr	r5, [r6, #0]
  4084b6:	f00e 0802 	and.w	r8, lr, #2
  4084ba:	fa1f f088 	uxth.w	r0, r8
  4084be:	2800      	cmp	r0, #0
  4084c0:	d1d0      	bne.n	408464 <__sfvwrite_r+0x2c>
  4084c2:	f01e 0b01 	ands.w	fp, lr, #1
  4084c6:	d15d      	bne.n	408584 <__sfvwrite_r+0x14c>
  4084c8:	46d8      	mov	r8, fp
  4084ca:	f1b8 0f00 	cmp.w	r8, #0
  4084ce:	d025      	beq.n	40851c <__sfvwrite_r+0xe4>
  4084d0:	f41e 7f00 	tst.w	lr, #512	; 0x200
  4084d4:	68a7      	ldr	r7, [r4, #8]
  4084d6:	d02f      	beq.n	408538 <__sfvwrite_r+0x100>
  4084d8:	45b8      	cmp	r8, r7
  4084da:	46ba      	mov	sl, r7
  4084dc:	f0c0 80a9 	bcc.w	408632 <__sfvwrite_r+0x1fa>
  4084e0:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4084e4:	f040 80b6 	bne.w	408654 <__sfvwrite_r+0x21c>
  4084e8:	6820      	ldr	r0, [r4, #0]
  4084ea:	4652      	mov	r2, sl
  4084ec:	4659      	mov	r1, fp
  4084ee:	f000 fd55 	bl	408f9c <memmove>
  4084f2:	68a0      	ldr	r0, [r4, #8]
  4084f4:	6822      	ldr	r2, [r4, #0]
  4084f6:	1bc0      	subs	r0, r0, r7
  4084f8:	eb02 030a 	add.w	r3, r2, sl
  4084fc:	60a0      	str	r0, [r4, #8]
  4084fe:	6023      	str	r3, [r4, #0]
  408500:	4640      	mov	r0, r8
  408502:	68b3      	ldr	r3, [r6, #8]
  408504:	1a1b      	subs	r3, r3, r0
  408506:	4483      	add	fp, r0
  408508:	ebc0 0808 	rsb	r8, r0, r8
  40850c:	60b3      	str	r3, [r6, #8]
  40850e:	2b00      	cmp	r3, #0
  408510:	d0c3      	beq.n	40849a <__sfvwrite_r+0x62>
  408512:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  408516:	f1b8 0f00 	cmp.w	r8, #0
  40851a:	d1d9      	bne.n	4084d0 <__sfvwrite_r+0x98>
  40851c:	f8d5 b000 	ldr.w	fp, [r5]
  408520:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408524:	3508      	adds	r5, #8
  408526:	e7d0      	b.n	4084ca <__sfvwrite_r+0x92>
  408528:	f8d5 a000 	ldr.w	sl, [r5]
  40852c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408530:	3508      	adds	r5, #8
  408532:	e79c      	b.n	40846e <__sfvwrite_r+0x36>
  408534:	2000      	movs	r0, #0
  408536:	4770      	bx	lr
  408538:	6820      	ldr	r0, [r4, #0]
  40853a:	6923      	ldr	r3, [r4, #16]
  40853c:	4298      	cmp	r0, r3
  40853e:	d803      	bhi.n	408548 <__sfvwrite_r+0x110>
  408540:	6962      	ldr	r2, [r4, #20]
  408542:	4590      	cmp	r8, r2
  408544:	f080 80b9 	bcs.w	4086ba <__sfvwrite_r+0x282>
  408548:	4547      	cmp	r7, r8
  40854a:	bf28      	it	cs
  40854c:	4647      	movcs	r7, r8
  40854e:	463a      	mov	r2, r7
  408550:	4659      	mov	r1, fp
  408552:	f000 fd23 	bl	408f9c <memmove>
  408556:	68a3      	ldr	r3, [r4, #8]
  408558:	6822      	ldr	r2, [r4, #0]
  40855a:	1bdb      	subs	r3, r3, r7
  40855c:	443a      	add	r2, r7
  40855e:	60a3      	str	r3, [r4, #8]
  408560:	6022      	str	r2, [r4, #0]
  408562:	2b00      	cmp	r3, #0
  408564:	d14a      	bne.n	4085fc <__sfvwrite_r+0x1c4>
  408566:	4648      	mov	r0, r9
  408568:	4621      	mov	r1, r4
  40856a:	f7ff fd21 	bl	407fb0 <_fflush_r>
  40856e:	2800      	cmp	r0, #0
  408570:	d044      	beq.n	4085fc <__sfvwrite_r+0x1c4>
  408572:	89a3      	ldrh	r3, [r4, #12]
  408574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408578:	f04f 30ff 	mov.w	r0, #4294967295
  40857c:	81a3      	strh	r3, [r4, #12]
  40857e:	b003      	add	sp, #12
  408580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408584:	4680      	mov	r8, r0
  408586:	9000      	str	r0, [sp, #0]
  408588:	4683      	mov	fp, r0
  40858a:	4682      	mov	sl, r0
  40858c:	f1ba 0f00 	cmp.w	sl, #0
  408590:	d02c      	beq.n	4085ec <__sfvwrite_r+0x1b4>
  408592:	9b00      	ldr	r3, [sp, #0]
  408594:	2b00      	cmp	r3, #0
  408596:	d050      	beq.n	40863a <__sfvwrite_r+0x202>
  408598:	6820      	ldr	r0, [r4, #0]
  40859a:	6921      	ldr	r1, [r4, #16]
  40859c:	f8d4 e008 	ldr.w	lr, [r4, #8]
  4085a0:	6962      	ldr	r2, [r4, #20]
  4085a2:	45d0      	cmp	r8, sl
  4085a4:	4643      	mov	r3, r8
  4085a6:	bf28      	it	cs
  4085a8:	4653      	movcs	r3, sl
  4085aa:	4288      	cmp	r0, r1
  4085ac:	461f      	mov	r7, r3
  4085ae:	d904      	bls.n	4085ba <__sfvwrite_r+0x182>
  4085b0:	eb0e 0c02 	add.w	ip, lr, r2
  4085b4:	4563      	cmp	r3, ip
  4085b6:	f300 8092 	bgt.w	4086de <__sfvwrite_r+0x2a6>
  4085ba:	4293      	cmp	r3, r2
  4085bc:	db20      	blt.n	408600 <__sfvwrite_r+0x1c8>
  4085be:	4613      	mov	r3, r2
  4085c0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4085c2:	69e1      	ldr	r1, [r4, #28]
  4085c4:	4648      	mov	r0, r9
  4085c6:	465a      	mov	r2, fp
  4085c8:	47b8      	blx	r7
  4085ca:	1e07      	subs	r7, r0, #0
  4085cc:	ddd1      	ble.n	408572 <__sfvwrite_r+0x13a>
  4085ce:	ebb8 0807 	subs.w	r8, r8, r7
  4085d2:	d025      	beq.n	408620 <__sfvwrite_r+0x1e8>
  4085d4:	68b3      	ldr	r3, [r6, #8]
  4085d6:	1bdb      	subs	r3, r3, r7
  4085d8:	44bb      	add	fp, r7
  4085da:	ebc7 0a0a 	rsb	sl, r7, sl
  4085de:	60b3      	str	r3, [r6, #8]
  4085e0:	2b00      	cmp	r3, #0
  4085e2:	f43f af5a 	beq.w	40849a <__sfvwrite_r+0x62>
  4085e6:	f1ba 0f00 	cmp.w	sl, #0
  4085ea:	d1d2      	bne.n	408592 <__sfvwrite_r+0x15a>
  4085ec:	2300      	movs	r3, #0
  4085ee:	f8d5 b000 	ldr.w	fp, [r5]
  4085f2:	f8d5 a004 	ldr.w	sl, [r5, #4]
  4085f6:	9300      	str	r3, [sp, #0]
  4085f8:	3508      	adds	r5, #8
  4085fa:	e7c7      	b.n	40858c <__sfvwrite_r+0x154>
  4085fc:	4638      	mov	r0, r7
  4085fe:	e780      	b.n	408502 <__sfvwrite_r+0xca>
  408600:	461a      	mov	r2, r3
  408602:	4659      	mov	r1, fp
  408604:	9301      	str	r3, [sp, #4]
  408606:	f000 fcc9 	bl	408f9c <memmove>
  40860a:	68a2      	ldr	r2, [r4, #8]
  40860c:	6821      	ldr	r1, [r4, #0]
  40860e:	9b01      	ldr	r3, [sp, #4]
  408610:	ebb8 0807 	subs.w	r8, r8, r7
  408614:	eba2 0203 	sub.w	r2, r2, r3
  408618:	440b      	add	r3, r1
  40861a:	60a2      	str	r2, [r4, #8]
  40861c:	6023      	str	r3, [r4, #0]
  40861e:	d1d9      	bne.n	4085d4 <__sfvwrite_r+0x19c>
  408620:	4648      	mov	r0, r9
  408622:	4621      	mov	r1, r4
  408624:	f7ff fcc4 	bl	407fb0 <_fflush_r>
  408628:	2800      	cmp	r0, #0
  40862a:	d1a2      	bne.n	408572 <__sfvwrite_r+0x13a>
  40862c:	f8cd 8000 	str.w	r8, [sp]
  408630:	e7d0      	b.n	4085d4 <__sfvwrite_r+0x19c>
  408632:	6820      	ldr	r0, [r4, #0]
  408634:	4647      	mov	r7, r8
  408636:	46c2      	mov	sl, r8
  408638:	e757      	b.n	4084ea <__sfvwrite_r+0xb2>
  40863a:	4658      	mov	r0, fp
  40863c:	210a      	movs	r1, #10
  40863e:	4652      	mov	r2, sl
  408640:	f000 fbc8 	bl	408dd4 <memchr>
  408644:	2800      	cmp	r0, #0
  408646:	d073      	beq.n	408730 <__sfvwrite_r+0x2f8>
  408648:	3001      	adds	r0, #1
  40864a:	2301      	movs	r3, #1
  40864c:	ebcb 0800 	rsb	r8, fp, r0
  408650:	9300      	str	r3, [sp, #0]
  408652:	e7a1      	b.n	408598 <__sfvwrite_r+0x160>
  408654:	6967      	ldr	r7, [r4, #20]
  408656:	6921      	ldr	r1, [r4, #16]
  408658:	6823      	ldr	r3, [r4, #0]
  40865a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40865e:	1a5b      	subs	r3, r3, r1
  408660:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  408664:	1c58      	adds	r0, r3, #1
  408666:	107f      	asrs	r7, r7, #1
  408668:	4440      	add	r0, r8
  40866a:	4287      	cmp	r7, r0
  40866c:	463a      	mov	r2, r7
  40866e:	bf3c      	itt	cc
  408670:	4607      	movcc	r7, r0
  408672:	463a      	movcc	r2, r7
  408674:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  408678:	9300      	str	r3, [sp, #0]
  40867a:	d046      	beq.n	40870a <__sfvwrite_r+0x2d2>
  40867c:	4611      	mov	r1, r2
  40867e:	4648      	mov	r0, r9
  408680:	f000 f916 	bl	4088b0 <_malloc_r>
  408684:	9b00      	ldr	r3, [sp, #0]
  408686:	4682      	mov	sl, r0
  408688:	2800      	cmp	r0, #0
  40868a:	d059      	beq.n	408740 <__sfvwrite_r+0x308>
  40868c:	461a      	mov	r2, r3
  40868e:	6921      	ldr	r1, [r4, #16]
  408690:	9300      	str	r3, [sp, #0]
  408692:	f000 fbe9 	bl	408e68 <memcpy>
  408696:	89a2      	ldrh	r2, [r4, #12]
  408698:	9b00      	ldr	r3, [sp, #0]
  40869a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40869e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4086a2:	81a2      	strh	r2, [r4, #12]
  4086a4:	eb0a 0003 	add.w	r0, sl, r3
  4086a8:	1afb      	subs	r3, r7, r3
  4086aa:	f8c4 a010 	str.w	sl, [r4, #16]
  4086ae:	6167      	str	r7, [r4, #20]
  4086b0:	6020      	str	r0, [r4, #0]
  4086b2:	60a3      	str	r3, [r4, #8]
  4086b4:	4647      	mov	r7, r8
  4086b6:	46c2      	mov	sl, r8
  4086b8:	e717      	b.n	4084ea <__sfvwrite_r+0xb2>
  4086ba:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4086be:	4543      	cmp	r3, r8
  4086c0:	bf28      	it	cs
  4086c2:	4643      	movcs	r3, r8
  4086c4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4086c6:	fb93 f3f2 	sdiv	r3, r3, r2
  4086ca:	4648      	mov	r0, r9
  4086cc:	fb03 f302 	mul.w	r3, r3, r2
  4086d0:	69e1      	ldr	r1, [r4, #28]
  4086d2:	465a      	mov	r2, fp
  4086d4:	47b8      	blx	r7
  4086d6:	2800      	cmp	r0, #0
  4086d8:	f73f af13 	bgt.w	408502 <__sfvwrite_r+0xca>
  4086dc:	e749      	b.n	408572 <__sfvwrite_r+0x13a>
  4086de:	4662      	mov	r2, ip
  4086e0:	4659      	mov	r1, fp
  4086e2:	f8cd c004 	str.w	ip, [sp, #4]
  4086e6:	f000 fc59 	bl	408f9c <memmove>
  4086ea:	6823      	ldr	r3, [r4, #0]
  4086ec:	f8dd c004 	ldr.w	ip, [sp, #4]
  4086f0:	4463      	add	r3, ip
  4086f2:	6023      	str	r3, [r4, #0]
  4086f4:	4648      	mov	r0, r9
  4086f6:	4621      	mov	r1, r4
  4086f8:	f7ff fc5a 	bl	407fb0 <_fflush_r>
  4086fc:	f8dd c004 	ldr.w	ip, [sp, #4]
  408700:	2800      	cmp	r0, #0
  408702:	f47f af36 	bne.w	408572 <__sfvwrite_r+0x13a>
  408706:	4667      	mov	r7, ip
  408708:	e761      	b.n	4085ce <__sfvwrite_r+0x196>
  40870a:	4648      	mov	r0, r9
  40870c:	f000 ffa2 	bl	409654 <_realloc_r>
  408710:	9b00      	ldr	r3, [sp, #0]
  408712:	4682      	mov	sl, r0
  408714:	2800      	cmp	r0, #0
  408716:	d1c5      	bne.n	4086a4 <__sfvwrite_r+0x26c>
  408718:	4648      	mov	r0, r9
  40871a:	6921      	ldr	r1, [r4, #16]
  40871c:	f7ff fdb4 	bl	408288 <_free_r>
  408720:	89a3      	ldrh	r3, [r4, #12]
  408722:	220c      	movs	r2, #12
  408724:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  408728:	b29b      	uxth	r3, r3
  40872a:	f8c9 2000 	str.w	r2, [r9]
  40872e:	e721      	b.n	408574 <__sfvwrite_r+0x13c>
  408730:	2301      	movs	r3, #1
  408732:	f10a 0801 	add.w	r8, sl, #1
  408736:	9300      	str	r3, [sp, #0]
  408738:	e72e      	b.n	408598 <__sfvwrite_r+0x160>
  40873a:	f04f 30ff 	mov.w	r0, #4294967295
  40873e:	e6ad      	b.n	40849c <__sfvwrite_r+0x64>
  408740:	230c      	movs	r3, #12
  408742:	f8c9 3000 	str.w	r3, [r9]
  408746:	89a3      	ldrh	r3, [r4, #12]
  408748:	e714      	b.n	408574 <__sfvwrite_r+0x13c>
  40874a:	bf00      	nop
  40874c:	7ffffc00 	.word	0x7ffffc00

00408750 <_fwalk_reent>:
  408750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408754:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  408758:	d01f      	beq.n	40879a <_fwalk_reent+0x4a>
  40875a:	4688      	mov	r8, r1
  40875c:	4606      	mov	r6, r0
  40875e:	f04f 0900 	mov.w	r9, #0
  408762:	687d      	ldr	r5, [r7, #4]
  408764:	68bc      	ldr	r4, [r7, #8]
  408766:	3d01      	subs	r5, #1
  408768:	d411      	bmi.n	40878e <_fwalk_reent+0x3e>
  40876a:	89a3      	ldrh	r3, [r4, #12]
  40876c:	2b01      	cmp	r3, #1
  40876e:	f105 35ff 	add.w	r5, r5, #4294967295
  408772:	d908      	bls.n	408786 <_fwalk_reent+0x36>
  408774:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  408778:	3301      	adds	r3, #1
  40877a:	4621      	mov	r1, r4
  40877c:	4630      	mov	r0, r6
  40877e:	d002      	beq.n	408786 <_fwalk_reent+0x36>
  408780:	47c0      	blx	r8
  408782:	ea49 0900 	orr.w	r9, r9, r0
  408786:	1c6b      	adds	r3, r5, #1
  408788:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40878c:	d1ed      	bne.n	40876a <_fwalk_reent+0x1a>
  40878e:	683f      	ldr	r7, [r7, #0]
  408790:	2f00      	cmp	r7, #0
  408792:	d1e6      	bne.n	408762 <_fwalk_reent+0x12>
  408794:	4648      	mov	r0, r9
  408796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40879a:	46b9      	mov	r9, r7
  40879c:	4648      	mov	r0, r9
  40879e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4087a2:	bf00      	nop

004087a4 <__locale_charset>:
  4087a4:	4800      	ldr	r0, [pc, #0]	; (4087a8 <__locale_charset+0x4>)
  4087a6:	4770      	bx	lr
  4087a8:	2000049c 	.word	0x2000049c

004087ac <__locale_mb_cur_max>:
  4087ac:	4b01      	ldr	r3, [pc, #4]	; (4087b4 <__locale_mb_cur_max+0x8>)
  4087ae:	6818      	ldr	r0, [r3, #0]
  4087b0:	4770      	bx	lr
  4087b2:	bf00      	nop
  4087b4:	200004bc 	.word	0x200004bc

004087b8 <_localeconv_r>:
  4087b8:	4800      	ldr	r0, [pc, #0]	; (4087bc <_localeconv_r+0x4>)
  4087ba:	4770      	bx	lr
  4087bc:	20000464 	.word	0x20000464

004087c0 <__smakebuf_r>:
  4087c0:	898b      	ldrh	r3, [r1, #12]
  4087c2:	b29a      	uxth	r2, r3
  4087c4:	f012 0f02 	tst.w	r2, #2
  4087c8:	d13c      	bne.n	408844 <__smakebuf_r+0x84>
  4087ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  4087cc:	460c      	mov	r4, r1
  4087ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4087d2:	2900      	cmp	r1, #0
  4087d4:	b091      	sub	sp, #68	; 0x44
  4087d6:	4605      	mov	r5, r0
  4087d8:	db19      	blt.n	40880e <__smakebuf_r+0x4e>
  4087da:	aa01      	add	r2, sp, #4
  4087dc:	f001 fbd6 	bl	409f8c <_fstat_r>
  4087e0:	2800      	cmp	r0, #0
  4087e2:	db12      	blt.n	40880a <__smakebuf_r+0x4a>
  4087e4:	9b02      	ldr	r3, [sp, #8]
  4087e6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4087ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  4087ee:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  4087f2:	fab7 f787 	clz	r7, r7
  4087f6:	ea4f 1757 	mov.w	r7, r7, lsr #5
  4087fa:	d02a      	beq.n	408852 <__smakebuf_r+0x92>
  4087fc:	89a3      	ldrh	r3, [r4, #12]
  4087fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408802:	81a3      	strh	r3, [r4, #12]
  408804:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408808:	e00b      	b.n	408822 <__smakebuf_r+0x62>
  40880a:	89a3      	ldrh	r3, [r4, #12]
  40880c:	b29a      	uxth	r2, r3
  40880e:	f012 0f80 	tst.w	r2, #128	; 0x80
  408812:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408816:	81a3      	strh	r3, [r4, #12]
  408818:	bf0c      	ite	eq
  40881a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40881e:	2640      	movne	r6, #64	; 0x40
  408820:	2700      	movs	r7, #0
  408822:	4628      	mov	r0, r5
  408824:	4631      	mov	r1, r6
  408826:	f000 f843 	bl	4088b0 <_malloc_r>
  40882a:	89a3      	ldrh	r3, [r4, #12]
  40882c:	b340      	cbz	r0, 408880 <__smakebuf_r+0xc0>
  40882e:	4a1a      	ldr	r2, [pc, #104]	; (408898 <__smakebuf_r+0xd8>)
  408830:	63ea      	str	r2, [r5, #60]	; 0x3c
  408832:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408836:	81a3      	strh	r3, [r4, #12]
  408838:	6020      	str	r0, [r4, #0]
  40883a:	6120      	str	r0, [r4, #16]
  40883c:	6166      	str	r6, [r4, #20]
  40883e:	b99f      	cbnz	r7, 408868 <__smakebuf_r+0xa8>
  408840:	b011      	add	sp, #68	; 0x44
  408842:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408844:	f101 0343 	add.w	r3, r1, #67	; 0x43
  408848:	2201      	movs	r2, #1
  40884a:	600b      	str	r3, [r1, #0]
  40884c:	610b      	str	r3, [r1, #16]
  40884e:	614a      	str	r2, [r1, #20]
  408850:	4770      	bx	lr
  408852:	4b12      	ldr	r3, [pc, #72]	; (40889c <__smakebuf_r+0xdc>)
  408854:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  408856:	429a      	cmp	r2, r3
  408858:	d1d0      	bne.n	4087fc <__smakebuf_r+0x3c>
  40885a:	89a3      	ldrh	r3, [r4, #12]
  40885c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408860:	4333      	orrs	r3, r6
  408862:	81a3      	strh	r3, [r4, #12]
  408864:	64e6      	str	r6, [r4, #76]	; 0x4c
  408866:	e7dc      	b.n	408822 <__smakebuf_r+0x62>
  408868:	4628      	mov	r0, r5
  40886a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40886e:	f001 fba1 	bl	409fb4 <_isatty_r>
  408872:	2800      	cmp	r0, #0
  408874:	d0e4      	beq.n	408840 <__smakebuf_r+0x80>
  408876:	89a3      	ldrh	r3, [r4, #12]
  408878:	f043 0301 	orr.w	r3, r3, #1
  40887c:	81a3      	strh	r3, [r4, #12]
  40887e:	e7df      	b.n	408840 <__smakebuf_r+0x80>
  408880:	059a      	lsls	r2, r3, #22
  408882:	d4dd      	bmi.n	408840 <__smakebuf_r+0x80>
  408884:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408888:	f043 0302 	orr.w	r3, r3, #2
  40888c:	2101      	movs	r1, #1
  40888e:	81a3      	strh	r3, [r4, #12]
  408890:	6022      	str	r2, [r4, #0]
  408892:	6122      	str	r2, [r4, #16]
  408894:	6161      	str	r1, [r4, #20]
  408896:	e7d3      	b.n	408840 <__smakebuf_r+0x80>
  408898:	00407fdd 	.word	0x00407fdd
  40889c:	00409b19 	.word	0x00409b19

004088a0 <malloc>:
  4088a0:	4b02      	ldr	r3, [pc, #8]	; (4088ac <malloc+0xc>)
  4088a2:	4601      	mov	r1, r0
  4088a4:	6818      	ldr	r0, [r3, #0]
  4088a6:	f000 b803 	b.w	4088b0 <_malloc_r>
  4088aa:	bf00      	nop
  4088ac:	20000460 	.word	0x20000460

004088b0 <_malloc_r>:
  4088b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4088b4:	f101 050b 	add.w	r5, r1, #11
  4088b8:	2d16      	cmp	r5, #22
  4088ba:	b083      	sub	sp, #12
  4088bc:	4606      	mov	r6, r0
  4088be:	d927      	bls.n	408910 <_malloc_r+0x60>
  4088c0:	f035 0507 	bics.w	r5, r5, #7
  4088c4:	f100 80b6 	bmi.w	408a34 <_malloc_r+0x184>
  4088c8:	42a9      	cmp	r1, r5
  4088ca:	f200 80b3 	bhi.w	408a34 <_malloc_r+0x184>
  4088ce:	f000 fbc9 	bl	409064 <__malloc_lock>
  4088d2:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4088d6:	d222      	bcs.n	40891e <_malloc_r+0x6e>
  4088d8:	4fc2      	ldr	r7, [pc, #776]	; (408be4 <_malloc_r+0x334>)
  4088da:	08e8      	lsrs	r0, r5, #3
  4088dc:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  4088e0:	68dc      	ldr	r4, [r3, #12]
  4088e2:	429c      	cmp	r4, r3
  4088e4:	f000 81c8 	beq.w	408c78 <_malloc_r+0x3c8>
  4088e8:	6863      	ldr	r3, [r4, #4]
  4088ea:	68e1      	ldr	r1, [r4, #12]
  4088ec:	68a5      	ldr	r5, [r4, #8]
  4088ee:	f023 0303 	bic.w	r3, r3, #3
  4088f2:	4423      	add	r3, r4
  4088f4:	4630      	mov	r0, r6
  4088f6:	685a      	ldr	r2, [r3, #4]
  4088f8:	60e9      	str	r1, [r5, #12]
  4088fa:	f042 0201 	orr.w	r2, r2, #1
  4088fe:	608d      	str	r5, [r1, #8]
  408900:	605a      	str	r2, [r3, #4]
  408902:	f000 fbb1 	bl	409068 <__malloc_unlock>
  408906:	3408      	adds	r4, #8
  408908:	4620      	mov	r0, r4
  40890a:	b003      	add	sp, #12
  40890c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408910:	2910      	cmp	r1, #16
  408912:	f200 808f 	bhi.w	408a34 <_malloc_r+0x184>
  408916:	f000 fba5 	bl	409064 <__malloc_lock>
  40891a:	2510      	movs	r5, #16
  40891c:	e7dc      	b.n	4088d8 <_malloc_r+0x28>
  40891e:	0a68      	lsrs	r0, r5, #9
  408920:	f000 808f 	beq.w	408a42 <_malloc_r+0x192>
  408924:	2804      	cmp	r0, #4
  408926:	f200 8154 	bhi.w	408bd2 <_malloc_r+0x322>
  40892a:	09a8      	lsrs	r0, r5, #6
  40892c:	3038      	adds	r0, #56	; 0x38
  40892e:	0041      	lsls	r1, r0, #1
  408930:	4fac      	ldr	r7, [pc, #688]	; (408be4 <_malloc_r+0x334>)
  408932:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  408936:	68cc      	ldr	r4, [r1, #12]
  408938:	42a1      	cmp	r1, r4
  40893a:	d106      	bne.n	40894a <_malloc_r+0x9a>
  40893c:	e00c      	b.n	408958 <_malloc_r+0xa8>
  40893e:	2a00      	cmp	r2, #0
  408940:	f280 8082 	bge.w	408a48 <_malloc_r+0x198>
  408944:	68e4      	ldr	r4, [r4, #12]
  408946:	42a1      	cmp	r1, r4
  408948:	d006      	beq.n	408958 <_malloc_r+0xa8>
  40894a:	6863      	ldr	r3, [r4, #4]
  40894c:	f023 0303 	bic.w	r3, r3, #3
  408950:	1b5a      	subs	r2, r3, r5
  408952:	2a0f      	cmp	r2, #15
  408954:	ddf3      	ble.n	40893e <_malloc_r+0x8e>
  408956:	3801      	subs	r0, #1
  408958:	3001      	adds	r0, #1
  40895a:	49a2      	ldr	r1, [pc, #648]	; (408be4 <_malloc_r+0x334>)
  40895c:	693c      	ldr	r4, [r7, #16]
  40895e:	f101 0e08 	add.w	lr, r1, #8
  408962:	4574      	cmp	r4, lr
  408964:	f000 817d 	beq.w	408c62 <_malloc_r+0x3b2>
  408968:	6863      	ldr	r3, [r4, #4]
  40896a:	f023 0303 	bic.w	r3, r3, #3
  40896e:	1b5a      	subs	r2, r3, r5
  408970:	2a0f      	cmp	r2, #15
  408972:	f300 8163 	bgt.w	408c3c <_malloc_r+0x38c>
  408976:	2a00      	cmp	r2, #0
  408978:	f8c1 e014 	str.w	lr, [r1, #20]
  40897c:	f8c1 e010 	str.w	lr, [r1, #16]
  408980:	da73      	bge.n	408a6a <_malloc_r+0x1ba>
  408982:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  408986:	f080 8139 	bcs.w	408bfc <_malloc_r+0x34c>
  40898a:	08db      	lsrs	r3, r3, #3
  40898c:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  408990:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  408994:	684a      	ldr	r2, [r1, #4]
  408996:	f8d8 9008 	ldr.w	r9, [r8, #8]
  40899a:	f8c4 9008 	str.w	r9, [r4, #8]
  40899e:	2301      	movs	r3, #1
  4089a0:	fa03 f30c 	lsl.w	r3, r3, ip
  4089a4:	4313      	orrs	r3, r2
  4089a6:	f8c4 800c 	str.w	r8, [r4, #12]
  4089aa:	604b      	str	r3, [r1, #4]
  4089ac:	f8c8 4008 	str.w	r4, [r8, #8]
  4089b0:	f8c9 400c 	str.w	r4, [r9, #12]
  4089b4:	1082      	asrs	r2, r0, #2
  4089b6:	2401      	movs	r4, #1
  4089b8:	4094      	lsls	r4, r2
  4089ba:	429c      	cmp	r4, r3
  4089bc:	d862      	bhi.n	408a84 <_malloc_r+0x1d4>
  4089be:	4223      	tst	r3, r4
  4089c0:	d106      	bne.n	4089d0 <_malloc_r+0x120>
  4089c2:	f020 0003 	bic.w	r0, r0, #3
  4089c6:	0064      	lsls	r4, r4, #1
  4089c8:	4223      	tst	r3, r4
  4089ca:	f100 0004 	add.w	r0, r0, #4
  4089ce:	d0fa      	beq.n	4089c6 <_malloc_r+0x116>
  4089d0:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  4089d4:	46c4      	mov	ip, r8
  4089d6:	4681      	mov	r9, r0
  4089d8:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4089dc:	459c      	cmp	ip, r3
  4089de:	d107      	bne.n	4089f0 <_malloc_r+0x140>
  4089e0:	e141      	b.n	408c66 <_malloc_r+0x3b6>
  4089e2:	2900      	cmp	r1, #0
  4089e4:	f280 8151 	bge.w	408c8a <_malloc_r+0x3da>
  4089e8:	68db      	ldr	r3, [r3, #12]
  4089ea:	459c      	cmp	ip, r3
  4089ec:	f000 813b 	beq.w	408c66 <_malloc_r+0x3b6>
  4089f0:	685a      	ldr	r2, [r3, #4]
  4089f2:	f022 0203 	bic.w	r2, r2, #3
  4089f6:	1b51      	subs	r1, r2, r5
  4089f8:	290f      	cmp	r1, #15
  4089fa:	ddf2      	ble.n	4089e2 <_malloc_r+0x132>
  4089fc:	461c      	mov	r4, r3
  4089fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  408a02:	f854 8f08 	ldr.w	r8, [r4, #8]!
  408a06:	195a      	adds	r2, r3, r5
  408a08:	f045 0901 	orr.w	r9, r5, #1
  408a0c:	f041 0501 	orr.w	r5, r1, #1
  408a10:	f8c3 9004 	str.w	r9, [r3, #4]
  408a14:	4630      	mov	r0, r6
  408a16:	f8c8 c00c 	str.w	ip, [r8, #12]
  408a1a:	f8cc 8008 	str.w	r8, [ip, #8]
  408a1e:	617a      	str	r2, [r7, #20]
  408a20:	613a      	str	r2, [r7, #16]
  408a22:	f8c2 e00c 	str.w	lr, [r2, #12]
  408a26:	f8c2 e008 	str.w	lr, [r2, #8]
  408a2a:	6055      	str	r5, [r2, #4]
  408a2c:	5051      	str	r1, [r2, r1]
  408a2e:	f000 fb1b 	bl	409068 <__malloc_unlock>
  408a32:	e769      	b.n	408908 <_malloc_r+0x58>
  408a34:	2400      	movs	r4, #0
  408a36:	230c      	movs	r3, #12
  408a38:	4620      	mov	r0, r4
  408a3a:	6033      	str	r3, [r6, #0]
  408a3c:	b003      	add	sp, #12
  408a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a42:	217e      	movs	r1, #126	; 0x7e
  408a44:	203f      	movs	r0, #63	; 0x3f
  408a46:	e773      	b.n	408930 <_malloc_r+0x80>
  408a48:	4423      	add	r3, r4
  408a4a:	68e1      	ldr	r1, [r4, #12]
  408a4c:	685a      	ldr	r2, [r3, #4]
  408a4e:	68a5      	ldr	r5, [r4, #8]
  408a50:	f042 0201 	orr.w	r2, r2, #1
  408a54:	60e9      	str	r1, [r5, #12]
  408a56:	4630      	mov	r0, r6
  408a58:	608d      	str	r5, [r1, #8]
  408a5a:	605a      	str	r2, [r3, #4]
  408a5c:	f000 fb04 	bl	409068 <__malloc_unlock>
  408a60:	3408      	adds	r4, #8
  408a62:	4620      	mov	r0, r4
  408a64:	b003      	add	sp, #12
  408a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a6a:	4423      	add	r3, r4
  408a6c:	4630      	mov	r0, r6
  408a6e:	685a      	ldr	r2, [r3, #4]
  408a70:	f042 0201 	orr.w	r2, r2, #1
  408a74:	605a      	str	r2, [r3, #4]
  408a76:	f000 faf7 	bl	409068 <__malloc_unlock>
  408a7a:	3408      	adds	r4, #8
  408a7c:	4620      	mov	r0, r4
  408a7e:	b003      	add	sp, #12
  408a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a84:	68bc      	ldr	r4, [r7, #8]
  408a86:	6863      	ldr	r3, [r4, #4]
  408a88:	f023 0803 	bic.w	r8, r3, #3
  408a8c:	4545      	cmp	r5, r8
  408a8e:	d804      	bhi.n	408a9a <_malloc_r+0x1ea>
  408a90:	ebc5 0308 	rsb	r3, r5, r8
  408a94:	2b0f      	cmp	r3, #15
  408a96:	f300 808c 	bgt.w	408bb2 <_malloc_r+0x302>
  408a9a:	4b53      	ldr	r3, [pc, #332]	; (408be8 <_malloc_r+0x338>)
  408a9c:	f8df a158 	ldr.w	sl, [pc, #344]	; 408bf8 <_malloc_r+0x348>
  408aa0:	681a      	ldr	r2, [r3, #0]
  408aa2:	f8da 3000 	ldr.w	r3, [sl]
  408aa6:	3301      	adds	r3, #1
  408aa8:	442a      	add	r2, r5
  408aaa:	eb04 0b08 	add.w	fp, r4, r8
  408aae:	f000 8150 	beq.w	408d52 <_malloc_r+0x4a2>
  408ab2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  408ab6:	320f      	adds	r2, #15
  408ab8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  408abc:	f022 020f 	bic.w	r2, r2, #15
  408ac0:	4611      	mov	r1, r2
  408ac2:	4630      	mov	r0, r6
  408ac4:	9201      	str	r2, [sp, #4]
  408ac6:	f000 ffe7 	bl	409a98 <_sbrk_r>
  408aca:	f1b0 3fff 	cmp.w	r0, #4294967295
  408ace:	4681      	mov	r9, r0
  408ad0:	9a01      	ldr	r2, [sp, #4]
  408ad2:	f000 8147 	beq.w	408d64 <_malloc_r+0x4b4>
  408ad6:	4583      	cmp	fp, r0
  408ad8:	f200 80ee 	bhi.w	408cb8 <_malloc_r+0x408>
  408adc:	4b43      	ldr	r3, [pc, #268]	; (408bec <_malloc_r+0x33c>)
  408ade:	6819      	ldr	r1, [r3, #0]
  408ae0:	45cb      	cmp	fp, r9
  408ae2:	4411      	add	r1, r2
  408ae4:	6019      	str	r1, [r3, #0]
  408ae6:	f000 8142 	beq.w	408d6e <_malloc_r+0x4be>
  408aea:	f8da 0000 	ldr.w	r0, [sl]
  408aee:	f8df e108 	ldr.w	lr, [pc, #264]	; 408bf8 <_malloc_r+0x348>
  408af2:	3001      	adds	r0, #1
  408af4:	bf1b      	ittet	ne
  408af6:	ebcb 0b09 	rsbne	fp, fp, r9
  408afa:	4459      	addne	r1, fp
  408afc:	f8ce 9000 	streq.w	r9, [lr]
  408b00:	6019      	strne	r1, [r3, #0]
  408b02:	f019 0107 	ands.w	r1, r9, #7
  408b06:	f000 8107 	beq.w	408d18 <_malloc_r+0x468>
  408b0a:	f1c1 0008 	rsb	r0, r1, #8
  408b0e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  408b12:	4481      	add	r9, r0
  408b14:	3108      	adds	r1, #8
  408b16:	444a      	add	r2, r9
  408b18:	f3c2 020b 	ubfx	r2, r2, #0, #12
  408b1c:	ebc2 0a01 	rsb	sl, r2, r1
  408b20:	4651      	mov	r1, sl
  408b22:	4630      	mov	r0, r6
  408b24:	9301      	str	r3, [sp, #4]
  408b26:	f000 ffb7 	bl	409a98 <_sbrk_r>
  408b2a:	1c43      	adds	r3, r0, #1
  408b2c:	9b01      	ldr	r3, [sp, #4]
  408b2e:	f000 812c 	beq.w	408d8a <_malloc_r+0x4da>
  408b32:	ebc9 0200 	rsb	r2, r9, r0
  408b36:	4452      	add	r2, sl
  408b38:	f042 0201 	orr.w	r2, r2, #1
  408b3c:	6819      	ldr	r1, [r3, #0]
  408b3e:	f8c7 9008 	str.w	r9, [r7, #8]
  408b42:	4451      	add	r1, sl
  408b44:	42bc      	cmp	r4, r7
  408b46:	f8c9 2004 	str.w	r2, [r9, #4]
  408b4a:	6019      	str	r1, [r3, #0]
  408b4c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 408bec <_malloc_r+0x33c>
  408b50:	d016      	beq.n	408b80 <_malloc_r+0x2d0>
  408b52:	f1b8 0f0f 	cmp.w	r8, #15
  408b56:	f240 80ee 	bls.w	408d36 <_malloc_r+0x486>
  408b5a:	6862      	ldr	r2, [r4, #4]
  408b5c:	f1a8 030c 	sub.w	r3, r8, #12
  408b60:	f023 0307 	bic.w	r3, r3, #7
  408b64:	18e0      	adds	r0, r4, r3
  408b66:	f002 0201 	and.w	r2, r2, #1
  408b6a:	f04f 0e05 	mov.w	lr, #5
  408b6e:	431a      	orrs	r2, r3
  408b70:	2b0f      	cmp	r3, #15
  408b72:	6062      	str	r2, [r4, #4]
  408b74:	f8c0 e004 	str.w	lr, [r0, #4]
  408b78:	f8c0 e008 	str.w	lr, [r0, #8]
  408b7c:	f200 8109 	bhi.w	408d92 <_malloc_r+0x4e2>
  408b80:	4b1b      	ldr	r3, [pc, #108]	; (408bf0 <_malloc_r+0x340>)
  408b82:	68bc      	ldr	r4, [r7, #8]
  408b84:	681a      	ldr	r2, [r3, #0]
  408b86:	4291      	cmp	r1, r2
  408b88:	bf88      	it	hi
  408b8a:	6019      	strhi	r1, [r3, #0]
  408b8c:	4b19      	ldr	r3, [pc, #100]	; (408bf4 <_malloc_r+0x344>)
  408b8e:	681a      	ldr	r2, [r3, #0]
  408b90:	4291      	cmp	r1, r2
  408b92:	6862      	ldr	r2, [r4, #4]
  408b94:	bf88      	it	hi
  408b96:	6019      	strhi	r1, [r3, #0]
  408b98:	f022 0203 	bic.w	r2, r2, #3
  408b9c:	4295      	cmp	r5, r2
  408b9e:	eba2 0305 	sub.w	r3, r2, r5
  408ba2:	d801      	bhi.n	408ba8 <_malloc_r+0x2f8>
  408ba4:	2b0f      	cmp	r3, #15
  408ba6:	dc04      	bgt.n	408bb2 <_malloc_r+0x302>
  408ba8:	4630      	mov	r0, r6
  408baa:	f000 fa5d 	bl	409068 <__malloc_unlock>
  408bae:	2400      	movs	r4, #0
  408bb0:	e6aa      	b.n	408908 <_malloc_r+0x58>
  408bb2:	1962      	adds	r2, r4, r5
  408bb4:	f043 0301 	orr.w	r3, r3, #1
  408bb8:	f045 0501 	orr.w	r5, r5, #1
  408bbc:	6065      	str	r5, [r4, #4]
  408bbe:	4630      	mov	r0, r6
  408bc0:	60ba      	str	r2, [r7, #8]
  408bc2:	6053      	str	r3, [r2, #4]
  408bc4:	f000 fa50 	bl	409068 <__malloc_unlock>
  408bc8:	3408      	adds	r4, #8
  408bca:	4620      	mov	r0, r4
  408bcc:	b003      	add	sp, #12
  408bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408bd2:	2814      	cmp	r0, #20
  408bd4:	d968      	bls.n	408ca8 <_malloc_r+0x3f8>
  408bd6:	2854      	cmp	r0, #84	; 0x54
  408bd8:	f200 8097 	bhi.w	408d0a <_malloc_r+0x45a>
  408bdc:	0b28      	lsrs	r0, r5, #12
  408bde:	306e      	adds	r0, #110	; 0x6e
  408be0:	0041      	lsls	r1, r0, #1
  408be2:	e6a5      	b.n	408930 <_malloc_r+0x80>
  408be4:	200004c0 	.word	0x200004c0
  408be8:	200009b0 	.word	0x200009b0
  408bec:	200009b4 	.word	0x200009b4
  408bf0:	200009ac 	.word	0x200009ac
  408bf4:	200009a8 	.word	0x200009a8
  408bf8:	200008cc 	.word	0x200008cc
  408bfc:	0a5a      	lsrs	r2, r3, #9
  408bfe:	2a04      	cmp	r2, #4
  408c00:	d955      	bls.n	408cae <_malloc_r+0x3fe>
  408c02:	2a14      	cmp	r2, #20
  408c04:	f200 80a7 	bhi.w	408d56 <_malloc_r+0x4a6>
  408c08:	325b      	adds	r2, #91	; 0x5b
  408c0a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  408c0e:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  408c12:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 408dd0 <_malloc_r+0x520>
  408c16:	f8dc 1008 	ldr.w	r1, [ip, #8]
  408c1a:	4561      	cmp	r1, ip
  408c1c:	d07f      	beq.n	408d1e <_malloc_r+0x46e>
  408c1e:	684a      	ldr	r2, [r1, #4]
  408c20:	f022 0203 	bic.w	r2, r2, #3
  408c24:	4293      	cmp	r3, r2
  408c26:	d202      	bcs.n	408c2e <_malloc_r+0x37e>
  408c28:	6889      	ldr	r1, [r1, #8]
  408c2a:	458c      	cmp	ip, r1
  408c2c:	d1f7      	bne.n	408c1e <_malloc_r+0x36e>
  408c2e:	68ca      	ldr	r2, [r1, #12]
  408c30:	687b      	ldr	r3, [r7, #4]
  408c32:	60e2      	str	r2, [r4, #12]
  408c34:	60a1      	str	r1, [r4, #8]
  408c36:	6094      	str	r4, [r2, #8]
  408c38:	60cc      	str	r4, [r1, #12]
  408c3a:	e6bb      	b.n	4089b4 <_malloc_r+0x104>
  408c3c:	1963      	adds	r3, r4, r5
  408c3e:	f042 0701 	orr.w	r7, r2, #1
  408c42:	f045 0501 	orr.w	r5, r5, #1
  408c46:	6065      	str	r5, [r4, #4]
  408c48:	4630      	mov	r0, r6
  408c4a:	614b      	str	r3, [r1, #20]
  408c4c:	610b      	str	r3, [r1, #16]
  408c4e:	f8c3 e00c 	str.w	lr, [r3, #12]
  408c52:	f8c3 e008 	str.w	lr, [r3, #8]
  408c56:	605f      	str	r7, [r3, #4]
  408c58:	509a      	str	r2, [r3, r2]
  408c5a:	3408      	adds	r4, #8
  408c5c:	f000 fa04 	bl	409068 <__malloc_unlock>
  408c60:	e652      	b.n	408908 <_malloc_r+0x58>
  408c62:	684b      	ldr	r3, [r1, #4]
  408c64:	e6a6      	b.n	4089b4 <_malloc_r+0x104>
  408c66:	f109 0901 	add.w	r9, r9, #1
  408c6a:	f019 0f03 	tst.w	r9, #3
  408c6e:	f10c 0c08 	add.w	ip, ip, #8
  408c72:	f47f aeb1 	bne.w	4089d8 <_malloc_r+0x128>
  408c76:	e02c      	b.n	408cd2 <_malloc_r+0x422>
  408c78:	f104 0308 	add.w	r3, r4, #8
  408c7c:	6964      	ldr	r4, [r4, #20]
  408c7e:	42a3      	cmp	r3, r4
  408c80:	bf08      	it	eq
  408c82:	3002      	addeq	r0, #2
  408c84:	f43f ae69 	beq.w	40895a <_malloc_r+0xaa>
  408c88:	e62e      	b.n	4088e8 <_malloc_r+0x38>
  408c8a:	441a      	add	r2, r3
  408c8c:	461c      	mov	r4, r3
  408c8e:	6851      	ldr	r1, [r2, #4]
  408c90:	68db      	ldr	r3, [r3, #12]
  408c92:	f854 5f08 	ldr.w	r5, [r4, #8]!
  408c96:	f041 0101 	orr.w	r1, r1, #1
  408c9a:	6051      	str	r1, [r2, #4]
  408c9c:	4630      	mov	r0, r6
  408c9e:	60eb      	str	r3, [r5, #12]
  408ca0:	609d      	str	r5, [r3, #8]
  408ca2:	f000 f9e1 	bl	409068 <__malloc_unlock>
  408ca6:	e62f      	b.n	408908 <_malloc_r+0x58>
  408ca8:	305b      	adds	r0, #91	; 0x5b
  408caa:	0041      	lsls	r1, r0, #1
  408cac:	e640      	b.n	408930 <_malloc_r+0x80>
  408cae:	099a      	lsrs	r2, r3, #6
  408cb0:	3238      	adds	r2, #56	; 0x38
  408cb2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  408cb6:	e7aa      	b.n	408c0e <_malloc_r+0x35e>
  408cb8:	42bc      	cmp	r4, r7
  408cba:	4b45      	ldr	r3, [pc, #276]	; (408dd0 <_malloc_r+0x520>)
  408cbc:	f43f af0e 	beq.w	408adc <_malloc_r+0x22c>
  408cc0:	689c      	ldr	r4, [r3, #8]
  408cc2:	6862      	ldr	r2, [r4, #4]
  408cc4:	f022 0203 	bic.w	r2, r2, #3
  408cc8:	e768      	b.n	408b9c <_malloc_r+0x2ec>
  408cca:	f8d8 8000 	ldr.w	r8, [r8]
  408cce:	4598      	cmp	r8, r3
  408cd0:	d17c      	bne.n	408dcc <_malloc_r+0x51c>
  408cd2:	f010 0f03 	tst.w	r0, #3
  408cd6:	f1a8 0308 	sub.w	r3, r8, #8
  408cda:	f100 30ff 	add.w	r0, r0, #4294967295
  408cde:	d1f4      	bne.n	408cca <_malloc_r+0x41a>
  408ce0:	687b      	ldr	r3, [r7, #4]
  408ce2:	ea23 0304 	bic.w	r3, r3, r4
  408ce6:	607b      	str	r3, [r7, #4]
  408ce8:	0064      	lsls	r4, r4, #1
  408cea:	429c      	cmp	r4, r3
  408cec:	f63f aeca 	bhi.w	408a84 <_malloc_r+0x1d4>
  408cf0:	2c00      	cmp	r4, #0
  408cf2:	f43f aec7 	beq.w	408a84 <_malloc_r+0x1d4>
  408cf6:	4223      	tst	r3, r4
  408cf8:	4648      	mov	r0, r9
  408cfa:	f47f ae69 	bne.w	4089d0 <_malloc_r+0x120>
  408cfe:	0064      	lsls	r4, r4, #1
  408d00:	4223      	tst	r3, r4
  408d02:	f100 0004 	add.w	r0, r0, #4
  408d06:	d0fa      	beq.n	408cfe <_malloc_r+0x44e>
  408d08:	e662      	b.n	4089d0 <_malloc_r+0x120>
  408d0a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  408d0e:	d818      	bhi.n	408d42 <_malloc_r+0x492>
  408d10:	0be8      	lsrs	r0, r5, #15
  408d12:	3077      	adds	r0, #119	; 0x77
  408d14:	0041      	lsls	r1, r0, #1
  408d16:	e60b      	b.n	408930 <_malloc_r+0x80>
  408d18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  408d1c:	e6fb      	b.n	408b16 <_malloc_r+0x266>
  408d1e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  408d22:	1092      	asrs	r2, r2, #2
  408d24:	f04f 0c01 	mov.w	ip, #1
  408d28:	fa0c f202 	lsl.w	r2, ip, r2
  408d2c:	4313      	orrs	r3, r2
  408d2e:	f8c8 3004 	str.w	r3, [r8, #4]
  408d32:	460a      	mov	r2, r1
  408d34:	e77d      	b.n	408c32 <_malloc_r+0x382>
  408d36:	2301      	movs	r3, #1
  408d38:	f8c9 3004 	str.w	r3, [r9, #4]
  408d3c:	464c      	mov	r4, r9
  408d3e:	2200      	movs	r2, #0
  408d40:	e72c      	b.n	408b9c <_malloc_r+0x2ec>
  408d42:	f240 5354 	movw	r3, #1364	; 0x554
  408d46:	4298      	cmp	r0, r3
  408d48:	d81c      	bhi.n	408d84 <_malloc_r+0x4d4>
  408d4a:	0ca8      	lsrs	r0, r5, #18
  408d4c:	307c      	adds	r0, #124	; 0x7c
  408d4e:	0041      	lsls	r1, r0, #1
  408d50:	e5ee      	b.n	408930 <_malloc_r+0x80>
  408d52:	3210      	adds	r2, #16
  408d54:	e6b4      	b.n	408ac0 <_malloc_r+0x210>
  408d56:	2a54      	cmp	r2, #84	; 0x54
  408d58:	d823      	bhi.n	408da2 <_malloc_r+0x4f2>
  408d5a:	0b1a      	lsrs	r2, r3, #12
  408d5c:	326e      	adds	r2, #110	; 0x6e
  408d5e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  408d62:	e754      	b.n	408c0e <_malloc_r+0x35e>
  408d64:	68bc      	ldr	r4, [r7, #8]
  408d66:	6862      	ldr	r2, [r4, #4]
  408d68:	f022 0203 	bic.w	r2, r2, #3
  408d6c:	e716      	b.n	408b9c <_malloc_r+0x2ec>
  408d6e:	f3cb 000b 	ubfx	r0, fp, #0, #12
  408d72:	2800      	cmp	r0, #0
  408d74:	f47f aeb9 	bne.w	408aea <_malloc_r+0x23a>
  408d78:	4442      	add	r2, r8
  408d7a:	68bb      	ldr	r3, [r7, #8]
  408d7c:	f042 0201 	orr.w	r2, r2, #1
  408d80:	605a      	str	r2, [r3, #4]
  408d82:	e6fd      	b.n	408b80 <_malloc_r+0x2d0>
  408d84:	21fc      	movs	r1, #252	; 0xfc
  408d86:	207e      	movs	r0, #126	; 0x7e
  408d88:	e5d2      	b.n	408930 <_malloc_r+0x80>
  408d8a:	2201      	movs	r2, #1
  408d8c:	f04f 0a00 	mov.w	sl, #0
  408d90:	e6d4      	b.n	408b3c <_malloc_r+0x28c>
  408d92:	f104 0108 	add.w	r1, r4, #8
  408d96:	4630      	mov	r0, r6
  408d98:	f7ff fa76 	bl	408288 <_free_r>
  408d9c:	f8da 1000 	ldr.w	r1, [sl]
  408da0:	e6ee      	b.n	408b80 <_malloc_r+0x2d0>
  408da2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408da6:	d804      	bhi.n	408db2 <_malloc_r+0x502>
  408da8:	0bda      	lsrs	r2, r3, #15
  408daa:	3277      	adds	r2, #119	; 0x77
  408dac:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  408db0:	e72d      	b.n	408c0e <_malloc_r+0x35e>
  408db2:	f240 5154 	movw	r1, #1364	; 0x554
  408db6:	428a      	cmp	r2, r1
  408db8:	d804      	bhi.n	408dc4 <_malloc_r+0x514>
  408dba:	0c9a      	lsrs	r2, r3, #18
  408dbc:	327c      	adds	r2, #124	; 0x7c
  408dbe:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  408dc2:	e724      	b.n	408c0e <_malloc_r+0x35e>
  408dc4:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  408dc8:	227e      	movs	r2, #126	; 0x7e
  408dca:	e720      	b.n	408c0e <_malloc_r+0x35e>
  408dcc:	687b      	ldr	r3, [r7, #4]
  408dce:	e78b      	b.n	408ce8 <_malloc_r+0x438>
  408dd0:	200004c0 	.word	0x200004c0

00408dd4 <memchr>:
  408dd4:	0783      	lsls	r3, r0, #30
  408dd6:	b470      	push	{r4, r5, r6}
  408dd8:	b2c9      	uxtb	r1, r1
  408dda:	d040      	beq.n	408e5e <memchr+0x8a>
  408ddc:	1e54      	subs	r4, r2, #1
  408dde:	2a00      	cmp	r2, #0
  408de0:	d03f      	beq.n	408e62 <memchr+0x8e>
  408de2:	7803      	ldrb	r3, [r0, #0]
  408de4:	428b      	cmp	r3, r1
  408de6:	bf18      	it	ne
  408de8:	1c43      	addne	r3, r0, #1
  408dea:	d106      	bne.n	408dfa <memchr+0x26>
  408dec:	e01d      	b.n	408e2a <memchr+0x56>
  408dee:	b1f4      	cbz	r4, 408e2e <memchr+0x5a>
  408df0:	7802      	ldrb	r2, [r0, #0]
  408df2:	428a      	cmp	r2, r1
  408df4:	f104 34ff 	add.w	r4, r4, #4294967295
  408df8:	d017      	beq.n	408e2a <memchr+0x56>
  408dfa:	f013 0f03 	tst.w	r3, #3
  408dfe:	4618      	mov	r0, r3
  408e00:	f103 0301 	add.w	r3, r3, #1
  408e04:	d1f3      	bne.n	408dee <memchr+0x1a>
  408e06:	2c03      	cmp	r4, #3
  408e08:	d814      	bhi.n	408e34 <memchr+0x60>
  408e0a:	b184      	cbz	r4, 408e2e <memchr+0x5a>
  408e0c:	7803      	ldrb	r3, [r0, #0]
  408e0e:	428b      	cmp	r3, r1
  408e10:	d00b      	beq.n	408e2a <memchr+0x56>
  408e12:	1905      	adds	r5, r0, r4
  408e14:	1c43      	adds	r3, r0, #1
  408e16:	e002      	b.n	408e1e <memchr+0x4a>
  408e18:	7802      	ldrb	r2, [r0, #0]
  408e1a:	428a      	cmp	r2, r1
  408e1c:	d005      	beq.n	408e2a <memchr+0x56>
  408e1e:	42ab      	cmp	r3, r5
  408e20:	4618      	mov	r0, r3
  408e22:	f103 0301 	add.w	r3, r3, #1
  408e26:	d1f7      	bne.n	408e18 <memchr+0x44>
  408e28:	2000      	movs	r0, #0
  408e2a:	bc70      	pop	{r4, r5, r6}
  408e2c:	4770      	bx	lr
  408e2e:	4620      	mov	r0, r4
  408e30:	bc70      	pop	{r4, r5, r6}
  408e32:	4770      	bx	lr
  408e34:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  408e38:	4602      	mov	r2, r0
  408e3a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  408e3e:	4610      	mov	r0, r2
  408e40:	3204      	adds	r2, #4
  408e42:	6803      	ldr	r3, [r0, #0]
  408e44:	4073      	eors	r3, r6
  408e46:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  408e4a:	ea25 0303 	bic.w	r3, r5, r3
  408e4e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  408e52:	d1da      	bne.n	408e0a <memchr+0x36>
  408e54:	3c04      	subs	r4, #4
  408e56:	2c03      	cmp	r4, #3
  408e58:	4610      	mov	r0, r2
  408e5a:	d8f0      	bhi.n	408e3e <memchr+0x6a>
  408e5c:	e7d5      	b.n	408e0a <memchr+0x36>
  408e5e:	4614      	mov	r4, r2
  408e60:	e7d1      	b.n	408e06 <memchr+0x32>
  408e62:	4610      	mov	r0, r2
  408e64:	e7e1      	b.n	408e2a <memchr+0x56>
  408e66:	bf00      	nop

00408e68 <memcpy>:
  408e68:	4684      	mov	ip, r0
  408e6a:	ea41 0300 	orr.w	r3, r1, r0
  408e6e:	f013 0303 	ands.w	r3, r3, #3
  408e72:	d16d      	bne.n	408f50 <memcpy+0xe8>
  408e74:	3a40      	subs	r2, #64	; 0x40
  408e76:	d341      	bcc.n	408efc <memcpy+0x94>
  408e78:	f851 3b04 	ldr.w	r3, [r1], #4
  408e7c:	f840 3b04 	str.w	r3, [r0], #4
  408e80:	f851 3b04 	ldr.w	r3, [r1], #4
  408e84:	f840 3b04 	str.w	r3, [r0], #4
  408e88:	f851 3b04 	ldr.w	r3, [r1], #4
  408e8c:	f840 3b04 	str.w	r3, [r0], #4
  408e90:	f851 3b04 	ldr.w	r3, [r1], #4
  408e94:	f840 3b04 	str.w	r3, [r0], #4
  408e98:	f851 3b04 	ldr.w	r3, [r1], #4
  408e9c:	f840 3b04 	str.w	r3, [r0], #4
  408ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  408ea4:	f840 3b04 	str.w	r3, [r0], #4
  408ea8:	f851 3b04 	ldr.w	r3, [r1], #4
  408eac:	f840 3b04 	str.w	r3, [r0], #4
  408eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  408eb4:	f840 3b04 	str.w	r3, [r0], #4
  408eb8:	f851 3b04 	ldr.w	r3, [r1], #4
  408ebc:	f840 3b04 	str.w	r3, [r0], #4
  408ec0:	f851 3b04 	ldr.w	r3, [r1], #4
  408ec4:	f840 3b04 	str.w	r3, [r0], #4
  408ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  408ecc:	f840 3b04 	str.w	r3, [r0], #4
  408ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  408ed4:	f840 3b04 	str.w	r3, [r0], #4
  408ed8:	f851 3b04 	ldr.w	r3, [r1], #4
  408edc:	f840 3b04 	str.w	r3, [r0], #4
  408ee0:	f851 3b04 	ldr.w	r3, [r1], #4
  408ee4:	f840 3b04 	str.w	r3, [r0], #4
  408ee8:	f851 3b04 	ldr.w	r3, [r1], #4
  408eec:	f840 3b04 	str.w	r3, [r0], #4
  408ef0:	f851 3b04 	ldr.w	r3, [r1], #4
  408ef4:	f840 3b04 	str.w	r3, [r0], #4
  408ef8:	3a40      	subs	r2, #64	; 0x40
  408efa:	d2bd      	bcs.n	408e78 <memcpy+0x10>
  408efc:	3230      	adds	r2, #48	; 0x30
  408efe:	d311      	bcc.n	408f24 <memcpy+0xbc>
  408f00:	f851 3b04 	ldr.w	r3, [r1], #4
  408f04:	f840 3b04 	str.w	r3, [r0], #4
  408f08:	f851 3b04 	ldr.w	r3, [r1], #4
  408f0c:	f840 3b04 	str.w	r3, [r0], #4
  408f10:	f851 3b04 	ldr.w	r3, [r1], #4
  408f14:	f840 3b04 	str.w	r3, [r0], #4
  408f18:	f851 3b04 	ldr.w	r3, [r1], #4
  408f1c:	f840 3b04 	str.w	r3, [r0], #4
  408f20:	3a10      	subs	r2, #16
  408f22:	d2ed      	bcs.n	408f00 <memcpy+0x98>
  408f24:	320c      	adds	r2, #12
  408f26:	d305      	bcc.n	408f34 <memcpy+0xcc>
  408f28:	f851 3b04 	ldr.w	r3, [r1], #4
  408f2c:	f840 3b04 	str.w	r3, [r0], #4
  408f30:	3a04      	subs	r2, #4
  408f32:	d2f9      	bcs.n	408f28 <memcpy+0xc0>
  408f34:	3204      	adds	r2, #4
  408f36:	d008      	beq.n	408f4a <memcpy+0xe2>
  408f38:	07d2      	lsls	r2, r2, #31
  408f3a:	bf1c      	itt	ne
  408f3c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408f40:	f800 3b01 	strbne.w	r3, [r0], #1
  408f44:	d301      	bcc.n	408f4a <memcpy+0xe2>
  408f46:	880b      	ldrh	r3, [r1, #0]
  408f48:	8003      	strh	r3, [r0, #0]
  408f4a:	4660      	mov	r0, ip
  408f4c:	4770      	bx	lr
  408f4e:	bf00      	nop
  408f50:	2a08      	cmp	r2, #8
  408f52:	d313      	bcc.n	408f7c <memcpy+0x114>
  408f54:	078b      	lsls	r3, r1, #30
  408f56:	d08d      	beq.n	408e74 <memcpy+0xc>
  408f58:	f010 0303 	ands.w	r3, r0, #3
  408f5c:	d08a      	beq.n	408e74 <memcpy+0xc>
  408f5e:	f1c3 0304 	rsb	r3, r3, #4
  408f62:	1ad2      	subs	r2, r2, r3
  408f64:	07db      	lsls	r3, r3, #31
  408f66:	bf1c      	itt	ne
  408f68:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408f6c:	f800 3b01 	strbne.w	r3, [r0], #1
  408f70:	d380      	bcc.n	408e74 <memcpy+0xc>
  408f72:	f831 3b02 	ldrh.w	r3, [r1], #2
  408f76:	f820 3b02 	strh.w	r3, [r0], #2
  408f7a:	e77b      	b.n	408e74 <memcpy+0xc>
  408f7c:	3a04      	subs	r2, #4
  408f7e:	d3d9      	bcc.n	408f34 <memcpy+0xcc>
  408f80:	3a01      	subs	r2, #1
  408f82:	f811 3b01 	ldrb.w	r3, [r1], #1
  408f86:	f800 3b01 	strb.w	r3, [r0], #1
  408f8a:	d2f9      	bcs.n	408f80 <memcpy+0x118>
  408f8c:	780b      	ldrb	r3, [r1, #0]
  408f8e:	7003      	strb	r3, [r0, #0]
  408f90:	784b      	ldrb	r3, [r1, #1]
  408f92:	7043      	strb	r3, [r0, #1]
  408f94:	788b      	ldrb	r3, [r1, #2]
  408f96:	7083      	strb	r3, [r0, #2]
  408f98:	4660      	mov	r0, ip
  408f9a:	4770      	bx	lr

00408f9c <memmove>:
  408f9c:	4288      	cmp	r0, r1
  408f9e:	b5f0      	push	{r4, r5, r6, r7, lr}
  408fa0:	d90d      	bls.n	408fbe <memmove+0x22>
  408fa2:	188b      	adds	r3, r1, r2
  408fa4:	4298      	cmp	r0, r3
  408fa6:	d20a      	bcs.n	408fbe <memmove+0x22>
  408fa8:	1881      	adds	r1, r0, r2
  408faa:	2a00      	cmp	r2, #0
  408fac:	d054      	beq.n	409058 <memmove+0xbc>
  408fae:	1a9a      	subs	r2, r3, r2
  408fb0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  408fb4:	f801 4d01 	strb.w	r4, [r1, #-1]!
  408fb8:	4293      	cmp	r3, r2
  408fba:	d1f9      	bne.n	408fb0 <memmove+0x14>
  408fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408fbe:	2a0f      	cmp	r2, #15
  408fc0:	d948      	bls.n	409054 <memmove+0xb8>
  408fc2:	ea40 0301 	orr.w	r3, r0, r1
  408fc6:	079b      	lsls	r3, r3, #30
  408fc8:	d147      	bne.n	40905a <memmove+0xbe>
  408fca:	f100 0410 	add.w	r4, r0, #16
  408fce:	f101 0310 	add.w	r3, r1, #16
  408fd2:	4615      	mov	r5, r2
  408fd4:	f853 6c10 	ldr.w	r6, [r3, #-16]
  408fd8:	f844 6c10 	str.w	r6, [r4, #-16]
  408fdc:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  408fe0:	f844 6c0c 	str.w	r6, [r4, #-12]
  408fe4:	f853 6c08 	ldr.w	r6, [r3, #-8]
  408fe8:	f844 6c08 	str.w	r6, [r4, #-8]
  408fec:	3d10      	subs	r5, #16
  408fee:	f853 6c04 	ldr.w	r6, [r3, #-4]
  408ff2:	f844 6c04 	str.w	r6, [r4, #-4]
  408ff6:	2d0f      	cmp	r5, #15
  408ff8:	f103 0310 	add.w	r3, r3, #16
  408ffc:	f104 0410 	add.w	r4, r4, #16
  409000:	d8e8      	bhi.n	408fd4 <memmove+0x38>
  409002:	f1a2 0310 	sub.w	r3, r2, #16
  409006:	f023 030f 	bic.w	r3, r3, #15
  40900a:	f002 0e0f 	and.w	lr, r2, #15
  40900e:	3310      	adds	r3, #16
  409010:	f1be 0f03 	cmp.w	lr, #3
  409014:	4419      	add	r1, r3
  409016:	4403      	add	r3, r0
  409018:	d921      	bls.n	40905e <memmove+0xc2>
  40901a:	1f1e      	subs	r6, r3, #4
  40901c:	460d      	mov	r5, r1
  40901e:	4674      	mov	r4, lr
  409020:	3c04      	subs	r4, #4
  409022:	f855 7b04 	ldr.w	r7, [r5], #4
  409026:	f846 7f04 	str.w	r7, [r6, #4]!
  40902a:	2c03      	cmp	r4, #3
  40902c:	d8f8      	bhi.n	409020 <memmove+0x84>
  40902e:	f1ae 0404 	sub.w	r4, lr, #4
  409032:	f024 0403 	bic.w	r4, r4, #3
  409036:	3404      	adds	r4, #4
  409038:	4423      	add	r3, r4
  40903a:	4421      	add	r1, r4
  40903c:	f002 0203 	and.w	r2, r2, #3
  409040:	b152      	cbz	r2, 409058 <memmove+0xbc>
  409042:	3b01      	subs	r3, #1
  409044:	440a      	add	r2, r1
  409046:	f811 4b01 	ldrb.w	r4, [r1], #1
  40904a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40904e:	4291      	cmp	r1, r2
  409050:	d1f9      	bne.n	409046 <memmove+0xaa>
  409052:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409054:	4603      	mov	r3, r0
  409056:	e7f3      	b.n	409040 <memmove+0xa4>
  409058:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40905a:	4603      	mov	r3, r0
  40905c:	e7f1      	b.n	409042 <memmove+0xa6>
  40905e:	4672      	mov	r2, lr
  409060:	e7ee      	b.n	409040 <memmove+0xa4>
  409062:	bf00      	nop

00409064 <__malloc_lock>:
  409064:	4770      	bx	lr
  409066:	bf00      	nop

00409068 <__malloc_unlock>:
  409068:	4770      	bx	lr
  40906a:	bf00      	nop

0040906c <_Balloc>:
  40906c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40906e:	b570      	push	{r4, r5, r6, lr}
  409070:	4605      	mov	r5, r0
  409072:	460c      	mov	r4, r1
  409074:	b14b      	cbz	r3, 40908a <_Balloc+0x1e>
  409076:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40907a:	b180      	cbz	r0, 40909e <_Balloc+0x32>
  40907c:	6802      	ldr	r2, [r0, #0]
  40907e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  409082:	2300      	movs	r3, #0
  409084:	6103      	str	r3, [r0, #16]
  409086:	60c3      	str	r3, [r0, #12]
  409088:	bd70      	pop	{r4, r5, r6, pc}
  40908a:	2104      	movs	r1, #4
  40908c:	2221      	movs	r2, #33	; 0x21
  40908e:	f000 fef9 	bl	409e84 <_calloc_r>
  409092:	64e8      	str	r0, [r5, #76]	; 0x4c
  409094:	4603      	mov	r3, r0
  409096:	2800      	cmp	r0, #0
  409098:	d1ed      	bne.n	409076 <_Balloc+0xa>
  40909a:	2000      	movs	r0, #0
  40909c:	bd70      	pop	{r4, r5, r6, pc}
  40909e:	2101      	movs	r1, #1
  4090a0:	fa01 f604 	lsl.w	r6, r1, r4
  4090a4:	1d72      	adds	r2, r6, #5
  4090a6:	4628      	mov	r0, r5
  4090a8:	0092      	lsls	r2, r2, #2
  4090aa:	f000 feeb 	bl	409e84 <_calloc_r>
  4090ae:	2800      	cmp	r0, #0
  4090b0:	d0f3      	beq.n	40909a <_Balloc+0x2e>
  4090b2:	6044      	str	r4, [r0, #4]
  4090b4:	6086      	str	r6, [r0, #8]
  4090b6:	e7e4      	b.n	409082 <_Balloc+0x16>

004090b8 <_Bfree>:
  4090b8:	b131      	cbz	r1, 4090c8 <_Bfree+0x10>
  4090ba:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4090bc:	684a      	ldr	r2, [r1, #4]
  4090be:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4090c2:	6008      	str	r0, [r1, #0]
  4090c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4090c8:	4770      	bx	lr
  4090ca:	bf00      	nop

004090cc <__multadd>:
  4090cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4090ce:	690c      	ldr	r4, [r1, #16]
  4090d0:	b083      	sub	sp, #12
  4090d2:	460d      	mov	r5, r1
  4090d4:	4606      	mov	r6, r0
  4090d6:	f101 0e14 	add.w	lr, r1, #20
  4090da:	2700      	movs	r7, #0
  4090dc:	f8de 1000 	ldr.w	r1, [lr]
  4090e0:	b288      	uxth	r0, r1
  4090e2:	0c09      	lsrs	r1, r1, #16
  4090e4:	fb02 3300 	mla	r3, r2, r0, r3
  4090e8:	fb02 f101 	mul.w	r1, r2, r1
  4090ec:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4090f0:	3701      	adds	r7, #1
  4090f2:	b29b      	uxth	r3, r3
  4090f4:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4090f8:	42bc      	cmp	r4, r7
  4090fa:	f84e 3b04 	str.w	r3, [lr], #4
  4090fe:	ea4f 4311 	mov.w	r3, r1, lsr #16
  409102:	dceb      	bgt.n	4090dc <__multadd+0x10>
  409104:	b13b      	cbz	r3, 409116 <__multadd+0x4a>
  409106:	68aa      	ldr	r2, [r5, #8]
  409108:	4294      	cmp	r4, r2
  40910a:	da07      	bge.n	40911c <__multadd+0x50>
  40910c:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  409110:	3401      	adds	r4, #1
  409112:	6153      	str	r3, [r2, #20]
  409114:	612c      	str	r4, [r5, #16]
  409116:	4628      	mov	r0, r5
  409118:	b003      	add	sp, #12
  40911a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40911c:	6869      	ldr	r1, [r5, #4]
  40911e:	9301      	str	r3, [sp, #4]
  409120:	3101      	adds	r1, #1
  409122:	4630      	mov	r0, r6
  409124:	f7ff ffa2 	bl	40906c <_Balloc>
  409128:	692a      	ldr	r2, [r5, #16]
  40912a:	3202      	adds	r2, #2
  40912c:	f105 010c 	add.w	r1, r5, #12
  409130:	4607      	mov	r7, r0
  409132:	0092      	lsls	r2, r2, #2
  409134:	300c      	adds	r0, #12
  409136:	f7ff fe97 	bl	408e68 <memcpy>
  40913a:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40913c:	6869      	ldr	r1, [r5, #4]
  40913e:	9b01      	ldr	r3, [sp, #4]
  409140:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  409144:	6028      	str	r0, [r5, #0]
  409146:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40914a:	463d      	mov	r5, r7
  40914c:	e7de      	b.n	40910c <__multadd+0x40>
  40914e:	bf00      	nop

00409150 <__hi0bits>:
  409150:	0c03      	lsrs	r3, r0, #16
  409152:	041b      	lsls	r3, r3, #16
  409154:	b9b3      	cbnz	r3, 409184 <__hi0bits+0x34>
  409156:	0400      	lsls	r0, r0, #16
  409158:	2310      	movs	r3, #16
  40915a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40915e:	bf04      	itt	eq
  409160:	0200      	lsleq	r0, r0, #8
  409162:	3308      	addeq	r3, #8
  409164:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  409168:	bf04      	itt	eq
  40916a:	0100      	lsleq	r0, r0, #4
  40916c:	3304      	addeq	r3, #4
  40916e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  409172:	bf04      	itt	eq
  409174:	0080      	lsleq	r0, r0, #2
  409176:	3302      	addeq	r3, #2
  409178:	2800      	cmp	r0, #0
  40917a:	db07      	blt.n	40918c <__hi0bits+0x3c>
  40917c:	0042      	lsls	r2, r0, #1
  40917e:	d403      	bmi.n	409188 <__hi0bits+0x38>
  409180:	2020      	movs	r0, #32
  409182:	4770      	bx	lr
  409184:	2300      	movs	r3, #0
  409186:	e7e8      	b.n	40915a <__hi0bits+0xa>
  409188:	1c58      	adds	r0, r3, #1
  40918a:	4770      	bx	lr
  40918c:	4618      	mov	r0, r3
  40918e:	4770      	bx	lr

00409190 <__lo0bits>:
  409190:	6803      	ldr	r3, [r0, #0]
  409192:	f013 0207 	ands.w	r2, r3, #7
  409196:	d007      	beq.n	4091a8 <__lo0bits+0x18>
  409198:	07d9      	lsls	r1, r3, #31
  40919a:	d420      	bmi.n	4091de <__lo0bits+0x4e>
  40919c:	079a      	lsls	r2, r3, #30
  40919e:	d420      	bmi.n	4091e2 <__lo0bits+0x52>
  4091a0:	089b      	lsrs	r3, r3, #2
  4091a2:	6003      	str	r3, [r0, #0]
  4091a4:	2002      	movs	r0, #2
  4091a6:	4770      	bx	lr
  4091a8:	b299      	uxth	r1, r3
  4091aa:	b909      	cbnz	r1, 4091b0 <__lo0bits+0x20>
  4091ac:	0c1b      	lsrs	r3, r3, #16
  4091ae:	2210      	movs	r2, #16
  4091b0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4091b4:	bf04      	itt	eq
  4091b6:	0a1b      	lsreq	r3, r3, #8
  4091b8:	3208      	addeq	r2, #8
  4091ba:	0719      	lsls	r1, r3, #28
  4091bc:	bf04      	itt	eq
  4091be:	091b      	lsreq	r3, r3, #4
  4091c0:	3204      	addeq	r2, #4
  4091c2:	0799      	lsls	r1, r3, #30
  4091c4:	bf04      	itt	eq
  4091c6:	089b      	lsreq	r3, r3, #2
  4091c8:	3202      	addeq	r2, #2
  4091ca:	07d9      	lsls	r1, r3, #31
  4091cc:	d404      	bmi.n	4091d8 <__lo0bits+0x48>
  4091ce:	085b      	lsrs	r3, r3, #1
  4091d0:	d101      	bne.n	4091d6 <__lo0bits+0x46>
  4091d2:	2020      	movs	r0, #32
  4091d4:	4770      	bx	lr
  4091d6:	3201      	adds	r2, #1
  4091d8:	6003      	str	r3, [r0, #0]
  4091da:	4610      	mov	r0, r2
  4091dc:	4770      	bx	lr
  4091de:	2000      	movs	r0, #0
  4091e0:	4770      	bx	lr
  4091e2:	085b      	lsrs	r3, r3, #1
  4091e4:	6003      	str	r3, [r0, #0]
  4091e6:	2001      	movs	r0, #1
  4091e8:	4770      	bx	lr
  4091ea:	bf00      	nop

004091ec <__i2b>:
  4091ec:	b510      	push	{r4, lr}
  4091ee:	460c      	mov	r4, r1
  4091f0:	2101      	movs	r1, #1
  4091f2:	f7ff ff3b 	bl	40906c <_Balloc>
  4091f6:	2201      	movs	r2, #1
  4091f8:	6144      	str	r4, [r0, #20]
  4091fa:	6102      	str	r2, [r0, #16]
  4091fc:	bd10      	pop	{r4, pc}
  4091fe:	bf00      	nop

00409200 <__multiply>:
  409200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409204:	690f      	ldr	r7, [r1, #16]
  409206:	6916      	ldr	r6, [r2, #16]
  409208:	42b7      	cmp	r7, r6
  40920a:	b083      	sub	sp, #12
  40920c:	460d      	mov	r5, r1
  40920e:	4614      	mov	r4, r2
  409210:	f2c0 808d 	blt.w	40932e <__multiply+0x12e>
  409214:	4633      	mov	r3, r6
  409216:	463e      	mov	r6, r7
  409218:	461f      	mov	r7, r3
  40921a:	68ab      	ldr	r3, [r5, #8]
  40921c:	6869      	ldr	r1, [r5, #4]
  40921e:	eb06 0807 	add.w	r8, r6, r7
  409222:	4598      	cmp	r8, r3
  409224:	bfc8      	it	gt
  409226:	3101      	addgt	r1, #1
  409228:	f7ff ff20 	bl	40906c <_Balloc>
  40922c:	f100 0c14 	add.w	ip, r0, #20
  409230:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  409234:	45cc      	cmp	ip, r9
  409236:	9000      	str	r0, [sp, #0]
  409238:	d205      	bcs.n	409246 <__multiply+0x46>
  40923a:	4663      	mov	r3, ip
  40923c:	2100      	movs	r1, #0
  40923e:	f843 1b04 	str.w	r1, [r3], #4
  409242:	4599      	cmp	r9, r3
  409244:	d8fb      	bhi.n	40923e <__multiply+0x3e>
  409246:	f104 0214 	add.w	r2, r4, #20
  40924a:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  40924e:	f105 0314 	add.w	r3, r5, #20
  409252:	4552      	cmp	r2, sl
  409254:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  409258:	d254      	bcs.n	409304 <__multiply+0x104>
  40925a:	f8cd 9004 	str.w	r9, [sp, #4]
  40925e:	4699      	mov	r9, r3
  409260:	f852 3b04 	ldr.w	r3, [r2], #4
  409264:	fa1f fb83 	uxth.w	fp, r3
  409268:	f1bb 0f00 	cmp.w	fp, #0
  40926c:	d020      	beq.n	4092b0 <__multiply+0xb0>
  40926e:	2000      	movs	r0, #0
  409270:	464f      	mov	r7, r9
  409272:	4666      	mov	r6, ip
  409274:	4605      	mov	r5, r0
  409276:	e000      	b.n	40927a <__multiply+0x7a>
  409278:	461e      	mov	r6, r3
  40927a:	f857 4b04 	ldr.w	r4, [r7], #4
  40927e:	6830      	ldr	r0, [r6, #0]
  409280:	b2a1      	uxth	r1, r4
  409282:	b283      	uxth	r3, r0
  409284:	fb0b 3101 	mla	r1, fp, r1, r3
  409288:	0c24      	lsrs	r4, r4, #16
  40928a:	0c00      	lsrs	r0, r0, #16
  40928c:	194b      	adds	r3, r1, r5
  40928e:	fb0b 0004 	mla	r0, fp, r4, r0
  409292:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  409296:	b299      	uxth	r1, r3
  409298:	4633      	mov	r3, r6
  40929a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  40929e:	45be      	cmp	lr, r7
  4092a0:	ea4f 4510 	mov.w	r5, r0, lsr #16
  4092a4:	f843 1b04 	str.w	r1, [r3], #4
  4092a8:	d8e6      	bhi.n	409278 <__multiply+0x78>
  4092aa:	6075      	str	r5, [r6, #4]
  4092ac:	f852 3c04 	ldr.w	r3, [r2, #-4]
  4092b0:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  4092b4:	d020      	beq.n	4092f8 <__multiply+0xf8>
  4092b6:	f8dc 3000 	ldr.w	r3, [ip]
  4092ba:	4667      	mov	r7, ip
  4092bc:	4618      	mov	r0, r3
  4092be:	464d      	mov	r5, r9
  4092c0:	2100      	movs	r1, #0
  4092c2:	e000      	b.n	4092c6 <__multiply+0xc6>
  4092c4:	4637      	mov	r7, r6
  4092c6:	882c      	ldrh	r4, [r5, #0]
  4092c8:	0c00      	lsrs	r0, r0, #16
  4092ca:	fb0b 0004 	mla	r0, fp, r4, r0
  4092ce:	4401      	add	r1, r0
  4092d0:	b29c      	uxth	r4, r3
  4092d2:	463e      	mov	r6, r7
  4092d4:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  4092d8:	f846 3b04 	str.w	r3, [r6], #4
  4092dc:	6878      	ldr	r0, [r7, #4]
  4092de:	f855 4b04 	ldr.w	r4, [r5], #4
  4092e2:	b283      	uxth	r3, r0
  4092e4:	0c24      	lsrs	r4, r4, #16
  4092e6:	fb0b 3404 	mla	r4, fp, r4, r3
  4092ea:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  4092ee:	45ae      	cmp	lr, r5
  4092f0:	ea4f 4113 	mov.w	r1, r3, lsr #16
  4092f4:	d8e6      	bhi.n	4092c4 <__multiply+0xc4>
  4092f6:	607b      	str	r3, [r7, #4]
  4092f8:	4592      	cmp	sl, r2
  4092fa:	f10c 0c04 	add.w	ip, ip, #4
  4092fe:	d8af      	bhi.n	409260 <__multiply+0x60>
  409300:	f8dd 9004 	ldr.w	r9, [sp, #4]
  409304:	f1b8 0f00 	cmp.w	r8, #0
  409308:	dd0b      	ble.n	409322 <__multiply+0x122>
  40930a:	f859 3c04 	ldr.w	r3, [r9, #-4]
  40930e:	f1a9 0904 	sub.w	r9, r9, #4
  409312:	b11b      	cbz	r3, 40931c <__multiply+0x11c>
  409314:	e005      	b.n	409322 <__multiply+0x122>
  409316:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  40931a:	b913      	cbnz	r3, 409322 <__multiply+0x122>
  40931c:	f1b8 0801 	subs.w	r8, r8, #1
  409320:	d1f9      	bne.n	409316 <__multiply+0x116>
  409322:	9800      	ldr	r0, [sp, #0]
  409324:	f8c0 8010 	str.w	r8, [r0, #16]
  409328:	b003      	add	sp, #12
  40932a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40932e:	4615      	mov	r5, r2
  409330:	460c      	mov	r4, r1
  409332:	e772      	b.n	40921a <__multiply+0x1a>

00409334 <__pow5mult>:
  409334:	f012 0303 	ands.w	r3, r2, #3
  409338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40933c:	4614      	mov	r4, r2
  40933e:	4607      	mov	r7, r0
  409340:	460e      	mov	r6, r1
  409342:	d12d      	bne.n	4093a0 <__pow5mult+0x6c>
  409344:	10a4      	asrs	r4, r4, #2
  409346:	d01c      	beq.n	409382 <__pow5mult+0x4e>
  409348:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40934a:	b395      	cbz	r5, 4093b2 <__pow5mult+0x7e>
  40934c:	07e3      	lsls	r3, r4, #31
  40934e:	f04f 0800 	mov.w	r8, #0
  409352:	d406      	bmi.n	409362 <__pow5mult+0x2e>
  409354:	1064      	asrs	r4, r4, #1
  409356:	d014      	beq.n	409382 <__pow5mult+0x4e>
  409358:	6828      	ldr	r0, [r5, #0]
  40935a:	b1a8      	cbz	r0, 409388 <__pow5mult+0x54>
  40935c:	4605      	mov	r5, r0
  40935e:	07e3      	lsls	r3, r4, #31
  409360:	d5f8      	bpl.n	409354 <__pow5mult+0x20>
  409362:	4638      	mov	r0, r7
  409364:	4631      	mov	r1, r6
  409366:	462a      	mov	r2, r5
  409368:	f7ff ff4a 	bl	409200 <__multiply>
  40936c:	b1b6      	cbz	r6, 40939c <__pow5mult+0x68>
  40936e:	6872      	ldr	r2, [r6, #4]
  409370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  409372:	1064      	asrs	r4, r4, #1
  409374:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409378:	6031      	str	r1, [r6, #0]
  40937a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40937e:	4606      	mov	r6, r0
  409380:	d1ea      	bne.n	409358 <__pow5mult+0x24>
  409382:	4630      	mov	r0, r6
  409384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409388:	4629      	mov	r1, r5
  40938a:	462a      	mov	r2, r5
  40938c:	4638      	mov	r0, r7
  40938e:	f7ff ff37 	bl	409200 <__multiply>
  409392:	6028      	str	r0, [r5, #0]
  409394:	f8c0 8000 	str.w	r8, [r0]
  409398:	4605      	mov	r5, r0
  40939a:	e7e0      	b.n	40935e <__pow5mult+0x2a>
  40939c:	4606      	mov	r6, r0
  40939e:	e7d9      	b.n	409354 <__pow5mult+0x20>
  4093a0:	1e5a      	subs	r2, r3, #1
  4093a2:	4d0b      	ldr	r5, [pc, #44]	; (4093d0 <__pow5mult+0x9c>)
  4093a4:	2300      	movs	r3, #0
  4093a6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4093aa:	f7ff fe8f 	bl	4090cc <__multadd>
  4093ae:	4606      	mov	r6, r0
  4093b0:	e7c8      	b.n	409344 <__pow5mult+0x10>
  4093b2:	2101      	movs	r1, #1
  4093b4:	4638      	mov	r0, r7
  4093b6:	f7ff fe59 	bl	40906c <_Balloc>
  4093ba:	f240 2171 	movw	r1, #625	; 0x271
  4093be:	2201      	movs	r2, #1
  4093c0:	2300      	movs	r3, #0
  4093c2:	6141      	str	r1, [r0, #20]
  4093c4:	6102      	str	r2, [r0, #16]
  4093c6:	4605      	mov	r5, r0
  4093c8:	64b8      	str	r0, [r7, #72]	; 0x48
  4093ca:	6003      	str	r3, [r0, #0]
  4093cc:	e7be      	b.n	40934c <__pow5mult+0x18>
  4093ce:	bf00      	nop
  4093d0:	0040b098 	.word	0x0040b098

004093d4 <__lshift>:
  4093d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4093d8:	690f      	ldr	r7, [r1, #16]
  4093da:	688b      	ldr	r3, [r1, #8]
  4093dc:	ea4f 1962 	mov.w	r9, r2, asr #5
  4093e0:	444f      	add	r7, r9
  4093e2:	1c7d      	adds	r5, r7, #1
  4093e4:	429d      	cmp	r5, r3
  4093e6:	460e      	mov	r6, r1
  4093e8:	4614      	mov	r4, r2
  4093ea:	6849      	ldr	r1, [r1, #4]
  4093ec:	4680      	mov	r8, r0
  4093ee:	dd04      	ble.n	4093fa <__lshift+0x26>
  4093f0:	005b      	lsls	r3, r3, #1
  4093f2:	429d      	cmp	r5, r3
  4093f4:	f101 0101 	add.w	r1, r1, #1
  4093f8:	dcfa      	bgt.n	4093f0 <__lshift+0x1c>
  4093fa:	4640      	mov	r0, r8
  4093fc:	f7ff fe36 	bl	40906c <_Balloc>
  409400:	f1b9 0f00 	cmp.w	r9, #0
  409404:	f100 0114 	add.w	r1, r0, #20
  409408:	dd09      	ble.n	40941e <__lshift+0x4a>
  40940a:	2300      	movs	r3, #0
  40940c:	469e      	mov	lr, r3
  40940e:	460a      	mov	r2, r1
  409410:	3301      	adds	r3, #1
  409412:	454b      	cmp	r3, r9
  409414:	f842 eb04 	str.w	lr, [r2], #4
  409418:	d1fa      	bne.n	409410 <__lshift+0x3c>
  40941a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  40941e:	6932      	ldr	r2, [r6, #16]
  409420:	f106 0314 	add.w	r3, r6, #20
  409424:	f014 0c1f 	ands.w	ip, r4, #31
  409428:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  40942c:	d01f      	beq.n	40946e <__lshift+0x9a>
  40942e:	f1cc 0920 	rsb	r9, ip, #32
  409432:	2200      	movs	r2, #0
  409434:	681c      	ldr	r4, [r3, #0]
  409436:	fa04 f40c 	lsl.w	r4, r4, ip
  40943a:	4314      	orrs	r4, r2
  40943c:	468a      	mov	sl, r1
  40943e:	f841 4b04 	str.w	r4, [r1], #4
  409442:	f853 4b04 	ldr.w	r4, [r3], #4
  409446:	459e      	cmp	lr, r3
  409448:	fa24 f209 	lsr.w	r2, r4, r9
  40944c:	d8f2      	bhi.n	409434 <__lshift+0x60>
  40944e:	f8ca 2004 	str.w	r2, [sl, #4]
  409452:	b102      	cbz	r2, 409456 <__lshift+0x82>
  409454:	1cbd      	adds	r5, r7, #2
  409456:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40945a:	6872      	ldr	r2, [r6, #4]
  40945c:	3d01      	subs	r5, #1
  40945e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409462:	6105      	str	r5, [r0, #16]
  409464:	6031      	str	r1, [r6, #0]
  409466:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40946a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40946e:	3904      	subs	r1, #4
  409470:	f853 2b04 	ldr.w	r2, [r3], #4
  409474:	f841 2f04 	str.w	r2, [r1, #4]!
  409478:	459e      	cmp	lr, r3
  40947a:	d8f9      	bhi.n	409470 <__lshift+0x9c>
  40947c:	e7eb      	b.n	409456 <__lshift+0x82>
  40947e:	bf00      	nop

00409480 <__mcmp>:
  409480:	6902      	ldr	r2, [r0, #16]
  409482:	690b      	ldr	r3, [r1, #16]
  409484:	1ad2      	subs	r2, r2, r3
  409486:	d113      	bne.n	4094b0 <__mcmp+0x30>
  409488:	009b      	lsls	r3, r3, #2
  40948a:	3014      	adds	r0, #20
  40948c:	3114      	adds	r1, #20
  40948e:	4419      	add	r1, r3
  409490:	b410      	push	{r4}
  409492:	4403      	add	r3, r0
  409494:	e001      	b.n	40949a <__mcmp+0x1a>
  409496:	4298      	cmp	r0, r3
  409498:	d20c      	bcs.n	4094b4 <__mcmp+0x34>
  40949a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40949e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4094a2:	4294      	cmp	r4, r2
  4094a4:	d0f7      	beq.n	409496 <__mcmp+0x16>
  4094a6:	d309      	bcc.n	4094bc <__mcmp+0x3c>
  4094a8:	2001      	movs	r0, #1
  4094aa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4094ae:	4770      	bx	lr
  4094b0:	4610      	mov	r0, r2
  4094b2:	4770      	bx	lr
  4094b4:	2000      	movs	r0, #0
  4094b6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4094ba:	4770      	bx	lr
  4094bc:	f04f 30ff 	mov.w	r0, #4294967295
  4094c0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4094c4:	4770      	bx	lr
  4094c6:	bf00      	nop

004094c8 <__mdiff>:
  4094c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4094cc:	460e      	mov	r6, r1
  4094ce:	4605      	mov	r5, r0
  4094d0:	4611      	mov	r1, r2
  4094d2:	4630      	mov	r0, r6
  4094d4:	4614      	mov	r4, r2
  4094d6:	f7ff ffd3 	bl	409480 <__mcmp>
  4094da:	1e07      	subs	r7, r0, #0
  4094dc:	d054      	beq.n	409588 <__mdiff+0xc0>
  4094de:	db4d      	blt.n	40957c <__mdiff+0xb4>
  4094e0:	f04f 0800 	mov.w	r8, #0
  4094e4:	6871      	ldr	r1, [r6, #4]
  4094e6:	4628      	mov	r0, r5
  4094e8:	f7ff fdc0 	bl	40906c <_Balloc>
  4094ec:	6937      	ldr	r7, [r6, #16]
  4094ee:	6923      	ldr	r3, [r4, #16]
  4094f0:	f8c0 800c 	str.w	r8, [r0, #12]
  4094f4:	3614      	adds	r6, #20
  4094f6:	f104 0214 	add.w	r2, r4, #20
  4094fa:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  4094fe:	f100 0514 	add.w	r5, r0, #20
  409502:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  409506:	2300      	movs	r3, #0
  409508:	f856 8b04 	ldr.w	r8, [r6], #4
  40950c:	f852 4b04 	ldr.w	r4, [r2], #4
  409510:	fa13 f388 	uxtah	r3, r3, r8
  409514:	b2a1      	uxth	r1, r4
  409516:	0c24      	lsrs	r4, r4, #16
  409518:	1a59      	subs	r1, r3, r1
  40951a:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  40951e:	eb03 4321 	add.w	r3, r3, r1, asr #16
  409522:	b289      	uxth	r1, r1
  409524:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  409528:	4594      	cmp	ip, r2
  40952a:	f845 1b04 	str.w	r1, [r5], #4
  40952e:	ea4f 4323 	mov.w	r3, r3, asr #16
  409532:	4634      	mov	r4, r6
  409534:	d8e8      	bhi.n	409508 <__mdiff+0x40>
  409536:	45b6      	cmp	lr, r6
  409538:	46ac      	mov	ip, r5
  40953a:	d915      	bls.n	409568 <__mdiff+0xa0>
  40953c:	f854 2b04 	ldr.w	r2, [r4], #4
  409540:	fa13 f182 	uxtah	r1, r3, r2
  409544:	0c13      	lsrs	r3, r2, #16
  409546:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40954a:	b289      	uxth	r1, r1
  40954c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  409550:	45a6      	cmp	lr, r4
  409552:	f845 1b04 	str.w	r1, [r5], #4
  409556:	ea4f 4323 	mov.w	r3, r3, asr #16
  40955a:	d8ef      	bhi.n	40953c <__mdiff+0x74>
  40955c:	43f6      	mvns	r6, r6
  40955e:	4476      	add	r6, lr
  409560:	f026 0503 	bic.w	r5, r6, #3
  409564:	3504      	adds	r5, #4
  409566:	4465      	add	r5, ip
  409568:	3d04      	subs	r5, #4
  40956a:	b921      	cbnz	r1, 409576 <__mdiff+0xae>
  40956c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  409570:	3f01      	subs	r7, #1
  409572:	2b00      	cmp	r3, #0
  409574:	d0fa      	beq.n	40956c <__mdiff+0xa4>
  409576:	6107      	str	r7, [r0, #16]
  409578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40957c:	4633      	mov	r3, r6
  40957e:	f04f 0801 	mov.w	r8, #1
  409582:	4626      	mov	r6, r4
  409584:	461c      	mov	r4, r3
  409586:	e7ad      	b.n	4094e4 <__mdiff+0x1c>
  409588:	4628      	mov	r0, r5
  40958a:	4639      	mov	r1, r7
  40958c:	f7ff fd6e 	bl	40906c <_Balloc>
  409590:	2301      	movs	r3, #1
  409592:	6147      	str	r7, [r0, #20]
  409594:	6103      	str	r3, [r0, #16]
  409596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40959a:	bf00      	nop

0040959c <__d2b>:
  40959c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4095a0:	b082      	sub	sp, #8
  4095a2:	2101      	movs	r1, #1
  4095a4:	461c      	mov	r4, r3
  4095a6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4095aa:	4615      	mov	r5, r2
  4095ac:	9e08      	ldr	r6, [sp, #32]
  4095ae:	f7ff fd5d 	bl	40906c <_Balloc>
  4095b2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4095b6:	4680      	mov	r8, r0
  4095b8:	b10f      	cbz	r7, 4095be <__d2b+0x22>
  4095ba:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4095be:	9401      	str	r4, [sp, #4]
  4095c0:	b31d      	cbz	r5, 40960a <__d2b+0x6e>
  4095c2:	a802      	add	r0, sp, #8
  4095c4:	f840 5d08 	str.w	r5, [r0, #-8]!
  4095c8:	f7ff fde2 	bl	409190 <__lo0bits>
  4095cc:	2800      	cmp	r0, #0
  4095ce:	d134      	bne.n	40963a <__d2b+0x9e>
  4095d0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4095d4:	f8c8 2014 	str.w	r2, [r8, #20]
  4095d8:	2b00      	cmp	r3, #0
  4095da:	bf14      	ite	ne
  4095dc:	2402      	movne	r4, #2
  4095de:	2401      	moveq	r4, #1
  4095e0:	f8c8 3018 	str.w	r3, [r8, #24]
  4095e4:	f8c8 4010 	str.w	r4, [r8, #16]
  4095e8:	b9df      	cbnz	r7, 409622 <__d2b+0x86>
  4095ea:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  4095ee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4095f2:	6030      	str	r0, [r6, #0]
  4095f4:	6918      	ldr	r0, [r3, #16]
  4095f6:	f7ff fdab 	bl	409150 <__hi0bits>
  4095fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4095fc:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  409600:	6018      	str	r0, [r3, #0]
  409602:	4640      	mov	r0, r8
  409604:	b002      	add	sp, #8
  409606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40960a:	a801      	add	r0, sp, #4
  40960c:	f7ff fdc0 	bl	409190 <__lo0bits>
  409610:	2401      	movs	r4, #1
  409612:	9b01      	ldr	r3, [sp, #4]
  409614:	f8c8 3014 	str.w	r3, [r8, #20]
  409618:	3020      	adds	r0, #32
  40961a:	f8c8 4010 	str.w	r4, [r8, #16]
  40961e:	2f00      	cmp	r7, #0
  409620:	d0e3      	beq.n	4095ea <__d2b+0x4e>
  409622:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409624:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  409628:	4407      	add	r7, r0
  40962a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40962e:	6037      	str	r7, [r6, #0]
  409630:	6018      	str	r0, [r3, #0]
  409632:	4640      	mov	r0, r8
  409634:	b002      	add	sp, #8
  409636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40963a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40963e:	f1c0 0120 	rsb	r1, r0, #32
  409642:	fa03 f101 	lsl.w	r1, r3, r1
  409646:	430a      	orrs	r2, r1
  409648:	40c3      	lsrs	r3, r0
  40964a:	9301      	str	r3, [sp, #4]
  40964c:	f8c8 2014 	str.w	r2, [r8, #20]
  409650:	e7c2      	b.n	4095d8 <__d2b+0x3c>
  409652:	bf00      	nop

00409654 <_realloc_r>:
  409654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409658:	4617      	mov	r7, r2
  40965a:	b083      	sub	sp, #12
  40965c:	460e      	mov	r6, r1
  40965e:	2900      	cmp	r1, #0
  409660:	f000 80e7 	beq.w	409832 <_realloc_r+0x1de>
  409664:	4681      	mov	r9, r0
  409666:	f107 050b 	add.w	r5, r7, #11
  40966a:	f7ff fcfb 	bl	409064 <__malloc_lock>
  40966e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  409672:	2d16      	cmp	r5, #22
  409674:	f023 0403 	bic.w	r4, r3, #3
  409678:	f1a6 0808 	sub.w	r8, r6, #8
  40967c:	d84c      	bhi.n	409718 <_realloc_r+0xc4>
  40967e:	2210      	movs	r2, #16
  409680:	4615      	mov	r5, r2
  409682:	42af      	cmp	r7, r5
  409684:	d84d      	bhi.n	409722 <_realloc_r+0xce>
  409686:	4294      	cmp	r4, r2
  409688:	f280 8084 	bge.w	409794 <_realloc_r+0x140>
  40968c:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 409a3c <_realloc_r+0x3e8>
  409690:	f8db 0008 	ldr.w	r0, [fp, #8]
  409694:	eb08 0104 	add.w	r1, r8, r4
  409698:	4288      	cmp	r0, r1
  40969a:	f000 80d6 	beq.w	40984a <_realloc_r+0x1f6>
  40969e:	6848      	ldr	r0, [r1, #4]
  4096a0:	f020 0e01 	bic.w	lr, r0, #1
  4096a4:	448e      	add	lr, r1
  4096a6:	f8de e004 	ldr.w	lr, [lr, #4]
  4096aa:	f01e 0f01 	tst.w	lr, #1
  4096ae:	d13f      	bne.n	409730 <_realloc_r+0xdc>
  4096b0:	f020 0003 	bic.w	r0, r0, #3
  4096b4:	4420      	add	r0, r4
  4096b6:	4290      	cmp	r0, r2
  4096b8:	f280 80c1 	bge.w	40983e <_realloc_r+0x1ea>
  4096bc:	07db      	lsls	r3, r3, #31
  4096be:	f100 808f 	bmi.w	4097e0 <_realloc_r+0x18c>
  4096c2:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4096c6:	ebc3 0a08 	rsb	sl, r3, r8
  4096ca:	f8da 3004 	ldr.w	r3, [sl, #4]
  4096ce:	f023 0303 	bic.w	r3, r3, #3
  4096d2:	eb00 0e03 	add.w	lr, r0, r3
  4096d6:	4596      	cmp	lr, r2
  4096d8:	db34      	blt.n	409744 <_realloc_r+0xf0>
  4096da:	68cb      	ldr	r3, [r1, #12]
  4096dc:	688a      	ldr	r2, [r1, #8]
  4096de:	4657      	mov	r7, sl
  4096e0:	60d3      	str	r3, [r2, #12]
  4096e2:	609a      	str	r2, [r3, #8]
  4096e4:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4096e8:	f8da 300c 	ldr.w	r3, [sl, #12]
  4096ec:	60cb      	str	r3, [r1, #12]
  4096ee:	1f22      	subs	r2, r4, #4
  4096f0:	2a24      	cmp	r2, #36	; 0x24
  4096f2:	6099      	str	r1, [r3, #8]
  4096f4:	f200 8136 	bhi.w	409964 <_realloc_r+0x310>
  4096f8:	2a13      	cmp	r2, #19
  4096fa:	f240 80fd 	bls.w	4098f8 <_realloc_r+0x2a4>
  4096fe:	6833      	ldr	r3, [r6, #0]
  409700:	f8ca 3008 	str.w	r3, [sl, #8]
  409704:	6873      	ldr	r3, [r6, #4]
  409706:	f8ca 300c 	str.w	r3, [sl, #12]
  40970a:	2a1b      	cmp	r2, #27
  40970c:	f200 8140 	bhi.w	409990 <_realloc_r+0x33c>
  409710:	3608      	adds	r6, #8
  409712:	f10a 0310 	add.w	r3, sl, #16
  409716:	e0f0      	b.n	4098fa <_realloc_r+0x2a6>
  409718:	f025 0507 	bic.w	r5, r5, #7
  40971c:	2d00      	cmp	r5, #0
  40971e:	462a      	mov	r2, r5
  409720:	daaf      	bge.n	409682 <_realloc_r+0x2e>
  409722:	230c      	movs	r3, #12
  409724:	2000      	movs	r0, #0
  409726:	f8c9 3000 	str.w	r3, [r9]
  40972a:	b003      	add	sp, #12
  40972c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409730:	07d9      	lsls	r1, r3, #31
  409732:	d455      	bmi.n	4097e0 <_realloc_r+0x18c>
  409734:	f856 3c08 	ldr.w	r3, [r6, #-8]
  409738:	ebc3 0a08 	rsb	sl, r3, r8
  40973c:	f8da 3004 	ldr.w	r3, [sl, #4]
  409740:	f023 0303 	bic.w	r3, r3, #3
  409744:	4423      	add	r3, r4
  409746:	4293      	cmp	r3, r2
  409748:	db4a      	blt.n	4097e0 <_realloc_r+0x18c>
  40974a:	4657      	mov	r7, sl
  40974c:	f8da 100c 	ldr.w	r1, [sl, #12]
  409750:	f857 0f08 	ldr.w	r0, [r7, #8]!
  409754:	1f22      	subs	r2, r4, #4
  409756:	2a24      	cmp	r2, #36	; 0x24
  409758:	60c1      	str	r1, [r0, #12]
  40975a:	6088      	str	r0, [r1, #8]
  40975c:	f200 810e 	bhi.w	40997c <_realloc_r+0x328>
  409760:	2a13      	cmp	r2, #19
  409762:	f240 8109 	bls.w	409978 <_realloc_r+0x324>
  409766:	6831      	ldr	r1, [r6, #0]
  409768:	f8ca 1008 	str.w	r1, [sl, #8]
  40976c:	6871      	ldr	r1, [r6, #4]
  40976e:	f8ca 100c 	str.w	r1, [sl, #12]
  409772:	2a1b      	cmp	r2, #27
  409774:	f200 8121 	bhi.w	4099ba <_realloc_r+0x366>
  409778:	3608      	adds	r6, #8
  40977a:	f10a 0210 	add.w	r2, sl, #16
  40977e:	6831      	ldr	r1, [r6, #0]
  409780:	6011      	str	r1, [r2, #0]
  409782:	6871      	ldr	r1, [r6, #4]
  409784:	6051      	str	r1, [r2, #4]
  409786:	68b1      	ldr	r1, [r6, #8]
  409788:	6091      	str	r1, [r2, #8]
  40978a:	461c      	mov	r4, r3
  40978c:	f8da 3004 	ldr.w	r3, [sl, #4]
  409790:	463e      	mov	r6, r7
  409792:	46d0      	mov	r8, sl
  409794:	1b62      	subs	r2, r4, r5
  409796:	2a0f      	cmp	r2, #15
  409798:	f003 0301 	and.w	r3, r3, #1
  40979c:	d80e      	bhi.n	4097bc <_realloc_r+0x168>
  40979e:	4323      	orrs	r3, r4
  4097a0:	4444      	add	r4, r8
  4097a2:	f8c8 3004 	str.w	r3, [r8, #4]
  4097a6:	6863      	ldr	r3, [r4, #4]
  4097a8:	f043 0301 	orr.w	r3, r3, #1
  4097ac:	6063      	str	r3, [r4, #4]
  4097ae:	4648      	mov	r0, r9
  4097b0:	f7ff fc5a 	bl	409068 <__malloc_unlock>
  4097b4:	4630      	mov	r0, r6
  4097b6:	b003      	add	sp, #12
  4097b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097bc:	eb08 0105 	add.w	r1, r8, r5
  4097c0:	431d      	orrs	r5, r3
  4097c2:	f042 0301 	orr.w	r3, r2, #1
  4097c6:	440a      	add	r2, r1
  4097c8:	f8c8 5004 	str.w	r5, [r8, #4]
  4097cc:	604b      	str	r3, [r1, #4]
  4097ce:	6853      	ldr	r3, [r2, #4]
  4097d0:	f043 0301 	orr.w	r3, r3, #1
  4097d4:	3108      	adds	r1, #8
  4097d6:	6053      	str	r3, [r2, #4]
  4097d8:	4648      	mov	r0, r9
  4097da:	f7fe fd55 	bl	408288 <_free_r>
  4097de:	e7e6      	b.n	4097ae <_realloc_r+0x15a>
  4097e0:	4639      	mov	r1, r7
  4097e2:	4648      	mov	r0, r9
  4097e4:	f7ff f864 	bl	4088b0 <_malloc_r>
  4097e8:	4607      	mov	r7, r0
  4097ea:	b1d8      	cbz	r0, 409824 <_realloc_r+0x1d0>
  4097ec:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4097f0:	f023 0201 	bic.w	r2, r3, #1
  4097f4:	4442      	add	r2, r8
  4097f6:	f1a0 0108 	sub.w	r1, r0, #8
  4097fa:	4291      	cmp	r1, r2
  4097fc:	f000 80ac 	beq.w	409958 <_realloc_r+0x304>
  409800:	1f22      	subs	r2, r4, #4
  409802:	2a24      	cmp	r2, #36	; 0x24
  409804:	f200 8099 	bhi.w	40993a <_realloc_r+0x2e6>
  409808:	2a13      	cmp	r2, #19
  40980a:	d86a      	bhi.n	4098e2 <_realloc_r+0x28e>
  40980c:	4603      	mov	r3, r0
  40980e:	4632      	mov	r2, r6
  409810:	6811      	ldr	r1, [r2, #0]
  409812:	6019      	str	r1, [r3, #0]
  409814:	6851      	ldr	r1, [r2, #4]
  409816:	6059      	str	r1, [r3, #4]
  409818:	6892      	ldr	r2, [r2, #8]
  40981a:	609a      	str	r2, [r3, #8]
  40981c:	4631      	mov	r1, r6
  40981e:	4648      	mov	r0, r9
  409820:	f7fe fd32 	bl	408288 <_free_r>
  409824:	4648      	mov	r0, r9
  409826:	f7ff fc1f 	bl	409068 <__malloc_unlock>
  40982a:	4638      	mov	r0, r7
  40982c:	b003      	add	sp, #12
  40982e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409832:	4611      	mov	r1, r2
  409834:	b003      	add	sp, #12
  409836:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40983a:	f7ff b839 	b.w	4088b0 <_malloc_r>
  40983e:	68ca      	ldr	r2, [r1, #12]
  409840:	6889      	ldr	r1, [r1, #8]
  409842:	4604      	mov	r4, r0
  409844:	60ca      	str	r2, [r1, #12]
  409846:	6091      	str	r1, [r2, #8]
  409848:	e7a4      	b.n	409794 <_realloc_r+0x140>
  40984a:	6841      	ldr	r1, [r0, #4]
  40984c:	f021 0103 	bic.w	r1, r1, #3
  409850:	4421      	add	r1, r4
  409852:	f105 0010 	add.w	r0, r5, #16
  409856:	4281      	cmp	r1, r0
  409858:	da5b      	bge.n	409912 <_realloc_r+0x2be>
  40985a:	07db      	lsls	r3, r3, #31
  40985c:	d4c0      	bmi.n	4097e0 <_realloc_r+0x18c>
  40985e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  409862:	ebc3 0a08 	rsb	sl, r3, r8
  409866:	f8da 3004 	ldr.w	r3, [sl, #4]
  40986a:	f023 0303 	bic.w	r3, r3, #3
  40986e:	eb01 0c03 	add.w	ip, r1, r3
  409872:	4560      	cmp	r0, ip
  409874:	f73f af66 	bgt.w	409744 <_realloc_r+0xf0>
  409878:	4657      	mov	r7, sl
  40987a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40987e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  409882:	1f22      	subs	r2, r4, #4
  409884:	2a24      	cmp	r2, #36	; 0x24
  409886:	60cb      	str	r3, [r1, #12]
  409888:	6099      	str	r1, [r3, #8]
  40988a:	f200 80b8 	bhi.w	4099fe <_realloc_r+0x3aa>
  40988e:	2a13      	cmp	r2, #19
  409890:	f240 80a9 	bls.w	4099e6 <_realloc_r+0x392>
  409894:	6833      	ldr	r3, [r6, #0]
  409896:	f8ca 3008 	str.w	r3, [sl, #8]
  40989a:	6873      	ldr	r3, [r6, #4]
  40989c:	f8ca 300c 	str.w	r3, [sl, #12]
  4098a0:	2a1b      	cmp	r2, #27
  4098a2:	f200 80b5 	bhi.w	409a10 <_realloc_r+0x3bc>
  4098a6:	3608      	adds	r6, #8
  4098a8:	f10a 0310 	add.w	r3, sl, #16
  4098ac:	6832      	ldr	r2, [r6, #0]
  4098ae:	601a      	str	r2, [r3, #0]
  4098b0:	6872      	ldr	r2, [r6, #4]
  4098b2:	605a      	str	r2, [r3, #4]
  4098b4:	68b2      	ldr	r2, [r6, #8]
  4098b6:	609a      	str	r2, [r3, #8]
  4098b8:	eb0a 0205 	add.w	r2, sl, r5
  4098bc:	ebc5 030c 	rsb	r3, r5, ip
  4098c0:	f043 0301 	orr.w	r3, r3, #1
  4098c4:	f8cb 2008 	str.w	r2, [fp, #8]
  4098c8:	6053      	str	r3, [r2, #4]
  4098ca:	f8da 3004 	ldr.w	r3, [sl, #4]
  4098ce:	f003 0301 	and.w	r3, r3, #1
  4098d2:	431d      	orrs	r5, r3
  4098d4:	4648      	mov	r0, r9
  4098d6:	f8ca 5004 	str.w	r5, [sl, #4]
  4098da:	f7ff fbc5 	bl	409068 <__malloc_unlock>
  4098de:	4638      	mov	r0, r7
  4098e0:	e769      	b.n	4097b6 <_realloc_r+0x162>
  4098e2:	6833      	ldr	r3, [r6, #0]
  4098e4:	6003      	str	r3, [r0, #0]
  4098e6:	6873      	ldr	r3, [r6, #4]
  4098e8:	6043      	str	r3, [r0, #4]
  4098ea:	2a1b      	cmp	r2, #27
  4098ec:	d829      	bhi.n	409942 <_realloc_r+0x2ee>
  4098ee:	f100 0308 	add.w	r3, r0, #8
  4098f2:	f106 0208 	add.w	r2, r6, #8
  4098f6:	e78b      	b.n	409810 <_realloc_r+0x1bc>
  4098f8:	463b      	mov	r3, r7
  4098fa:	6832      	ldr	r2, [r6, #0]
  4098fc:	601a      	str	r2, [r3, #0]
  4098fe:	6872      	ldr	r2, [r6, #4]
  409900:	605a      	str	r2, [r3, #4]
  409902:	68b2      	ldr	r2, [r6, #8]
  409904:	609a      	str	r2, [r3, #8]
  409906:	463e      	mov	r6, r7
  409908:	4674      	mov	r4, lr
  40990a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40990e:	46d0      	mov	r8, sl
  409910:	e740      	b.n	409794 <_realloc_r+0x140>
  409912:	eb08 0205 	add.w	r2, r8, r5
  409916:	1b4b      	subs	r3, r1, r5
  409918:	f043 0301 	orr.w	r3, r3, #1
  40991c:	f8cb 2008 	str.w	r2, [fp, #8]
  409920:	6053      	str	r3, [r2, #4]
  409922:	f856 3c04 	ldr.w	r3, [r6, #-4]
  409926:	f003 0301 	and.w	r3, r3, #1
  40992a:	431d      	orrs	r5, r3
  40992c:	4648      	mov	r0, r9
  40992e:	f846 5c04 	str.w	r5, [r6, #-4]
  409932:	f7ff fb99 	bl	409068 <__malloc_unlock>
  409936:	4630      	mov	r0, r6
  409938:	e73d      	b.n	4097b6 <_realloc_r+0x162>
  40993a:	4631      	mov	r1, r6
  40993c:	f7ff fb2e 	bl	408f9c <memmove>
  409940:	e76c      	b.n	40981c <_realloc_r+0x1c8>
  409942:	68b3      	ldr	r3, [r6, #8]
  409944:	6083      	str	r3, [r0, #8]
  409946:	68f3      	ldr	r3, [r6, #12]
  409948:	60c3      	str	r3, [r0, #12]
  40994a:	2a24      	cmp	r2, #36	; 0x24
  40994c:	d02c      	beq.n	4099a8 <_realloc_r+0x354>
  40994e:	f100 0310 	add.w	r3, r0, #16
  409952:	f106 0210 	add.w	r2, r6, #16
  409956:	e75b      	b.n	409810 <_realloc_r+0x1bc>
  409958:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40995c:	f022 0203 	bic.w	r2, r2, #3
  409960:	4414      	add	r4, r2
  409962:	e717      	b.n	409794 <_realloc_r+0x140>
  409964:	4631      	mov	r1, r6
  409966:	4638      	mov	r0, r7
  409968:	4674      	mov	r4, lr
  40996a:	463e      	mov	r6, r7
  40996c:	f7ff fb16 	bl	408f9c <memmove>
  409970:	46d0      	mov	r8, sl
  409972:	f8da 3004 	ldr.w	r3, [sl, #4]
  409976:	e70d      	b.n	409794 <_realloc_r+0x140>
  409978:	463a      	mov	r2, r7
  40997a:	e700      	b.n	40977e <_realloc_r+0x12a>
  40997c:	4631      	mov	r1, r6
  40997e:	4638      	mov	r0, r7
  409980:	461c      	mov	r4, r3
  409982:	463e      	mov	r6, r7
  409984:	f7ff fb0a 	bl	408f9c <memmove>
  409988:	46d0      	mov	r8, sl
  40998a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40998e:	e701      	b.n	409794 <_realloc_r+0x140>
  409990:	68b3      	ldr	r3, [r6, #8]
  409992:	f8ca 3010 	str.w	r3, [sl, #16]
  409996:	68f3      	ldr	r3, [r6, #12]
  409998:	f8ca 3014 	str.w	r3, [sl, #20]
  40999c:	2a24      	cmp	r2, #36	; 0x24
  40999e:	d018      	beq.n	4099d2 <_realloc_r+0x37e>
  4099a0:	3610      	adds	r6, #16
  4099a2:	f10a 0318 	add.w	r3, sl, #24
  4099a6:	e7a8      	b.n	4098fa <_realloc_r+0x2a6>
  4099a8:	6933      	ldr	r3, [r6, #16]
  4099aa:	6103      	str	r3, [r0, #16]
  4099ac:	6973      	ldr	r3, [r6, #20]
  4099ae:	6143      	str	r3, [r0, #20]
  4099b0:	f106 0218 	add.w	r2, r6, #24
  4099b4:	f100 0318 	add.w	r3, r0, #24
  4099b8:	e72a      	b.n	409810 <_realloc_r+0x1bc>
  4099ba:	68b1      	ldr	r1, [r6, #8]
  4099bc:	f8ca 1010 	str.w	r1, [sl, #16]
  4099c0:	68f1      	ldr	r1, [r6, #12]
  4099c2:	f8ca 1014 	str.w	r1, [sl, #20]
  4099c6:	2a24      	cmp	r2, #36	; 0x24
  4099c8:	d00f      	beq.n	4099ea <_realloc_r+0x396>
  4099ca:	3610      	adds	r6, #16
  4099cc:	f10a 0218 	add.w	r2, sl, #24
  4099d0:	e6d5      	b.n	40977e <_realloc_r+0x12a>
  4099d2:	6933      	ldr	r3, [r6, #16]
  4099d4:	f8ca 3018 	str.w	r3, [sl, #24]
  4099d8:	6973      	ldr	r3, [r6, #20]
  4099da:	f8ca 301c 	str.w	r3, [sl, #28]
  4099de:	3618      	adds	r6, #24
  4099e0:	f10a 0320 	add.w	r3, sl, #32
  4099e4:	e789      	b.n	4098fa <_realloc_r+0x2a6>
  4099e6:	463b      	mov	r3, r7
  4099e8:	e760      	b.n	4098ac <_realloc_r+0x258>
  4099ea:	6932      	ldr	r2, [r6, #16]
  4099ec:	f8ca 2018 	str.w	r2, [sl, #24]
  4099f0:	6972      	ldr	r2, [r6, #20]
  4099f2:	f8ca 201c 	str.w	r2, [sl, #28]
  4099f6:	3618      	adds	r6, #24
  4099f8:	f10a 0220 	add.w	r2, sl, #32
  4099fc:	e6bf      	b.n	40977e <_realloc_r+0x12a>
  4099fe:	4631      	mov	r1, r6
  409a00:	4638      	mov	r0, r7
  409a02:	f8cd c004 	str.w	ip, [sp, #4]
  409a06:	f7ff fac9 	bl	408f9c <memmove>
  409a0a:	f8dd c004 	ldr.w	ip, [sp, #4]
  409a0e:	e753      	b.n	4098b8 <_realloc_r+0x264>
  409a10:	68b3      	ldr	r3, [r6, #8]
  409a12:	f8ca 3010 	str.w	r3, [sl, #16]
  409a16:	68f3      	ldr	r3, [r6, #12]
  409a18:	f8ca 3014 	str.w	r3, [sl, #20]
  409a1c:	2a24      	cmp	r2, #36	; 0x24
  409a1e:	d003      	beq.n	409a28 <_realloc_r+0x3d4>
  409a20:	3610      	adds	r6, #16
  409a22:	f10a 0318 	add.w	r3, sl, #24
  409a26:	e741      	b.n	4098ac <_realloc_r+0x258>
  409a28:	6933      	ldr	r3, [r6, #16]
  409a2a:	f8ca 3018 	str.w	r3, [sl, #24]
  409a2e:	6973      	ldr	r3, [r6, #20]
  409a30:	f8ca 301c 	str.w	r3, [sl, #28]
  409a34:	3618      	adds	r6, #24
  409a36:	f10a 0320 	add.w	r3, sl, #32
  409a3a:	e737      	b.n	4098ac <_realloc_r+0x258>
  409a3c:	200004c0 	.word	0x200004c0

00409a40 <__fpclassifyd>:
  409a40:	b410      	push	{r4}
  409a42:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  409a46:	d008      	beq.n	409a5a <__fpclassifyd+0x1a>
  409a48:	4b11      	ldr	r3, [pc, #68]	; (409a90 <__fpclassifyd+0x50>)
  409a4a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  409a4e:	429a      	cmp	r2, r3
  409a50:	d808      	bhi.n	409a64 <__fpclassifyd+0x24>
  409a52:	2004      	movs	r0, #4
  409a54:	f85d 4b04 	ldr.w	r4, [sp], #4
  409a58:	4770      	bx	lr
  409a5a:	b918      	cbnz	r0, 409a64 <__fpclassifyd+0x24>
  409a5c:	2002      	movs	r0, #2
  409a5e:	f85d 4b04 	ldr.w	r4, [sp], #4
  409a62:	4770      	bx	lr
  409a64:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  409a68:	4b09      	ldr	r3, [pc, #36]	; (409a90 <__fpclassifyd+0x50>)
  409a6a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  409a6e:	4299      	cmp	r1, r3
  409a70:	d9ef      	bls.n	409a52 <__fpclassifyd+0x12>
  409a72:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  409a76:	d201      	bcs.n	409a7c <__fpclassifyd+0x3c>
  409a78:	2003      	movs	r0, #3
  409a7a:	e7eb      	b.n	409a54 <__fpclassifyd+0x14>
  409a7c:	4b05      	ldr	r3, [pc, #20]	; (409a94 <__fpclassifyd+0x54>)
  409a7e:	429c      	cmp	r4, r3
  409a80:	d001      	beq.n	409a86 <__fpclassifyd+0x46>
  409a82:	2000      	movs	r0, #0
  409a84:	e7e6      	b.n	409a54 <__fpclassifyd+0x14>
  409a86:	fab0 f080 	clz	r0, r0
  409a8a:	0940      	lsrs	r0, r0, #5
  409a8c:	e7e2      	b.n	409a54 <__fpclassifyd+0x14>
  409a8e:	bf00      	nop
  409a90:	7fdfffff 	.word	0x7fdfffff
  409a94:	7ff00000 	.word	0x7ff00000

00409a98 <_sbrk_r>:
  409a98:	b538      	push	{r3, r4, r5, lr}
  409a9a:	4c07      	ldr	r4, [pc, #28]	; (409ab8 <_sbrk_r+0x20>)
  409a9c:	2300      	movs	r3, #0
  409a9e:	4605      	mov	r5, r0
  409aa0:	4608      	mov	r0, r1
  409aa2:	6023      	str	r3, [r4, #0]
  409aa4:	f7f8 f95e 	bl	401d64 <_sbrk>
  409aa8:	1c43      	adds	r3, r0, #1
  409aaa:	d000      	beq.n	409aae <_sbrk_r+0x16>
  409aac:	bd38      	pop	{r3, r4, r5, pc}
  409aae:	6823      	ldr	r3, [r4, #0]
  409ab0:	2b00      	cmp	r3, #0
  409ab2:	d0fb      	beq.n	409aac <_sbrk_r+0x14>
  409ab4:	602b      	str	r3, [r5, #0]
  409ab6:	bd38      	pop	{r3, r4, r5, pc}
  409ab8:	20002ca8 	.word	0x20002ca8

00409abc <__sread>:
  409abc:	b510      	push	{r4, lr}
  409abe:	460c      	mov	r4, r1
  409ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409ac4:	f000 fa9c 	bl	40a000 <_read_r>
  409ac8:	2800      	cmp	r0, #0
  409aca:	db03      	blt.n	409ad4 <__sread+0x18>
  409acc:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409ace:	4403      	add	r3, r0
  409ad0:	6523      	str	r3, [r4, #80]	; 0x50
  409ad2:	bd10      	pop	{r4, pc}
  409ad4:	89a3      	ldrh	r3, [r4, #12]
  409ad6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409ada:	81a3      	strh	r3, [r4, #12]
  409adc:	bd10      	pop	{r4, pc}
  409ade:	bf00      	nop

00409ae0 <__swrite>:
  409ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409ae4:	4616      	mov	r6, r2
  409ae6:	898a      	ldrh	r2, [r1, #12]
  409ae8:	461d      	mov	r5, r3
  409aea:	05d3      	lsls	r3, r2, #23
  409aec:	460c      	mov	r4, r1
  409aee:	4607      	mov	r7, r0
  409af0:	d506      	bpl.n	409b00 <__swrite+0x20>
  409af2:	2200      	movs	r2, #0
  409af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409af8:	2302      	movs	r3, #2
  409afa:	f000 fa6d 	bl	409fd8 <_lseek_r>
  409afe:	89a2      	ldrh	r2, [r4, #12]
  409b00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409b04:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  409b08:	81a2      	strh	r2, [r4, #12]
  409b0a:	4638      	mov	r0, r7
  409b0c:	4632      	mov	r2, r6
  409b0e:	462b      	mov	r3, r5
  409b10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409b14:	f000 b950 	b.w	409db8 <_write_r>

00409b18 <__sseek>:
  409b18:	b510      	push	{r4, lr}
  409b1a:	460c      	mov	r4, r1
  409b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409b20:	f000 fa5a 	bl	409fd8 <_lseek_r>
  409b24:	89a3      	ldrh	r3, [r4, #12]
  409b26:	1c42      	adds	r2, r0, #1
  409b28:	bf0e      	itee	eq
  409b2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  409b2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  409b32:	6520      	strne	r0, [r4, #80]	; 0x50
  409b34:	81a3      	strh	r3, [r4, #12]
  409b36:	bd10      	pop	{r4, pc}

00409b38 <__sclose>:
  409b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409b3c:	f000 b9d2 	b.w	409ee4 <_close_r>

00409b40 <strlen>:
  409b40:	f020 0103 	bic.w	r1, r0, #3
  409b44:	f010 0003 	ands.w	r0, r0, #3
  409b48:	f1c0 0000 	rsb	r0, r0, #0
  409b4c:	f851 3b04 	ldr.w	r3, [r1], #4
  409b50:	f100 0c04 	add.w	ip, r0, #4
  409b54:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  409b58:	f06f 0200 	mvn.w	r2, #0
  409b5c:	bf1c      	itt	ne
  409b5e:	fa22 f20c 	lsrne.w	r2, r2, ip
  409b62:	4313      	orrne	r3, r2
  409b64:	f04f 0c01 	mov.w	ip, #1
  409b68:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  409b6c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  409b70:	eba3 020c 	sub.w	r2, r3, ip
  409b74:	ea22 0203 	bic.w	r2, r2, r3
  409b78:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  409b7c:	bf04      	itt	eq
  409b7e:	f851 3b04 	ldreq.w	r3, [r1], #4
  409b82:	3004      	addeq	r0, #4
  409b84:	d0f4      	beq.n	409b70 <strlen+0x30>
  409b86:	f1c2 0100 	rsb	r1, r2, #0
  409b8a:	ea02 0201 	and.w	r2, r2, r1
  409b8e:	fab2 f282 	clz	r2, r2
  409b92:	f1c2 021f 	rsb	r2, r2, #31
  409b96:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  409b9a:	4770      	bx	lr

00409b9c <__ssprint_r>:
  409b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ba0:	6893      	ldr	r3, [r2, #8]
  409ba2:	f8d2 8000 	ldr.w	r8, [r2]
  409ba6:	b083      	sub	sp, #12
  409ba8:	4691      	mov	r9, r2
  409baa:	2b00      	cmp	r3, #0
  409bac:	d072      	beq.n	409c94 <__ssprint_r+0xf8>
  409bae:	4607      	mov	r7, r0
  409bb0:	f04f 0b00 	mov.w	fp, #0
  409bb4:	6808      	ldr	r0, [r1, #0]
  409bb6:	688b      	ldr	r3, [r1, #8]
  409bb8:	460d      	mov	r5, r1
  409bba:	465c      	mov	r4, fp
  409bbc:	2c00      	cmp	r4, #0
  409bbe:	d045      	beq.n	409c4c <__ssprint_r+0xb0>
  409bc0:	429c      	cmp	r4, r3
  409bc2:	461e      	mov	r6, r3
  409bc4:	469a      	mov	sl, r3
  409bc6:	d348      	bcc.n	409c5a <__ssprint_r+0xbe>
  409bc8:	89ab      	ldrh	r3, [r5, #12]
  409bca:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409bce:	d02d      	beq.n	409c2c <__ssprint_r+0x90>
  409bd0:	696e      	ldr	r6, [r5, #20]
  409bd2:	6929      	ldr	r1, [r5, #16]
  409bd4:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  409bd8:	ebc1 0a00 	rsb	sl, r1, r0
  409bdc:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  409be0:	1c60      	adds	r0, r4, #1
  409be2:	1076      	asrs	r6, r6, #1
  409be4:	4450      	add	r0, sl
  409be6:	4286      	cmp	r6, r0
  409be8:	4632      	mov	r2, r6
  409bea:	bf3c      	itt	cc
  409bec:	4606      	movcc	r6, r0
  409bee:	4632      	movcc	r2, r6
  409bf0:	055b      	lsls	r3, r3, #21
  409bf2:	d535      	bpl.n	409c60 <__ssprint_r+0xc4>
  409bf4:	4611      	mov	r1, r2
  409bf6:	4638      	mov	r0, r7
  409bf8:	f7fe fe5a 	bl	4088b0 <_malloc_r>
  409bfc:	2800      	cmp	r0, #0
  409bfe:	d039      	beq.n	409c74 <__ssprint_r+0xd8>
  409c00:	4652      	mov	r2, sl
  409c02:	6929      	ldr	r1, [r5, #16]
  409c04:	9001      	str	r0, [sp, #4]
  409c06:	f7ff f92f 	bl	408e68 <memcpy>
  409c0a:	89aa      	ldrh	r2, [r5, #12]
  409c0c:	9b01      	ldr	r3, [sp, #4]
  409c0e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409c12:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409c16:	81aa      	strh	r2, [r5, #12]
  409c18:	ebca 0206 	rsb	r2, sl, r6
  409c1c:	eb03 000a 	add.w	r0, r3, sl
  409c20:	616e      	str	r6, [r5, #20]
  409c22:	612b      	str	r3, [r5, #16]
  409c24:	6028      	str	r0, [r5, #0]
  409c26:	60aa      	str	r2, [r5, #8]
  409c28:	4626      	mov	r6, r4
  409c2a:	46a2      	mov	sl, r4
  409c2c:	4652      	mov	r2, sl
  409c2e:	4659      	mov	r1, fp
  409c30:	f7ff f9b4 	bl	408f9c <memmove>
  409c34:	f8d9 2008 	ldr.w	r2, [r9, #8]
  409c38:	68ab      	ldr	r3, [r5, #8]
  409c3a:	6828      	ldr	r0, [r5, #0]
  409c3c:	1b9b      	subs	r3, r3, r6
  409c3e:	4450      	add	r0, sl
  409c40:	1b14      	subs	r4, r2, r4
  409c42:	60ab      	str	r3, [r5, #8]
  409c44:	6028      	str	r0, [r5, #0]
  409c46:	f8c9 4008 	str.w	r4, [r9, #8]
  409c4a:	b31c      	cbz	r4, 409c94 <__ssprint_r+0xf8>
  409c4c:	f8d8 b000 	ldr.w	fp, [r8]
  409c50:	f8d8 4004 	ldr.w	r4, [r8, #4]
  409c54:	f108 0808 	add.w	r8, r8, #8
  409c58:	e7b0      	b.n	409bbc <__ssprint_r+0x20>
  409c5a:	4626      	mov	r6, r4
  409c5c:	46a2      	mov	sl, r4
  409c5e:	e7e5      	b.n	409c2c <__ssprint_r+0x90>
  409c60:	4638      	mov	r0, r7
  409c62:	f7ff fcf7 	bl	409654 <_realloc_r>
  409c66:	4603      	mov	r3, r0
  409c68:	2800      	cmp	r0, #0
  409c6a:	d1d5      	bne.n	409c18 <__ssprint_r+0x7c>
  409c6c:	4638      	mov	r0, r7
  409c6e:	6929      	ldr	r1, [r5, #16]
  409c70:	f7fe fb0a 	bl	408288 <_free_r>
  409c74:	230c      	movs	r3, #12
  409c76:	603b      	str	r3, [r7, #0]
  409c78:	89ab      	ldrh	r3, [r5, #12]
  409c7a:	2200      	movs	r2, #0
  409c7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409c80:	f04f 30ff 	mov.w	r0, #4294967295
  409c84:	81ab      	strh	r3, [r5, #12]
  409c86:	f8c9 2008 	str.w	r2, [r9, #8]
  409c8a:	f8c9 2004 	str.w	r2, [r9, #4]
  409c8e:	b003      	add	sp, #12
  409c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c94:	2000      	movs	r0, #0
  409c96:	f8c9 0004 	str.w	r0, [r9, #4]
  409c9a:	b003      	add	sp, #12
  409c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409ca0 <__swbuf_r>:
  409ca0:	b570      	push	{r4, r5, r6, lr}
  409ca2:	460d      	mov	r5, r1
  409ca4:	4614      	mov	r4, r2
  409ca6:	4606      	mov	r6, r0
  409ca8:	b110      	cbz	r0, 409cb0 <__swbuf_r+0x10>
  409caa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409cac:	2b00      	cmp	r3, #0
  409cae:	d048      	beq.n	409d42 <__swbuf_r+0xa2>
  409cb0:	89a2      	ldrh	r2, [r4, #12]
  409cb2:	69a3      	ldr	r3, [r4, #24]
  409cb4:	60a3      	str	r3, [r4, #8]
  409cb6:	b291      	uxth	r1, r2
  409cb8:	0708      	lsls	r0, r1, #28
  409cba:	d538      	bpl.n	409d2e <__swbuf_r+0x8e>
  409cbc:	6923      	ldr	r3, [r4, #16]
  409cbe:	2b00      	cmp	r3, #0
  409cc0:	d035      	beq.n	409d2e <__swbuf_r+0x8e>
  409cc2:	0489      	lsls	r1, r1, #18
  409cc4:	b2ed      	uxtb	r5, r5
  409cc6:	d515      	bpl.n	409cf4 <__swbuf_r+0x54>
  409cc8:	6822      	ldr	r2, [r4, #0]
  409cca:	6961      	ldr	r1, [r4, #20]
  409ccc:	1ad3      	subs	r3, r2, r3
  409cce:	428b      	cmp	r3, r1
  409cd0:	da1c      	bge.n	409d0c <__swbuf_r+0x6c>
  409cd2:	3301      	adds	r3, #1
  409cd4:	68a1      	ldr	r1, [r4, #8]
  409cd6:	1c50      	adds	r0, r2, #1
  409cd8:	3901      	subs	r1, #1
  409cda:	60a1      	str	r1, [r4, #8]
  409cdc:	6020      	str	r0, [r4, #0]
  409cde:	7015      	strb	r5, [r2, #0]
  409ce0:	6962      	ldr	r2, [r4, #20]
  409ce2:	429a      	cmp	r2, r3
  409ce4:	d01a      	beq.n	409d1c <__swbuf_r+0x7c>
  409ce6:	89a3      	ldrh	r3, [r4, #12]
  409ce8:	07db      	lsls	r3, r3, #31
  409cea:	d501      	bpl.n	409cf0 <__swbuf_r+0x50>
  409cec:	2d0a      	cmp	r5, #10
  409cee:	d015      	beq.n	409d1c <__swbuf_r+0x7c>
  409cf0:	4628      	mov	r0, r5
  409cf2:	bd70      	pop	{r4, r5, r6, pc}
  409cf4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  409cf6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  409cfa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  409cfe:	81a2      	strh	r2, [r4, #12]
  409d00:	6822      	ldr	r2, [r4, #0]
  409d02:	6661      	str	r1, [r4, #100]	; 0x64
  409d04:	6961      	ldr	r1, [r4, #20]
  409d06:	1ad3      	subs	r3, r2, r3
  409d08:	428b      	cmp	r3, r1
  409d0a:	dbe2      	blt.n	409cd2 <__swbuf_r+0x32>
  409d0c:	4630      	mov	r0, r6
  409d0e:	4621      	mov	r1, r4
  409d10:	f7fe f94e 	bl	407fb0 <_fflush_r>
  409d14:	b940      	cbnz	r0, 409d28 <__swbuf_r+0x88>
  409d16:	6822      	ldr	r2, [r4, #0]
  409d18:	2301      	movs	r3, #1
  409d1a:	e7db      	b.n	409cd4 <__swbuf_r+0x34>
  409d1c:	4630      	mov	r0, r6
  409d1e:	4621      	mov	r1, r4
  409d20:	f7fe f946 	bl	407fb0 <_fflush_r>
  409d24:	2800      	cmp	r0, #0
  409d26:	d0e3      	beq.n	409cf0 <__swbuf_r+0x50>
  409d28:	f04f 30ff 	mov.w	r0, #4294967295
  409d2c:	bd70      	pop	{r4, r5, r6, pc}
  409d2e:	4630      	mov	r0, r6
  409d30:	4621      	mov	r1, r4
  409d32:	f7fd f841 	bl	406db8 <__swsetup_r>
  409d36:	2800      	cmp	r0, #0
  409d38:	d1f6      	bne.n	409d28 <__swbuf_r+0x88>
  409d3a:	89a2      	ldrh	r2, [r4, #12]
  409d3c:	6923      	ldr	r3, [r4, #16]
  409d3e:	b291      	uxth	r1, r2
  409d40:	e7bf      	b.n	409cc2 <__swbuf_r+0x22>
  409d42:	f7fe f9c9 	bl	4080d8 <__sinit>
  409d46:	e7b3      	b.n	409cb0 <__swbuf_r+0x10>

00409d48 <_wcrtomb_r>:
  409d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409d4c:	4605      	mov	r5, r0
  409d4e:	b086      	sub	sp, #24
  409d50:	461e      	mov	r6, r3
  409d52:	460c      	mov	r4, r1
  409d54:	b1a1      	cbz	r1, 409d80 <_wcrtomb_r+0x38>
  409d56:	4b10      	ldr	r3, [pc, #64]	; (409d98 <_wcrtomb_r+0x50>)
  409d58:	4617      	mov	r7, r2
  409d5a:	f8d3 8000 	ldr.w	r8, [r3]
  409d5e:	f7fe fd21 	bl	4087a4 <__locale_charset>
  409d62:	9600      	str	r6, [sp, #0]
  409d64:	4603      	mov	r3, r0
  409d66:	4621      	mov	r1, r4
  409d68:	463a      	mov	r2, r7
  409d6a:	4628      	mov	r0, r5
  409d6c:	47c0      	blx	r8
  409d6e:	1c43      	adds	r3, r0, #1
  409d70:	d103      	bne.n	409d7a <_wcrtomb_r+0x32>
  409d72:	2200      	movs	r2, #0
  409d74:	238a      	movs	r3, #138	; 0x8a
  409d76:	6032      	str	r2, [r6, #0]
  409d78:	602b      	str	r3, [r5, #0]
  409d7a:	b006      	add	sp, #24
  409d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409d80:	4b05      	ldr	r3, [pc, #20]	; (409d98 <_wcrtomb_r+0x50>)
  409d82:	681f      	ldr	r7, [r3, #0]
  409d84:	f7fe fd0e 	bl	4087a4 <__locale_charset>
  409d88:	9600      	str	r6, [sp, #0]
  409d8a:	4603      	mov	r3, r0
  409d8c:	4622      	mov	r2, r4
  409d8e:	4628      	mov	r0, r5
  409d90:	a903      	add	r1, sp, #12
  409d92:	47b8      	blx	r7
  409d94:	e7eb      	b.n	409d6e <_wcrtomb_r+0x26>
  409d96:	bf00      	nop
  409d98:	200008d0 	.word	0x200008d0

00409d9c <__ascii_wctomb>:
  409d9c:	b121      	cbz	r1, 409da8 <__ascii_wctomb+0xc>
  409d9e:	2aff      	cmp	r2, #255	; 0xff
  409da0:	d804      	bhi.n	409dac <__ascii_wctomb+0x10>
  409da2:	700a      	strb	r2, [r1, #0]
  409da4:	2001      	movs	r0, #1
  409da6:	4770      	bx	lr
  409da8:	4608      	mov	r0, r1
  409daa:	4770      	bx	lr
  409dac:	238a      	movs	r3, #138	; 0x8a
  409dae:	6003      	str	r3, [r0, #0]
  409db0:	f04f 30ff 	mov.w	r0, #4294967295
  409db4:	4770      	bx	lr
  409db6:	bf00      	nop

00409db8 <_write_r>:
  409db8:	b570      	push	{r4, r5, r6, lr}
  409dba:	4c08      	ldr	r4, [pc, #32]	; (409ddc <_write_r+0x24>)
  409dbc:	4606      	mov	r6, r0
  409dbe:	2500      	movs	r5, #0
  409dc0:	4608      	mov	r0, r1
  409dc2:	4611      	mov	r1, r2
  409dc4:	461a      	mov	r2, r3
  409dc6:	6025      	str	r5, [r4, #0]
  409dc8:	f7f7 f840 	bl	400e4c <_write>
  409dcc:	1c43      	adds	r3, r0, #1
  409dce:	d000      	beq.n	409dd2 <_write_r+0x1a>
  409dd0:	bd70      	pop	{r4, r5, r6, pc}
  409dd2:	6823      	ldr	r3, [r4, #0]
  409dd4:	2b00      	cmp	r3, #0
  409dd6:	d0fb      	beq.n	409dd0 <_write_r+0x18>
  409dd8:	6033      	str	r3, [r6, #0]
  409dda:	bd70      	pop	{r4, r5, r6, pc}
  409ddc:	20002ca8 	.word	0x20002ca8

00409de0 <__register_exitproc>:
  409de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409de4:	4c25      	ldr	r4, [pc, #148]	; (409e7c <__register_exitproc+0x9c>)
  409de6:	6825      	ldr	r5, [r4, #0]
  409de8:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  409dec:	4606      	mov	r6, r0
  409dee:	4688      	mov	r8, r1
  409df0:	4692      	mov	sl, r2
  409df2:	4699      	mov	r9, r3
  409df4:	b3cc      	cbz	r4, 409e6a <__register_exitproc+0x8a>
  409df6:	6860      	ldr	r0, [r4, #4]
  409df8:	281f      	cmp	r0, #31
  409dfa:	dc18      	bgt.n	409e2e <__register_exitproc+0x4e>
  409dfc:	1c43      	adds	r3, r0, #1
  409dfe:	b17e      	cbz	r6, 409e20 <__register_exitproc+0x40>
  409e00:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  409e04:	2101      	movs	r1, #1
  409e06:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  409e0a:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  409e0e:	fa01 f200 	lsl.w	r2, r1, r0
  409e12:	4317      	orrs	r7, r2
  409e14:	2e02      	cmp	r6, #2
  409e16:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  409e1a:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  409e1e:	d01e      	beq.n	409e5e <__register_exitproc+0x7e>
  409e20:	3002      	adds	r0, #2
  409e22:	6063      	str	r3, [r4, #4]
  409e24:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  409e28:	2000      	movs	r0, #0
  409e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409e2e:	4b14      	ldr	r3, [pc, #80]	; (409e80 <__register_exitproc+0xa0>)
  409e30:	b303      	cbz	r3, 409e74 <__register_exitproc+0x94>
  409e32:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409e36:	f7fe fd33 	bl	4088a0 <malloc>
  409e3a:	4604      	mov	r4, r0
  409e3c:	b1d0      	cbz	r0, 409e74 <__register_exitproc+0x94>
  409e3e:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  409e42:	2700      	movs	r7, #0
  409e44:	e880 0088 	stmia.w	r0, {r3, r7}
  409e48:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  409e4c:	4638      	mov	r0, r7
  409e4e:	2301      	movs	r3, #1
  409e50:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  409e54:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  409e58:	2e00      	cmp	r6, #0
  409e5a:	d0e1      	beq.n	409e20 <__register_exitproc+0x40>
  409e5c:	e7d0      	b.n	409e00 <__register_exitproc+0x20>
  409e5e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  409e62:	430a      	orrs	r2, r1
  409e64:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  409e68:	e7da      	b.n	409e20 <__register_exitproc+0x40>
  409e6a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  409e6e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  409e72:	e7c0      	b.n	409df6 <__register_exitproc+0x16>
  409e74:	f04f 30ff 	mov.w	r0, #4294967295
  409e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409e7c:	0040af2c 	.word	0x0040af2c
  409e80:	004088a1 	.word	0x004088a1

00409e84 <_calloc_r>:
  409e84:	b510      	push	{r4, lr}
  409e86:	fb02 f101 	mul.w	r1, r2, r1
  409e8a:	f7fe fd11 	bl	4088b0 <_malloc_r>
  409e8e:	4604      	mov	r4, r0
  409e90:	b168      	cbz	r0, 409eae <_calloc_r+0x2a>
  409e92:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409e96:	f022 0203 	bic.w	r2, r2, #3
  409e9a:	3a04      	subs	r2, #4
  409e9c:	2a24      	cmp	r2, #36	; 0x24
  409e9e:	d818      	bhi.n	409ed2 <_calloc_r+0x4e>
  409ea0:	2a13      	cmp	r2, #19
  409ea2:	d806      	bhi.n	409eb2 <_calloc_r+0x2e>
  409ea4:	4603      	mov	r3, r0
  409ea6:	2200      	movs	r2, #0
  409ea8:	601a      	str	r2, [r3, #0]
  409eaa:	605a      	str	r2, [r3, #4]
  409eac:	609a      	str	r2, [r3, #8]
  409eae:	4620      	mov	r0, r4
  409eb0:	bd10      	pop	{r4, pc}
  409eb2:	2300      	movs	r3, #0
  409eb4:	2a1b      	cmp	r2, #27
  409eb6:	6003      	str	r3, [r0, #0]
  409eb8:	6043      	str	r3, [r0, #4]
  409eba:	d90f      	bls.n	409edc <_calloc_r+0x58>
  409ebc:	2a24      	cmp	r2, #36	; 0x24
  409ebe:	6083      	str	r3, [r0, #8]
  409ec0:	60c3      	str	r3, [r0, #12]
  409ec2:	bf05      	ittet	eq
  409ec4:	6103      	streq	r3, [r0, #16]
  409ec6:	6143      	streq	r3, [r0, #20]
  409ec8:	f100 0310 	addne.w	r3, r0, #16
  409ecc:	f100 0318 	addeq.w	r3, r0, #24
  409ed0:	e7e9      	b.n	409ea6 <_calloc_r+0x22>
  409ed2:	2100      	movs	r1, #0
  409ed4:	f7fa fd04 	bl	4048e0 <memset>
  409ed8:	4620      	mov	r0, r4
  409eda:	bd10      	pop	{r4, pc}
  409edc:	f100 0308 	add.w	r3, r0, #8
  409ee0:	e7e1      	b.n	409ea6 <_calloc_r+0x22>
  409ee2:	bf00      	nop

00409ee4 <_close_r>:
  409ee4:	b538      	push	{r3, r4, r5, lr}
  409ee6:	4c07      	ldr	r4, [pc, #28]	; (409f04 <_close_r+0x20>)
  409ee8:	2300      	movs	r3, #0
  409eea:	4605      	mov	r5, r0
  409eec:	4608      	mov	r0, r1
  409eee:	6023      	str	r3, [r4, #0]
  409ef0:	f7f7 ff52 	bl	401d98 <_close>
  409ef4:	1c43      	adds	r3, r0, #1
  409ef6:	d000      	beq.n	409efa <_close_r+0x16>
  409ef8:	bd38      	pop	{r3, r4, r5, pc}
  409efa:	6823      	ldr	r3, [r4, #0]
  409efc:	2b00      	cmp	r3, #0
  409efe:	d0fb      	beq.n	409ef8 <_close_r+0x14>
  409f00:	602b      	str	r3, [r5, #0]
  409f02:	bd38      	pop	{r3, r4, r5, pc}
  409f04:	20002ca8 	.word	0x20002ca8

00409f08 <_fclose_r>:
  409f08:	2900      	cmp	r1, #0
  409f0a:	d03d      	beq.n	409f88 <_fclose_r+0x80>
  409f0c:	b570      	push	{r4, r5, r6, lr}
  409f0e:	4605      	mov	r5, r0
  409f10:	460c      	mov	r4, r1
  409f12:	b108      	cbz	r0, 409f18 <_fclose_r+0x10>
  409f14:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409f16:	b37b      	cbz	r3, 409f78 <_fclose_r+0x70>
  409f18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409f1c:	b90b      	cbnz	r3, 409f22 <_fclose_r+0x1a>
  409f1e:	2000      	movs	r0, #0
  409f20:	bd70      	pop	{r4, r5, r6, pc}
  409f22:	4628      	mov	r0, r5
  409f24:	4621      	mov	r1, r4
  409f26:	f7fd ff99 	bl	407e5c <__sflush_r>
  409f2a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  409f2c:	4606      	mov	r6, r0
  409f2e:	b133      	cbz	r3, 409f3e <_fclose_r+0x36>
  409f30:	4628      	mov	r0, r5
  409f32:	69e1      	ldr	r1, [r4, #28]
  409f34:	4798      	blx	r3
  409f36:	2800      	cmp	r0, #0
  409f38:	bfb8      	it	lt
  409f3a:	f04f 36ff 	movlt.w	r6, #4294967295
  409f3e:	89a3      	ldrh	r3, [r4, #12]
  409f40:	061b      	lsls	r3, r3, #24
  409f42:	d41c      	bmi.n	409f7e <_fclose_r+0x76>
  409f44:	6b21      	ldr	r1, [r4, #48]	; 0x30
  409f46:	b141      	cbz	r1, 409f5a <_fclose_r+0x52>
  409f48:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409f4c:	4299      	cmp	r1, r3
  409f4e:	d002      	beq.n	409f56 <_fclose_r+0x4e>
  409f50:	4628      	mov	r0, r5
  409f52:	f7fe f999 	bl	408288 <_free_r>
  409f56:	2300      	movs	r3, #0
  409f58:	6323      	str	r3, [r4, #48]	; 0x30
  409f5a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409f5c:	b121      	cbz	r1, 409f68 <_fclose_r+0x60>
  409f5e:	4628      	mov	r0, r5
  409f60:	f7fe f992 	bl	408288 <_free_r>
  409f64:	2300      	movs	r3, #0
  409f66:	6463      	str	r3, [r4, #68]	; 0x44
  409f68:	f7fe f8bc 	bl	4080e4 <__sfp_lock_acquire>
  409f6c:	2300      	movs	r3, #0
  409f6e:	81a3      	strh	r3, [r4, #12]
  409f70:	f7fe f8ba 	bl	4080e8 <__sfp_lock_release>
  409f74:	4630      	mov	r0, r6
  409f76:	bd70      	pop	{r4, r5, r6, pc}
  409f78:	f7fe f8ae 	bl	4080d8 <__sinit>
  409f7c:	e7cc      	b.n	409f18 <_fclose_r+0x10>
  409f7e:	4628      	mov	r0, r5
  409f80:	6921      	ldr	r1, [r4, #16]
  409f82:	f7fe f981 	bl	408288 <_free_r>
  409f86:	e7dd      	b.n	409f44 <_fclose_r+0x3c>
  409f88:	2000      	movs	r0, #0
  409f8a:	4770      	bx	lr

00409f8c <_fstat_r>:
  409f8c:	b538      	push	{r3, r4, r5, lr}
  409f8e:	4c08      	ldr	r4, [pc, #32]	; (409fb0 <_fstat_r+0x24>)
  409f90:	2300      	movs	r3, #0
  409f92:	4605      	mov	r5, r0
  409f94:	4608      	mov	r0, r1
  409f96:	4611      	mov	r1, r2
  409f98:	6023      	str	r3, [r4, #0]
  409f9a:	f7f7 ff01 	bl	401da0 <_fstat>
  409f9e:	1c43      	adds	r3, r0, #1
  409fa0:	d000      	beq.n	409fa4 <_fstat_r+0x18>
  409fa2:	bd38      	pop	{r3, r4, r5, pc}
  409fa4:	6823      	ldr	r3, [r4, #0]
  409fa6:	2b00      	cmp	r3, #0
  409fa8:	d0fb      	beq.n	409fa2 <_fstat_r+0x16>
  409faa:	602b      	str	r3, [r5, #0]
  409fac:	bd38      	pop	{r3, r4, r5, pc}
  409fae:	bf00      	nop
  409fb0:	20002ca8 	.word	0x20002ca8

00409fb4 <_isatty_r>:
  409fb4:	b538      	push	{r3, r4, r5, lr}
  409fb6:	4c07      	ldr	r4, [pc, #28]	; (409fd4 <_isatty_r+0x20>)
  409fb8:	2300      	movs	r3, #0
  409fba:	4605      	mov	r5, r0
  409fbc:	4608      	mov	r0, r1
  409fbe:	6023      	str	r3, [r4, #0]
  409fc0:	f7f7 fef4 	bl	401dac <_isatty>
  409fc4:	1c43      	adds	r3, r0, #1
  409fc6:	d000      	beq.n	409fca <_isatty_r+0x16>
  409fc8:	bd38      	pop	{r3, r4, r5, pc}
  409fca:	6823      	ldr	r3, [r4, #0]
  409fcc:	2b00      	cmp	r3, #0
  409fce:	d0fb      	beq.n	409fc8 <_isatty_r+0x14>
  409fd0:	602b      	str	r3, [r5, #0]
  409fd2:	bd38      	pop	{r3, r4, r5, pc}
  409fd4:	20002ca8 	.word	0x20002ca8

00409fd8 <_lseek_r>:
  409fd8:	b570      	push	{r4, r5, r6, lr}
  409fda:	4c08      	ldr	r4, [pc, #32]	; (409ffc <_lseek_r+0x24>)
  409fdc:	4606      	mov	r6, r0
  409fde:	2500      	movs	r5, #0
  409fe0:	4608      	mov	r0, r1
  409fe2:	4611      	mov	r1, r2
  409fe4:	461a      	mov	r2, r3
  409fe6:	6025      	str	r5, [r4, #0]
  409fe8:	f7f7 fee2 	bl	401db0 <_lseek>
  409fec:	1c43      	adds	r3, r0, #1
  409fee:	d000      	beq.n	409ff2 <_lseek_r+0x1a>
  409ff0:	bd70      	pop	{r4, r5, r6, pc}
  409ff2:	6823      	ldr	r3, [r4, #0]
  409ff4:	2b00      	cmp	r3, #0
  409ff6:	d0fb      	beq.n	409ff0 <_lseek_r+0x18>
  409ff8:	6033      	str	r3, [r6, #0]
  409ffa:	bd70      	pop	{r4, r5, r6, pc}
  409ffc:	20002ca8 	.word	0x20002ca8

0040a000 <_read_r>:
  40a000:	b570      	push	{r4, r5, r6, lr}
  40a002:	4c08      	ldr	r4, [pc, #32]	; (40a024 <_read_r+0x24>)
  40a004:	4606      	mov	r6, r0
  40a006:	2500      	movs	r5, #0
  40a008:	4608      	mov	r0, r1
  40a00a:	4611      	mov	r1, r2
  40a00c:	461a      	mov	r2, r3
  40a00e:	6025      	str	r5, [r4, #0]
  40a010:	f7f6 fefe 	bl	400e10 <_read>
  40a014:	1c43      	adds	r3, r0, #1
  40a016:	d000      	beq.n	40a01a <_read_r+0x1a>
  40a018:	bd70      	pop	{r4, r5, r6, pc}
  40a01a:	6823      	ldr	r3, [r4, #0]
  40a01c:	2b00      	cmp	r3, #0
  40a01e:	d0fb      	beq.n	40a018 <_read_r+0x18>
  40a020:	6033      	str	r3, [r6, #0]
  40a022:	bd70      	pop	{r4, r5, r6, pc}
  40a024:	20002ca8 	.word	0x20002ca8

0040a028 <__gedf2>:
  40a028:	f04f 3cff 	mov.w	ip, #4294967295
  40a02c:	e006      	b.n	40a03c <__cmpdf2+0x4>
  40a02e:	bf00      	nop

0040a030 <__ledf2>:
  40a030:	f04f 0c01 	mov.w	ip, #1
  40a034:	e002      	b.n	40a03c <__cmpdf2+0x4>
  40a036:	bf00      	nop

0040a038 <__cmpdf2>:
  40a038:	f04f 0c01 	mov.w	ip, #1
  40a03c:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a040:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a044:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a048:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a04c:	bf18      	it	ne
  40a04e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a052:	d01b      	beq.n	40a08c <__cmpdf2+0x54>
  40a054:	b001      	add	sp, #4
  40a056:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a05a:	bf0c      	ite	eq
  40a05c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a060:	ea91 0f03 	teqne	r1, r3
  40a064:	bf02      	ittt	eq
  40a066:	ea90 0f02 	teqeq	r0, r2
  40a06a:	2000      	moveq	r0, #0
  40a06c:	4770      	bxeq	lr
  40a06e:	f110 0f00 	cmn.w	r0, #0
  40a072:	ea91 0f03 	teq	r1, r3
  40a076:	bf58      	it	pl
  40a078:	4299      	cmppl	r1, r3
  40a07a:	bf08      	it	eq
  40a07c:	4290      	cmpeq	r0, r2
  40a07e:	bf2c      	ite	cs
  40a080:	17d8      	asrcs	r0, r3, #31
  40a082:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a086:	f040 0001 	orr.w	r0, r0, #1
  40a08a:	4770      	bx	lr
  40a08c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a090:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a094:	d102      	bne.n	40a09c <__cmpdf2+0x64>
  40a096:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a09a:	d107      	bne.n	40a0ac <__cmpdf2+0x74>
  40a09c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a0a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a0a4:	d1d6      	bne.n	40a054 <__cmpdf2+0x1c>
  40a0a6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a0aa:	d0d3      	beq.n	40a054 <__cmpdf2+0x1c>
  40a0ac:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a0b0:	4770      	bx	lr
  40a0b2:	bf00      	nop

0040a0b4 <__aeabi_cdrcmple>:
  40a0b4:	4684      	mov	ip, r0
  40a0b6:	4610      	mov	r0, r2
  40a0b8:	4662      	mov	r2, ip
  40a0ba:	468c      	mov	ip, r1
  40a0bc:	4619      	mov	r1, r3
  40a0be:	4663      	mov	r3, ip
  40a0c0:	e000      	b.n	40a0c4 <__aeabi_cdcmpeq>
  40a0c2:	bf00      	nop

0040a0c4 <__aeabi_cdcmpeq>:
  40a0c4:	b501      	push	{r0, lr}
  40a0c6:	f7ff ffb7 	bl	40a038 <__cmpdf2>
  40a0ca:	2800      	cmp	r0, #0
  40a0cc:	bf48      	it	mi
  40a0ce:	f110 0f00 	cmnmi.w	r0, #0
  40a0d2:	bd01      	pop	{r0, pc}

0040a0d4 <__aeabi_dcmpeq>:
  40a0d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a0d8:	f7ff fff4 	bl	40a0c4 <__aeabi_cdcmpeq>
  40a0dc:	bf0c      	ite	eq
  40a0de:	2001      	moveq	r0, #1
  40a0e0:	2000      	movne	r0, #0
  40a0e2:	f85d fb08 	ldr.w	pc, [sp], #8
  40a0e6:	bf00      	nop

0040a0e8 <__aeabi_dcmplt>:
  40a0e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a0ec:	f7ff ffea 	bl	40a0c4 <__aeabi_cdcmpeq>
  40a0f0:	bf34      	ite	cc
  40a0f2:	2001      	movcc	r0, #1
  40a0f4:	2000      	movcs	r0, #0
  40a0f6:	f85d fb08 	ldr.w	pc, [sp], #8
  40a0fa:	bf00      	nop

0040a0fc <__aeabi_dcmple>:
  40a0fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a100:	f7ff ffe0 	bl	40a0c4 <__aeabi_cdcmpeq>
  40a104:	bf94      	ite	ls
  40a106:	2001      	movls	r0, #1
  40a108:	2000      	movhi	r0, #0
  40a10a:	f85d fb08 	ldr.w	pc, [sp], #8
  40a10e:	bf00      	nop

0040a110 <__aeabi_dcmpge>:
  40a110:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a114:	f7ff ffce 	bl	40a0b4 <__aeabi_cdrcmple>
  40a118:	bf94      	ite	ls
  40a11a:	2001      	movls	r0, #1
  40a11c:	2000      	movhi	r0, #0
  40a11e:	f85d fb08 	ldr.w	pc, [sp], #8
  40a122:	bf00      	nop

0040a124 <__aeabi_dcmpgt>:
  40a124:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a128:	f7ff ffc4 	bl	40a0b4 <__aeabi_cdrcmple>
  40a12c:	bf34      	ite	cc
  40a12e:	2001      	movcc	r0, #1
  40a130:	2000      	movcs	r0, #0
  40a132:	f85d fb08 	ldr.w	pc, [sp], #8
  40a136:	bf00      	nop

0040a138 <__aeabi_uldivmod>:
  40a138:	b953      	cbnz	r3, 40a150 <__aeabi_uldivmod+0x18>
  40a13a:	b94a      	cbnz	r2, 40a150 <__aeabi_uldivmod+0x18>
  40a13c:	2900      	cmp	r1, #0
  40a13e:	bf08      	it	eq
  40a140:	2800      	cmpeq	r0, #0
  40a142:	bf1c      	itt	ne
  40a144:	f04f 31ff 	movne.w	r1, #4294967295
  40a148:	f04f 30ff 	movne.w	r0, #4294967295
  40a14c:	f000 b83c 	b.w	40a1c8 <__aeabi_idiv0>
  40a150:	b082      	sub	sp, #8
  40a152:	46ec      	mov	ip, sp
  40a154:	e92d 5000 	stmdb	sp!, {ip, lr}
  40a158:	f000 f81e 	bl	40a198 <__gnu_uldivmod_helper>
  40a15c:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a160:	b002      	add	sp, #8
  40a162:	bc0c      	pop	{r2, r3}
  40a164:	4770      	bx	lr
  40a166:	bf00      	nop

0040a168 <__gnu_ldivmod_helper>:
  40a168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a16c:	9c06      	ldr	r4, [sp, #24]
  40a16e:	4615      	mov	r5, r2
  40a170:	4606      	mov	r6, r0
  40a172:	460f      	mov	r7, r1
  40a174:	4698      	mov	r8, r3
  40a176:	f000 f829 	bl	40a1cc <__divdi3>
  40a17a:	fb05 f301 	mul.w	r3, r5, r1
  40a17e:	fb00 3808 	mla	r8, r0, r8, r3
  40a182:	fba5 2300 	umull	r2, r3, r5, r0
  40a186:	1ab2      	subs	r2, r6, r2
  40a188:	4443      	add	r3, r8
  40a18a:	eb67 0303 	sbc.w	r3, r7, r3
  40a18e:	e9c4 2300 	strd	r2, r3, [r4]
  40a192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a196:	bf00      	nop

0040a198 <__gnu_uldivmod_helper>:
  40a198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a19c:	9c06      	ldr	r4, [sp, #24]
  40a19e:	4690      	mov	r8, r2
  40a1a0:	4606      	mov	r6, r0
  40a1a2:	460f      	mov	r7, r1
  40a1a4:	461d      	mov	r5, r3
  40a1a6:	f000 f95f 	bl	40a468 <__udivdi3>
  40a1aa:	fb00 f505 	mul.w	r5, r0, r5
  40a1ae:	fba0 2308 	umull	r2, r3, r0, r8
  40a1b2:	fb08 5501 	mla	r5, r8, r1, r5
  40a1b6:	1ab2      	subs	r2, r6, r2
  40a1b8:	442b      	add	r3, r5
  40a1ba:	eb67 0303 	sbc.w	r3, r7, r3
  40a1be:	e9c4 2300 	strd	r2, r3, [r4]
  40a1c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a1c6:	bf00      	nop

0040a1c8 <__aeabi_idiv0>:
  40a1c8:	4770      	bx	lr
  40a1ca:	bf00      	nop

0040a1cc <__divdi3>:
  40a1cc:	2900      	cmp	r1, #0
  40a1ce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40a1d2:	f2c0 80a6 	blt.w	40a322 <__divdi3+0x156>
  40a1d6:	2600      	movs	r6, #0
  40a1d8:	2b00      	cmp	r3, #0
  40a1da:	f2c0 809c 	blt.w	40a316 <__divdi3+0x14a>
  40a1de:	4688      	mov	r8, r1
  40a1e0:	4694      	mov	ip, r2
  40a1e2:	469e      	mov	lr, r3
  40a1e4:	4615      	mov	r5, r2
  40a1e6:	4604      	mov	r4, r0
  40a1e8:	460f      	mov	r7, r1
  40a1ea:	2b00      	cmp	r3, #0
  40a1ec:	d13d      	bne.n	40a26a <__divdi3+0x9e>
  40a1ee:	428a      	cmp	r2, r1
  40a1f0:	d959      	bls.n	40a2a6 <__divdi3+0xda>
  40a1f2:	fab2 f382 	clz	r3, r2
  40a1f6:	b13b      	cbz	r3, 40a208 <__divdi3+0x3c>
  40a1f8:	f1c3 0220 	rsb	r2, r3, #32
  40a1fc:	409f      	lsls	r7, r3
  40a1fe:	fa20 f202 	lsr.w	r2, r0, r2
  40a202:	409d      	lsls	r5, r3
  40a204:	4317      	orrs	r7, r2
  40a206:	409c      	lsls	r4, r3
  40a208:	0c29      	lsrs	r1, r5, #16
  40a20a:	0c22      	lsrs	r2, r4, #16
  40a20c:	fbb7 fef1 	udiv	lr, r7, r1
  40a210:	b2a8      	uxth	r0, r5
  40a212:	fb01 771e 	mls	r7, r1, lr, r7
  40a216:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40a21a:	fb00 f30e 	mul.w	r3, r0, lr
  40a21e:	42bb      	cmp	r3, r7
  40a220:	d90a      	bls.n	40a238 <__divdi3+0x6c>
  40a222:	197f      	adds	r7, r7, r5
  40a224:	f10e 32ff 	add.w	r2, lr, #4294967295
  40a228:	f080 8105 	bcs.w	40a436 <__divdi3+0x26a>
  40a22c:	42bb      	cmp	r3, r7
  40a22e:	f240 8102 	bls.w	40a436 <__divdi3+0x26a>
  40a232:	f1ae 0e02 	sub.w	lr, lr, #2
  40a236:	442f      	add	r7, r5
  40a238:	1aff      	subs	r7, r7, r3
  40a23a:	b2a4      	uxth	r4, r4
  40a23c:	fbb7 f3f1 	udiv	r3, r7, r1
  40a240:	fb01 7713 	mls	r7, r1, r3, r7
  40a244:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40a248:	fb00 f003 	mul.w	r0, r0, r3
  40a24c:	42b8      	cmp	r0, r7
  40a24e:	d908      	bls.n	40a262 <__divdi3+0x96>
  40a250:	197f      	adds	r7, r7, r5
  40a252:	f103 32ff 	add.w	r2, r3, #4294967295
  40a256:	f080 80f0 	bcs.w	40a43a <__divdi3+0x26e>
  40a25a:	42b8      	cmp	r0, r7
  40a25c:	f240 80ed 	bls.w	40a43a <__divdi3+0x26e>
  40a260:	3b02      	subs	r3, #2
  40a262:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40a266:	2200      	movs	r2, #0
  40a268:	e003      	b.n	40a272 <__divdi3+0xa6>
  40a26a:	428b      	cmp	r3, r1
  40a26c:	d90f      	bls.n	40a28e <__divdi3+0xc2>
  40a26e:	2200      	movs	r2, #0
  40a270:	4613      	mov	r3, r2
  40a272:	1c34      	adds	r4, r6, #0
  40a274:	bf18      	it	ne
  40a276:	2401      	movne	r4, #1
  40a278:	4260      	negs	r0, r4
  40a27a:	f04f 0500 	mov.w	r5, #0
  40a27e:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40a282:	4058      	eors	r0, r3
  40a284:	4051      	eors	r1, r2
  40a286:	1900      	adds	r0, r0, r4
  40a288:	4169      	adcs	r1, r5
  40a28a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40a28e:	fab3 f283 	clz	r2, r3
  40a292:	2a00      	cmp	r2, #0
  40a294:	f040 8086 	bne.w	40a3a4 <__divdi3+0x1d8>
  40a298:	428b      	cmp	r3, r1
  40a29a:	d302      	bcc.n	40a2a2 <__divdi3+0xd6>
  40a29c:	4584      	cmp	ip, r0
  40a29e:	f200 80db 	bhi.w	40a458 <__divdi3+0x28c>
  40a2a2:	2301      	movs	r3, #1
  40a2a4:	e7e5      	b.n	40a272 <__divdi3+0xa6>
  40a2a6:	b912      	cbnz	r2, 40a2ae <__divdi3+0xe2>
  40a2a8:	2301      	movs	r3, #1
  40a2aa:	fbb3 f5f2 	udiv	r5, r3, r2
  40a2ae:	fab5 f085 	clz	r0, r5
  40a2b2:	2800      	cmp	r0, #0
  40a2b4:	d13b      	bne.n	40a32e <__divdi3+0x162>
  40a2b6:	1b78      	subs	r0, r7, r5
  40a2b8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40a2bc:	fa1f fc85 	uxth.w	ip, r5
  40a2c0:	2201      	movs	r2, #1
  40a2c2:	fbb0 f8fe 	udiv	r8, r0, lr
  40a2c6:	0c21      	lsrs	r1, r4, #16
  40a2c8:	fb0e 0718 	mls	r7, lr, r8, r0
  40a2cc:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  40a2d0:	fb0c f308 	mul.w	r3, ip, r8
  40a2d4:	42bb      	cmp	r3, r7
  40a2d6:	d907      	bls.n	40a2e8 <__divdi3+0x11c>
  40a2d8:	197f      	adds	r7, r7, r5
  40a2da:	f108 31ff 	add.w	r1, r8, #4294967295
  40a2de:	d202      	bcs.n	40a2e6 <__divdi3+0x11a>
  40a2e0:	42bb      	cmp	r3, r7
  40a2e2:	f200 80bd 	bhi.w	40a460 <__divdi3+0x294>
  40a2e6:	4688      	mov	r8, r1
  40a2e8:	1aff      	subs	r7, r7, r3
  40a2ea:	b2a4      	uxth	r4, r4
  40a2ec:	fbb7 f3fe 	udiv	r3, r7, lr
  40a2f0:	fb0e 7713 	mls	r7, lr, r3, r7
  40a2f4:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40a2f8:	fb0c fc03 	mul.w	ip, ip, r3
  40a2fc:	45bc      	cmp	ip, r7
  40a2fe:	d907      	bls.n	40a310 <__divdi3+0x144>
  40a300:	197f      	adds	r7, r7, r5
  40a302:	f103 31ff 	add.w	r1, r3, #4294967295
  40a306:	d202      	bcs.n	40a30e <__divdi3+0x142>
  40a308:	45bc      	cmp	ip, r7
  40a30a:	f200 80a7 	bhi.w	40a45c <__divdi3+0x290>
  40a30e:	460b      	mov	r3, r1
  40a310:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a314:	e7ad      	b.n	40a272 <__divdi3+0xa6>
  40a316:	4252      	negs	r2, r2
  40a318:	ea6f 0606 	mvn.w	r6, r6
  40a31c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a320:	e75d      	b.n	40a1de <__divdi3+0x12>
  40a322:	4240      	negs	r0, r0
  40a324:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a328:	f04f 36ff 	mov.w	r6, #4294967295
  40a32c:	e754      	b.n	40a1d8 <__divdi3+0xc>
  40a32e:	f1c0 0220 	rsb	r2, r0, #32
  40a332:	fa24 f102 	lsr.w	r1, r4, r2
  40a336:	fa07 f300 	lsl.w	r3, r7, r0
  40a33a:	4085      	lsls	r5, r0
  40a33c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40a340:	40d7      	lsrs	r7, r2
  40a342:	4319      	orrs	r1, r3
  40a344:	fbb7 f2fe 	udiv	r2, r7, lr
  40a348:	0c0b      	lsrs	r3, r1, #16
  40a34a:	fb0e 7712 	mls	r7, lr, r2, r7
  40a34e:	fa1f fc85 	uxth.w	ip, r5
  40a352:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40a356:	fb0c f702 	mul.w	r7, ip, r2
  40a35a:	429f      	cmp	r7, r3
  40a35c:	fa04 f400 	lsl.w	r4, r4, r0
  40a360:	d907      	bls.n	40a372 <__divdi3+0x1a6>
  40a362:	195b      	adds	r3, r3, r5
  40a364:	f102 30ff 	add.w	r0, r2, #4294967295
  40a368:	d274      	bcs.n	40a454 <__divdi3+0x288>
  40a36a:	429f      	cmp	r7, r3
  40a36c:	d972      	bls.n	40a454 <__divdi3+0x288>
  40a36e:	3a02      	subs	r2, #2
  40a370:	442b      	add	r3, r5
  40a372:	1bdf      	subs	r7, r3, r7
  40a374:	b289      	uxth	r1, r1
  40a376:	fbb7 f8fe 	udiv	r8, r7, lr
  40a37a:	fb0e 7318 	mls	r3, lr, r8, r7
  40a37e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40a382:	fb0c f708 	mul.w	r7, ip, r8
  40a386:	429f      	cmp	r7, r3
  40a388:	d908      	bls.n	40a39c <__divdi3+0x1d0>
  40a38a:	195b      	adds	r3, r3, r5
  40a38c:	f108 31ff 	add.w	r1, r8, #4294967295
  40a390:	d25c      	bcs.n	40a44c <__divdi3+0x280>
  40a392:	429f      	cmp	r7, r3
  40a394:	d95a      	bls.n	40a44c <__divdi3+0x280>
  40a396:	f1a8 0802 	sub.w	r8, r8, #2
  40a39a:	442b      	add	r3, r5
  40a39c:	1bd8      	subs	r0, r3, r7
  40a39e:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40a3a2:	e78e      	b.n	40a2c2 <__divdi3+0xf6>
  40a3a4:	f1c2 0320 	rsb	r3, r2, #32
  40a3a8:	fa2c f103 	lsr.w	r1, ip, r3
  40a3ac:	fa0e fe02 	lsl.w	lr, lr, r2
  40a3b0:	fa20 f703 	lsr.w	r7, r0, r3
  40a3b4:	ea41 0e0e 	orr.w	lr, r1, lr
  40a3b8:	fa08 f002 	lsl.w	r0, r8, r2
  40a3bc:	fa28 f103 	lsr.w	r1, r8, r3
  40a3c0:	ea4f 451e 	mov.w	r5, lr, lsr #16
  40a3c4:	4338      	orrs	r0, r7
  40a3c6:	fbb1 f8f5 	udiv	r8, r1, r5
  40a3ca:	0c03      	lsrs	r3, r0, #16
  40a3cc:	fb05 1118 	mls	r1, r5, r8, r1
  40a3d0:	fa1f f78e 	uxth.w	r7, lr
  40a3d4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40a3d8:	fb07 f308 	mul.w	r3, r7, r8
  40a3dc:	428b      	cmp	r3, r1
  40a3de:	fa0c fc02 	lsl.w	ip, ip, r2
  40a3e2:	d909      	bls.n	40a3f8 <__divdi3+0x22c>
  40a3e4:	eb11 010e 	adds.w	r1, r1, lr
  40a3e8:	f108 39ff 	add.w	r9, r8, #4294967295
  40a3ec:	d230      	bcs.n	40a450 <__divdi3+0x284>
  40a3ee:	428b      	cmp	r3, r1
  40a3f0:	d92e      	bls.n	40a450 <__divdi3+0x284>
  40a3f2:	f1a8 0802 	sub.w	r8, r8, #2
  40a3f6:	4471      	add	r1, lr
  40a3f8:	1ac9      	subs	r1, r1, r3
  40a3fa:	b280      	uxth	r0, r0
  40a3fc:	fbb1 f3f5 	udiv	r3, r1, r5
  40a400:	fb05 1113 	mls	r1, r5, r3, r1
  40a404:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40a408:	fb07 f703 	mul.w	r7, r7, r3
  40a40c:	428f      	cmp	r7, r1
  40a40e:	d908      	bls.n	40a422 <__divdi3+0x256>
  40a410:	eb11 010e 	adds.w	r1, r1, lr
  40a414:	f103 30ff 	add.w	r0, r3, #4294967295
  40a418:	d216      	bcs.n	40a448 <__divdi3+0x27c>
  40a41a:	428f      	cmp	r7, r1
  40a41c:	d914      	bls.n	40a448 <__divdi3+0x27c>
  40a41e:	3b02      	subs	r3, #2
  40a420:	4471      	add	r1, lr
  40a422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a426:	1bc9      	subs	r1, r1, r7
  40a428:	fba3 890c 	umull	r8, r9, r3, ip
  40a42c:	4549      	cmp	r1, r9
  40a42e:	d309      	bcc.n	40a444 <__divdi3+0x278>
  40a430:	d005      	beq.n	40a43e <__divdi3+0x272>
  40a432:	2200      	movs	r2, #0
  40a434:	e71d      	b.n	40a272 <__divdi3+0xa6>
  40a436:	4696      	mov	lr, r2
  40a438:	e6fe      	b.n	40a238 <__divdi3+0x6c>
  40a43a:	4613      	mov	r3, r2
  40a43c:	e711      	b.n	40a262 <__divdi3+0x96>
  40a43e:	4094      	lsls	r4, r2
  40a440:	4544      	cmp	r4, r8
  40a442:	d2f6      	bcs.n	40a432 <__divdi3+0x266>
  40a444:	3b01      	subs	r3, #1
  40a446:	e7f4      	b.n	40a432 <__divdi3+0x266>
  40a448:	4603      	mov	r3, r0
  40a44a:	e7ea      	b.n	40a422 <__divdi3+0x256>
  40a44c:	4688      	mov	r8, r1
  40a44e:	e7a5      	b.n	40a39c <__divdi3+0x1d0>
  40a450:	46c8      	mov	r8, r9
  40a452:	e7d1      	b.n	40a3f8 <__divdi3+0x22c>
  40a454:	4602      	mov	r2, r0
  40a456:	e78c      	b.n	40a372 <__divdi3+0x1a6>
  40a458:	4613      	mov	r3, r2
  40a45a:	e70a      	b.n	40a272 <__divdi3+0xa6>
  40a45c:	3b02      	subs	r3, #2
  40a45e:	e757      	b.n	40a310 <__divdi3+0x144>
  40a460:	f1a8 0802 	sub.w	r8, r8, #2
  40a464:	442f      	add	r7, r5
  40a466:	e73f      	b.n	40a2e8 <__divdi3+0x11c>

0040a468 <__udivdi3>:
  40a468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a46c:	2b00      	cmp	r3, #0
  40a46e:	d144      	bne.n	40a4fa <__udivdi3+0x92>
  40a470:	428a      	cmp	r2, r1
  40a472:	4615      	mov	r5, r2
  40a474:	4604      	mov	r4, r0
  40a476:	d94f      	bls.n	40a518 <__udivdi3+0xb0>
  40a478:	fab2 f782 	clz	r7, r2
  40a47c:	460e      	mov	r6, r1
  40a47e:	b14f      	cbz	r7, 40a494 <__udivdi3+0x2c>
  40a480:	f1c7 0320 	rsb	r3, r7, #32
  40a484:	40b9      	lsls	r1, r7
  40a486:	fa20 f603 	lsr.w	r6, r0, r3
  40a48a:	fa02 f507 	lsl.w	r5, r2, r7
  40a48e:	430e      	orrs	r6, r1
  40a490:	fa00 f407 	lsl.w	r4, r0, r7
  40a494:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40a498:	0c23      	lsrs	r3, r4, #16
  40a49a:	fbb6 f0fe 	udiv	r0, r6, lr
  40a49e:	b2af      	uxth	r7, r5
  40a4a0:	fb0e 6110 	mls	r1, lr, r0, r6
  40a4a4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40a4a8:	fb07 f100 	mul.w	r1, r7, r0
  40a4ac:	4299      	cmp	r1, r3
  40a4ae:	d909      	bls.n	40a4c4 <__udivdi3+0x5c>
  40a4b0:	195b      	adds	r3, r3, r5
  40a4b2:	f100 32ff 	add.w	r2, r0, #4294967295
  40a4b6:	f080 80ec 	bcs.w	40a692 <__udivdi3+0x22a>
  40a4ba:	4299      	cmp	r1, r3
  40a4bc:	f240 80e9 	bls.w	40a692 <__udivdi3+0x22a>
  40a4c0:	3802      	subs	r0, #2
  40a4c2:	442b      	add	r3, r5
  40a4c4:	1a5a      	subs	r2, r3, r1
  40a4c6:	b2a4      	uxth	r4, r4
  40a4c8:	fbb2 f3fe 	udiv	r3, r2, lr
  40a4cc:	fb0e 2213 	mls	r2, lr, r3, r2
  40a4d0:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40a4d4:	fb07 f703 	mul.w	r7, r7, r3
  40a4d8:	4297      	cmp	r7, r2
  40a4da:	d908      	bls.n	40a4ee <__udivdi3+0x86>
  40a4dc:	1952      	adds	r2, r2, r5
  40a4de:	f103 31ff 	add.w	r1, r3, #4294967295
  40a4e2:	f080 80d8 	bcs.w	40a696 <__udivdi3+0x22e>
  40a4e6:	4297      	cmp	r7, r2
  40a4e8:	f240 80d5 	bls.w	40a696 <__udivdi3+0x22e>
  40a4ec:	3b02      	subs	r3, #2
  40a4ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40a4f2:	2600      	movs	r6, #0
  40a4f4:	4631      	mov	r1, r6
  40a4f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a4fa:	428b      	cmp	r3, r1
  40a4fc:	d847      	bhi.n	40a58e <__udivdi3+0x126>
  40a4fe:	fab3 f683 	clz	r6, r3
  40a502:	2e00      	cmp	r6, #0
  40a504:	d148      	bne.n	40a598 <__udivdi3+0x130>
  40a506:	428b      	cmp	r3, r1
  40a508:	d302      	bcc.n	40a510 <__udivdi3+0xa8>
  40a50a:	4282      	cmp	r2, r0
  40a50c:	f200 80cd 	bhi.w	40a6aa <__udivdi3+0x242>
  40a510:	2001      	movs	r0, #1
  40a512:	4631      	mov	r1, r6
  40a514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a518:	b912      	cbnz	r2, 40a520 <__udivdi3+0xb8>
  40a51a:	2501      	movs	r5, #1
  40a51c:	fbb5 f5f2 	udiv	r5, r5, r2
  40a520:	fab5 f885 	clz	r8, r5
  40a524:	f1b8 0f00 	cmp.w	r8, #0
  40a528:	d177      	bne.n	40a61a <__udivdi3+0x1b2>
  40a52a:	1b4a      	subs	r2, r1, r5
  40a52c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40a530:	b2af      	uxth	r7, r5
  40a532:	2601      	movs	r6, #1
  40a534:	fbb2 f0fe 	udiv	r0, r2, lr
  40a538:	0c23      	lsrs	r3, r4, #16
  40a53a:	fb0e 2110 	mls	r1, lr, r0, r2
  40a53e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40a542:	fb07 f300 	mul.w	r3, r7, r0
  40a546:	428b      	cmp	r3, r1
  40a548:	d907      	bls.n	40a55a <__udivdi3+0xf2>
  40a54a:	1949      	adds	r1, r1, r5
  40a54c:	f100 32ff 	add.w	r2, r0, #4294967295
  40a550:	d202      	bcs.n	40a558 <__udivdi3+0xf0>
  40a552:	428b      	cmp	r3, r1
  40a554:	f200 80ba 	bhi.w	40a6cc <__udivdi3+0x264>
  40a558:	4610      	mov	r0, r2
  40a55a:	1ac9      	subs	r1, r1, r3
  40a55c:	b2a4      	uxth	r4, r4
  40a55e:	fbb1 f3fe 	udiv	r3, r1, lr
  40a562:	fb0e 1113 	mls	r1, lr, r3, r1
  40a566:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  40a56a:	fb07 f703 	mul.w	r7, r7, r3
  40a56e:	42a7      	cmp	r7, r4
  40a570:	d908      	bls.n	40a584 <__udivdi3+0x11c>
  40a572:	1964      	adds	r4, r4, r5
  40a574:	f103 32ff 	add.w	r2, r3, #4294967295
  40a578:	f080 808f 	bcs.w	40a69a <__udivdi3+0x232>
  40a57c:	42a7      	cmp	r7, r4
  40a57e:	f240 808c 	bls.w	40a69a <__udivdi3+0x232>
  40a582:	3b02      	subs	r3, #2
  40a584:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40a588:	4631      	mov	r1, r6
  40a58a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a58e:	2600      	movs	r6, #0
  40a590:	4630      	mov	r0, r6
  40a592:	4631      	mov	r1, r6
  40a594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a598:	f1c6 0420 	rsb	r4, r6, #32
  40a59c:	fa22 f504 	lsr.w	r5, r2, r4
  40a5a0:	40b3      	lsls	r3, r6
  40a5a2:	432b      	orrs	r3, r5
  40a5a4:	fa20 fc04 	lsr.w	ip, r0, r4
  40a5a8:	fa01 f706 	lsl.w	r7, r1, r6
  40a5ac:	fa21 f504 	lsr.w	r5, r1, r4
  40a5b0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40a5b4:	ea4c 0707 	orr.w	r7, ip, r7
  40a5b8:	fbb5 f8fe 	udiv	r8, r5, lr
  40a5bc:	0c39      	lsrs	r1, r7, #16
  40a5be:	fb0e 5518 	mls	r5, lr, r8, r5
  40a5c2:	fa1f fc83 	uxth.w	ip, r3
  40a5c6:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  40a5ca:	fb0c f108 	mul.w	r1, ip, r8
  40a5ce:	42a9      	cmp	r1, r5
  40a5d0:	fa02 f206 	lsl.w	r2, r2, r6
  40a5d4:	d904      	bls.n	40a5e0 <__udivdi3+0x178>
  40a5d6:	18ed      	adds	r5, r5, r3
  40a5d8:	f108 34ff 	add.w	r4, r8, #4294967295
  40a5dc:	d367      	bcc.n	40a6ae <__udivdi3+0x246>
  40a5de:	46a0      	mov	r8, r4
  40a5e0:	1a6d      	subs	r5, r5, r1
  40a5e2:	b2bf      	uxth	r7, r7
  40a5e4:	fbb5 f4fe 	udiv	r4, r5, lr
  40a5e8:	fb0e 5514 	mls	r5, lr, r4, r5
  40a5ec:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  40a5f0:	fb0c fc04 	mul.w	ip, ip, r4
  40a5f4:	458c      	cmp	ip, r1
  40a5f6:	d904      	bls.n	40a602 <__udivdi3+0x19a>
  40a5f8:	18c9      	adds	r1, r1, r3
  40a5fa:	f104 35ff 	add.w	r5, r4, #4294967295
  40a5fe:	d35c      	bcc.n	40a6ba <__udivdi3+0x252>
  40a600:	462c      	mov	r4, r5
  40a602:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40a606:	ebcc 0101 	rsb	r1, ip, r1
  40a60a:	fba4 2302 	umull	r2, r3, r4, r2
  40a60e:	4299      	cmp	r1, r3
  40a610:	d348      	bcc.n	40a6a4 <__udivdi3+0x23c>
  40a612:	d044      	beq.n	40a69e <__udivdi3+0x236>
  40a614:	4620      	mov	r0, r4
  40a616:	2600      	movs	r6, #0
  40a618:	e76c      	b.n	40a4f4 <__udivdi3+0x8c>
  40a61a:	f1c8 0420 	rsb	r4, r8, #32
  40a61e:	fa01 f308 	lsl.w	r3, r1, r8
  40a622:	fa05 f508 	lsl.w	r5, r5, r8
  40a626:	fa20 f704 	lsr.w	r7, r0, r4
  40a62a:	40e1      	lsrs	r1, r4
  40a62c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40a630:	431f      	orrs	r7, r3
  40a632:	fbb1 f6fe 	udiv	r6, r1, lr
  40a636:	0c3a      	lsrs	r2, r7, #16
  40a638:	fb0e 1116 	mls	r1, lr, r6, r1
  40a63c:	fa1f fc85 	uxth.w	ip, r5
  40a640:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40a644:	fb0c f206 	mul.w	r2, ip, r6
  40a648:	429a      	cmp	r2, r3
  40a64a:	fa00 f408 	lsl.w	r4, r0, r8
  40a64e:	d907      	bls.n	40a660 <__udivdi3+0x1f8>
  40a650:	195b      	adds	r3, r3, r5
  40a652:	f106 31ff 	add.w	r1, r6, #4294967295
  40a656:	d237      	bcs.n	40a6c8 <__udivdi3+0x260>
  40a658:	429a      	cmp	r2, r3
  40a65a:	d935      	bls.n	40a6c8 <__udivdi3+0x260>
  40a65c:	3e02      	subs	r6, #2
  40a65e:	442b      	add	r3, r5
  40a660:	1a9b      	subs	r3, r3, r2
  40a662:	b2bf      	uxth	r7, r7
  40a664:	fbb3 f0fe 	udiv	r0, r3, lr
  40a668:	fb0e 3310 	mls	r3, lr, r0, r3
  40a66c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  40a670:	fb0c f100 	mul.w	r1, ip, r0
  40a674:	4299      	cmp	r1, r3
  40a676:	d907      	bls.n	40a688 <__udivdi3+0x220>
  40a678:	195b      	adds	r3, r3, r5
  40a67a:	f100 32ff 	add.w	r2, r0, #4294967295
  40a67e:	d221      	bcs.n	40a6c4 <__udivdi3+0x25c>
  40a680:	4299      	cmp	r1, r3
  40a682:	d91f      	bls.n	40a6c4 <__udivdi3+0x25c>
  40a684:	3802      	subs	r0, #2
  40a686:	442b      	add	r3, r5
  40a688:	1a5a      	subs	r2, r3, r1
  40a68a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  40a68e:	4667      	mov	r7, ip
  40a690:	e750      	b.n	40a534 <__udivdi3+0xcc>
  40a692:	4610      	mov	r0, r2
  40a694:	e716      	b.n	40a4c4 <__udivdi3+0x5c>
  40a696:	460b      	mov	r3, r1
  40a698:	e729      	b.n	40a4ee <__udivdi3+0x86>
  40a69a:	4613      	mov	r3, r2
  40a69c:	e772      	b.n	40a584 <__udivdi3+0x11c>
  40a69e:	40b0      	lsls	r0, r6
  40a6a0:	4290      	cmp	r0, r2
  40a6a2:	d2b7      	bcs.n	40a614 <__udivdi3+0x1ac>
  40a6a4:	1e60      	subs	r0, r4, #1
  40a6a6:	2600      	movs	r6, #0
  40a6a8:	e724      	b.n	40a4f4 <__udivdi3+0x8c>
  40a6aa:	4630      	mov	r0, r6
  40a6ac:	e722      	b.n	40a4f4 <__udivdi3+0x8c>
  40a6ae:	42a9      	cmp	r1, r5
  40a6b0:	d995      	bls.n	40a5de <__udivdi3+0x176>
  40a6b2:	f1a8 0802 	sub.w	r8, r8, #2
  40a6b6:	441d      	add	r5, r3
  40a6b8:	e792      	b.n	40a5e0 <__udivdi3+0x178>
  40a6ba:	458c      	cmp	ip, r1
  40a6bc:	d9a0      	bls.n	40a600 <__udivdi3+0x198>
  40a6be:	3c02      	subs	r4, #2
  40a6c0:	4419      	add	r1, r3
  40a6c2:	e79e      	b.n	40a602 <__udivdi3+0x19a>
  40a6c4:	4610      	mov	r0, r2
  40a6c6:	e7df      	b.n	40a688 <__udivdi3+0x220>
  40a6c8:	460e      	mov	r6, r1
  40a6ca:	e7c9      	b.n	40a660 <__udivdi3+0x1f8>
  40a6cc:	3802      	subs	r0, #2
  40a6ce:	4429      	add	r1, r5
  40a6d0:	e743      	b.n	40a55a <__udivdi3+0xf2>
  40a6d2:	bf00      	nop

0040a6d4 <sd_trans_multipliers>:
  40a6d4:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  40a6e4:	000f 0000 0014 0000 0019 0000 001e 0000     ................
  40a6f4:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
  40a704:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0040a714 <sd_mmc_trans_units>:
  40a714:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

0040a730 <mmc_trans_multipliers>:
  40a730:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  40a740:	000f 0000 0014 0000 001a 0000 001e 0000     ................
  40a750:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
  40a760:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...
  40a770:	2a22 3c3a 3f3e 7f7c 0000 0000 2c2b 3d3b     "*:<>?|.....+,;=
  40a780:	5d5b 0000 feeb 4d90 4453 534f 2e35 0030     [].....MSDOS5.0.
  40a790:	4f4e 4e20 4d41 2045 2020 4620 5441 3233     NO NAME    FAT32
  40a7a0:	2020 0020 4f4e 4e20 4d41 2045 2020 4620        .NO NAME    F
  40a7b0:	5441 2020 2020 0020                         AT     .

0040a7b8 <LfnOfs>:
  40a7b8:	0301 0705 0e09 1210 1614 1c18 001e 0000     ................

0040a7c8 <excvt.4522>:
  40a7c8:	9a80 b690 b78e 808f d3d2 d8d4 ded7 8f8e     ................
  40a7d8:	9290 e292 e399 ebea 9959 9d9a 9d9c 9f9e     ........Y.......
  40a7e8:	d6b5 e9e0 a5a5 a7a6 a9a8 abaa 21ac afae     .............!..
  40a7f8:	b1b0 b3b2 b5b4 b7b6 b9b8 bbba bdbc bfbe     ................
  40a808:	c1c0 c3c2 c5c4 c7c7 c9c8 cbca cdcc cfce     ................
  40a818:	d1d0 d3d2 d5d4 d7d6 d9d8 dbda dddc dfde     ................
  40a828:	e1e0 e3e2 e5e5 e7e6 e9e7 ebea eded efee     ................
  40a838:	f1f0 f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe     ................

0040a848 <Tbl>:
  40a848:	00c7 00fc 00e9 00e2 00e4 00e0 00e5 00e7     ................
  40a858:	00ea 00eb 00e8 00ef 00ee 00ec 00c4 00c5     ................
  40a868:	00c9 00e6 00c6 00f4 00f6 00f2 00fb 00f9     ................
  40a878:	00ff 00d6 00dc 00f8 00a3 00d8 00d7 0192     ................
  40a888:	00e1 00ed 00f3 00fa 00f1 00d1 00aa 00ba     ................
  40a898:	00bf 00ae 00ac 00bd 00bc 00a1 00ab 00bb     ................
  40a8a8:	2591 2592 2593 2502 2524 00c1 00c2 00c0     .%.%.%.%$%......
  40a8b8:	00a9 2563 2551 2557 255d 00a2 00a5 2510     ..c%Q%W%]%.....%
  40a8c8:	2514 2534 252c 251c 2500 253c 00e3 00c3     .%4%,%.%.%<%....
  40a8d8:	255a 2554 2569 2566 2560 2550 256c 00a4     Z%T%i%f%`%P%l%..
  40a8e8:	00f0 00d0 00ca 00cb 00c8 0131 00cd 00ce     ..........1.....
  40a8f8:	00cf 2518 250c 2588 2584 00a6 00cc 2580     ...%.%.%.%.....%
  40a908:	00d3 00df 00d4 00d2 00f5 00d5 00b5 00fe     ................
  40a918:	00de 00da 00db 00d9 00fd 00dd 00af 00b4     ................
  40a928:	00ad 00b1 2017 00be 00b6 00a7 00f7 00b8     ..... ..........
  40a938:	00b0 00a8 00b7 00b9 00b3 00b2 25a0 00a0     .............%..

0040a948 <tbl_lower.4272>:
  40a948:	0061 0062 0063 0064 0065 0066 0067 0068     a.b.c.d.e.f.g.h.
  40a958:	0069 006a 006b 006c 006d 006e 006f 0070     i.j.k.l.m.n.o.p.
  40a968:	0071 0072 0073 0074 0075 0076 0077 0078     q.r.s.t.u.v.w.x.
  40a978:	0079 007a 00a1 00a2 00a3 00a5 00ac 00af     y.z.............
  40a988:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
  40a998:	00e8 00e9 00ea 00eb 00ec 00ed 00ee 00ef     ................
  40a9a8:	00f0 00f1 00f2 00f3 00f4 00f5 00f6 00f8     ................
  40a9b8:	00f9 00fa 00fb 00fc 00fd 00fe 00ff 0101     ................
  40a9c8:	0103 0105 0107 0109 010b 010d 010f 0111     ................
  40a9d8:	0113 0115 0117 0119 011b 011d 011f 0121     ..............!.
  40a9e8:	0123 0125 0127 0129 012b 012d 012f 0131     #.%.'.).+.-./.1.
  40a9f8:	0133 0135 0137 013a 013c 013e 0140 0142     3.5.7.:.<.>.@.B.
  40aa08:	0144 0146 0148 014b 014d 014f 0151 0153     D.F.H.K.M.O.Q.S.
  40aa18:	0155 0157 0159 015b 015d 015f 0161 0163     U.W.Y.[.]._.a.c.
  40aa28:	0165 0167 0169 016b 016d 016f 0171 0173     e.g.i.k.m.o.q.s.
  40aa38:	0175 0177 017a 017c 017e 0192 03b1 03b2     u.w.z.|.~.......
  40aa48:	03b3 03b4 03b5 03b6 03b7 03b8 03b9 03ba     ................
  40aa58:	03bb 03bc 03bd 03be 03bf 03c0 03c1 03c3     ................
  40aa68:	03c4 03c5 03c6 03c7 03c8 03c9 03ca 0430     ..............0.
  40aa78:	0431 0432 0433 0434 0435 0436 0437 0438     1.2.3.4.5.6.7.8.
  40aa88:	0439 043a 043b 043c 043d 043e 043f 0440     9.:.;.<.=.>.?.@.
  40aa98:	0441 0442 0443 0444 0445 0446 0447 0448     A.B.C.D.E.F.G.H.
  40aaa8:	0449 044a 044b 044c 044d 044e 044f 0451     I.J.K.L.M.N.O.Q.
  40aab8:	0452 0453 0454 0455 0456 0457 0458 0459     R.S.T.U.V.W.X.Y.
  40aac8:	045a 045b 045c 045e 045f 2170 2171 2172     Z.[.\.^._.p!q!r!
  40aad8:	2173 2174 2175 2176 2177 2178 2179 217a     s!t!u!v!w!x!y!z!
  40aae8:	217b 217c 217d 217e 217f ff41 ff42 ff43     {!|!}!~!.!A.B.C.
  40aaf8:	ff44 ff45 ff46 ff47 ff48 ff49 ff4a ff4b     D.E.F.G.H.I.J.K.
  40ab08:	ff4c ff4d ff4e ff4f ff50 ff51 ff52 ff53     L.M.N.O.P.Q.R.S.
  40ab18:	ff54 ff55 ff56 ff57 ff58 ff59 ff5a 0000     T.U.V.W.X.Y.Z...

0040ab28 <tbl_upper.4273>:
  40ab28:	0041 0042 0043 0044 0045 0046 0047 0048     A.B.C.D.E.F.G.H.
  40ab38:	0049 004a 004b 004c 004d 004e 004f 0050     I.J.K.L.M.N.O.P.
  40ab48:	0051 0052 0053 0054 0055 0056 0057 0058     Q.R.S.T.U.V.W.X.
  40ab58:	0059 005a 0021 ffe0 ffe1 ffe5 ffe2 ffe3     Y.Z.!...........
  40ab68:	00c0 00c1 00c2 00c3 00c4 00c5 00c6 00c7     ................
  40ab78:	00c8 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
  40ab88:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d8     ................
  40ab98:	00d9 00da 00db 00dc 00dd 00de 0178 0100     ............x...
  40aba8:	0102 0104 0106 0108 010a 010c 010e 0110     ................
  40abb8:	0112 0114 0116 0118 011a 011c 011e 0120     .............. .
  40abc8:	0122 0124 0126 0128 012a 012c 012e 0130     ".$.&.(.*.,...0.
  40abd8:	0132 0134 0136 0139 013b 013d 013f 0141     2.4.6.9.;.=.?.A.
  40abe8:	0143 0145 0147 014a 014c 014e 0150 0152     C.E.G.J.L.N.P.R.
  40abf8:	0154 0156 0158 015a 015c 015e 0160 0162     T.V.X.Z.\.^.`.b.
  40ac08:	0164 0166 0168 016a 016c 016e 0170 0172     d.f.h.j.l.n.p.r.
  40ac18:	0174 0176 0179 017b 017d 0191 0391 0392     t.v.y.{.}.......
  40ac28:	0393 0394 0395 0396 0397 0398 0399 039a     ................
  40ac38:	039b 039c 039d 039e 039f 03a0 03a1 03a3     ................
  40ac48:	03a4 03a5 03a6 03a7 03a8 03a9 03aa 0410     ................
  40ac58:	0411 0412 0413 0414 0415 0416 0417 0418     ................
  40ac68:	0419 041a 041b 041c 041d 041e 041f 0420     .............. .
  40ac78:	0421 0422 0423 0424 0425 0426 0427 0428     !.".#.$.%.&.'.(.
  40ac88:	0429 042a 042b 042c 042d 042e 042f 0401     ).*.+.,.-.../...
  40ac98:	0402 0403 0404 0405 0406 0407 0408 0409     ................
  40aca8:	040a 040b 040c 040e 040f 2160 2161 2162     ..........`!a!b!
  40acb8:	2163 2164 2165 2166 2167 2168 2169 216a     c!d!e!f!g!h!i!j!
  40acc8:	216b 216c 216d 216e 216f ff21 ff22 ff23     k!l!m!n!o!!.".#.
  40acd8:	ff24 ff25 ff26 ff27 ff28 ff29 ff2a ff2b     $.%.&.'.(.).*.+.
  40ace8:	ff2c ff2d ff2e ff2f ff30 ff31 ff32 ff33     ,.-.../.0.1.2.3.
  40acf8:	ff34 ff35 ff36 ff37 ff38 ff39 ff3a 0000     4.5.6.7.8.9.:...
  40ad08:	3a30 7325 0000 0000 f3cf fcf2 203a 7325     0:%s........: %s
  40ad18:	0000 0000 6143 6472 6920 736e 6174 6c6c     ....Card install
  40ad28:	4620 4941 0a4c 000d 6c50 6165 6573 7520      FAIL...Please u
  40ad38:	706e 756c 2067 6e61 2064 6572 702d 756c     nplug and re-plu
  40ad48:	2067 6874 2065 6163 6472 0d2e 0000 0000     g the card......
  40ad58:	6f4d 6e75 2074 6964 6b73 2e2e 0a2e 0000     Mount disk......
  40ad68:	465b 4941 5d4c 7220 7365 2520 0a64 0000     [FAIL] res %d...
  40ad78:	4f5b 5d4b 000a 0000 f2ce f0ea f2fb e5e8     [OK]............
  40ad88:	f420 e9e0 e0eb ed20 20e0 f2f7 ede5 e5e8      ..... .. ......
  40ad98:	2e2e 0a2e 0000 0000 e8d7 e0f2 ece5 e820     .............. .
  40ada8:	20e7 e0f4 ebe9 28e0 20e2 e8f6 ebea 2ce5     . .....(. .....,
  40adb8:	e420 20ee e5f2 20f5 eeef 20f0 eeef e0ea      .. ... ... ....
  40adc8:	e520 f2f1 20fc e0e4 eded e5fb 2e29 2e2e      .... ......)...
  40add8:	000a 0000 e0f4 ebe9 ee20 eaf2 e7e0 ebe0     ........ .......
  40ade8:	fff1 f720 f2e8 f2e0 f1fc 20ff 6572 2073     .. ........ res 
  40adf8:	6425 000a e0f4 ebe9 ed20 20e5 eef2 0af2     %d...... .. ....
  40ae08:	0000 0000 e0f4 ebe9 5220 4649 0a46 0000     ........ RIFF...
  40ae18:	e0f4 ebe9 5720 5641 0a45 0000 e0f4 ebe9     .... WAVE.......
  40ae28:	ed20 20e5 4157 4556 000a 0000 e0f0 e4e7      .. WAVE........
  40ae38:	ebe5 6420 7461 2061 e0ed e4e9 ede5 000a     .. data ........
  40ae48:	e0f0 ece7 f0e5 2520 3830 586c 000a 0000     ...... %08lX....
  40ae58:	ebe4 f2e8 ebe5 edfc f1ee fcf2 ef28 20ee     ............(.. 
  40ae68:	eeea e8eb e5f7 f2f1 f3e2 e120 e9e0 20f2     .......... .... 
  40ae78:	20e2 eeef eef2 e5ea 2029 7525 f120 eae5     . ......) %u ...
  40ae88:	000a 0000 e0f0 e4e7 ebe5 6420 7461 2061     .......... data 
  40ae98:	e5ed ed20 e9e0 e5e4 0aed 0000 6554 7473     .. .........Test
  40aea8:	6920 2073 7573 6363 7365 6673 6c75 0d2e      is successful..
  40aeb8:	0000 0000 6c70 7961 003d 0000 7473 706f     ....play=...stop
  40aec8:	0000 0000 0a0c 2d0d 202d 4453 4d2f 434d     .......-- SD/MMC
  40aed8:	532f 4944 204f 6143 6472 4520 6178 706d     /SDIO Card Examp
  40aee8:	656c 6f20 206e 6146 4674 2073 2d2d 000d     le on FatFs --..
  40aef8:	2d2d 4320 6d6f 6970 656c 3a64 2520 2073     -- Compiled: %s 
  40af08:	7325 2d20 0d2d 0000 6546 2062 3432 3220     %s --...Feb 24 2
  40af18:	3130 0036 3030 303a 3a30 3432 0000 0000     016.00:00:24....
  40af28:	0043 0000                                   C...

0040af2c <_global_impure_ptr>:
  40af2c:	0038 2000                                   8.. 

0040af30 <zeroes.6911>:
  40af30:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040af40 <blanks.6910>:
  40af40:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40af50:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  40af60:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  40af70:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  40af80:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  40af90:	0030 0000                                   0...

0040af94 <zeroes.6869>:
  40af94:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040afa4 <blanks.6868>:
  40afa4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40afb4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40afc4:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040afd0 <__mprec_tens>:
  40afd0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  40afe0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  40aff0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  40b000:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  40b010:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  40b020:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  40b030:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  40b040:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  40b050:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  40b060:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  40b070:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  40b080:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  40b090:	9db4 79d9 7843 44ea                         ...yCx.D

0040b098 <p05.5302>:
  40b098:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

0040b0a8 <__mprec_bigtens>:
  40b0a8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  40b0b8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  40b0c8:	bf3c 7f73 4fdd 7515                         <.s..O.u

0040b0d0 <_init>:
  40b0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b0d2:	bf00      	nop
  40b0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b0d6:	bc08      	pop	{r3}
  40b0d8:	469e      	mov	lr, r3
  40b0da:	4770      	bx	lr

0040b0dc <__init_array_start>:
  40b0dc:	00406e7d 	.word	0x00406e7d

0040b0e0 <__frame_dummy_init_array_entry>:
  40b0e0:	004000f1                                ..@.

0040b0e4 <_fini>:
  40b0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b0e6:	bf00      	nop
  40b0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b0ea:	bc08      	pop	{r3}
  40b0ec:	469e      	mov	lr, r3
  40b0ee:	4770      	bx	lr

0040b0f0 <__fini_array_start>:
  40b0f0:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <sd_mmc_cards>:
	...
20000014:	0006 0000 0000 0000 0000 0000 0000 0000     ................
	...

20000030 <g_interrupt_enabled>:
20000030:	0001 0000                                   ....

20000034 <SystemCoreClock>:
20000034:	0900 003d                                   ..=.

20000038 <impure_data>:
20000038:	0000 0000 0324 2000 038c 2000 03f4 2000     ....$.. ... ... 
	...
2000006c:	af28 0040 0000 0000 0000 0000 0000 0000     (.@.............
	...
200000e0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000f0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000460 <_impure_ptr>:
20000460:	0038 2000                                   8.. 

20000464 <lconv>:
20000464:	afcc 0040 ad9c 0040 ad9c 0040 ad9c 0040     ..@...@...@...@.
20000474:	ad9c 0040 ad9c 0040 ad9c 0040 ad9c 0040     ..@...@...@...@.
20000484:	ad9c 0040 ad9c 0040 ffff ffff ffff ffff     ..@...@.........
20000494:	ffff ffff ffff 0000                         ........

2000049c <lc_ctype_charset>:
2000049c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

200004bc <__mb_cur_max>:
200004bc:	0001 0000                                   ....

200004c0 <__malloc_av_>:
	...
200004c8:	04c0 2000 04c0 2000 04c8 2000 04c8 2000     ... ... ... ... 
200004d8:	04d0 2000 04d0 2000 04d8 2000 04d8 2000     ... ... ... ... 
200004e8:	04e0 2000 04e0 2000 04e8 2000 04e8 2000     ... ... ... ... 
200004f8:	04f0 2000 04f0 2000 04f8 2000 04f8 2000     ... ... ... ... 
20000508:	0500 2000 0500 2000 0508 2000 0508 2000     ... ... ... ... 
20000518:	0510 2000 0510 2000 0518 2000 0518 2000     ... ... ... ... 
20000528:	0520 2000 0520 2000 0528 2000 0528 2000      ..  .. (.. (.. 
20000538:	0530 2000 0530 2000 0538 2000 0538 2000     0.. 0.. 8.. 8.. 
20000548:	0540 2000 0540 2000 0548 2000 0548 2000     @.. @.. H.. H.. 
20000558:	0550 2000 0550 2000 0558 2000 0558 2000     P.. P.. X.. X.. 
20000568:	0560 2000 0560 2000 0568 2000 0568 2000     `.. `.. h.. h.. 
20000578:	0570 2000 0570 2000 0578 2000 0578 2000     p.. p.. x.. x.. 
20000588:	0580 2000 0580 2000 0588 2000 0588 2000     ... ... ... ... 
20000598:	0590 2000 0590 2000 0598 2000 0598 2000     ... ... ... ... 
200005a8:	05a0 2000 05a0 2000 05a8 2000 05a8 2000     ... ... ... ... 
200005b8:	05b0 2000 05b0 2000 05b8 2000 05b8 2000     ... ... ... ... 
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 
20000848:	0840 2000 0840 2000 0848 2000 0848 2000     @.. @.. H.. H.. 
20000858:	0850 2000 0850 2000 0858 2000 0858 2000     P.. P.. X.. X.. 
20000868:	0860 2000 0860 2000 0868 2000 0868 2000     `.. `.. h.. h.. 
20000878:	0870 2000 0870 2000 0878 2000 0878 2000     p.. p.. x.. x.. 
20000888:	0880 2000 0880 2000 0888 2000 0888 2000     ... ... ... ... 
20000898:	0890 2000 0890 2000 0898 2000 0898 2000     ... ... ... ... 
200008a8:	08a0 2000 08a0 2000 08a8 2000 08a8 2000     ... ... ... ... 
200008b8:	08b0 2000 08b0 2000 08b8 2000 08b8 2000     ... ... ... ... 

200008c8 <__malloc_trim_threshold>:
200008c8:	0000 0002                                   ....

200008cc <__malloc_sbrk_base>:
200008cc:	ffff ffff                                   ....

200008d0 <__wctomb>:
200008d0:	9d9d 0040                                   ..@.
