// Seed: 43272516
module module_0 (
    input tri  id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri  id_5
);
  assign id_7[1][1] = id_0 & id_4 ^ 1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    input wand id_9,
    input wor id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wand id_14
);
  module_0(
      id_8, id_11, id_11, id_13, id_9, id_11
  );
endmodule
