INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Registers/Registers.srcs/sources_1/new/REG_SIPO_4Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_SIPO_4Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Registers/Registers.srcs/sources_1/new/REG_16bit_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_16bit_SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Registers/Registers.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
