--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2_RTEX_MARKING.twx CNC2_FC_V2_RTEX_MARKING.ncd -o
CNC2_FC_V2_RTEX_MARKING.twr CNC2_FC_V2_RTEX_MARKING.pcf -ucf
CNC2_FC_V2_RTEX_MARKING.ucf

Design file:              CNC2_FC_V2_RTEX_MARKING.ncd
Physical constraint file: CNC2_FC_V2_RTEX_MARKING.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306289098 paths analyzed, 15797 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.918ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2 (SLICE_X13Y61.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.950ns (Levels of Logic = 5)
  Clock Path Skew:      1.901ns (1.356 - -0.545)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.B5      net (fanout=1)        0.359   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.BMUX    Tilo                  0.313   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y45.A3      net (fanout=3)        0.316   N7
    SLICE_X35Y45.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS0n_1
    SLICE_X25Y43.D5      net (fanout=3)        0.977   AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X25Y43.D       Tilo                  0.259   N15
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X25Y57.B4      net (fanout=2)        1.413   N15
    SLICE_X25Y57.B       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1221
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X35Y71.B6      net (fanout=24)       1.995   CNC2_FC_V2_RTEX_MARKING/spi_dac_Select
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.340   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2
    -------------------------------------------------  ---------------------------
    Total                                     13.950ns (2.080ns logic, 11.870ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.465 - 0.348)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.BMUX    Tshcko                0.461   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_WR_n_AND_388_o
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X35Y71.B3      net (fanout=19)       2.484   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.340   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2
    -------------------------------------------------  ---------------------------
    Total                                     10.354ns (1.060ns logic, 9.294ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.376 - 0.297)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.447   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X35Y71.B1      net (fanout=18)       1.906   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.340   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_2
    -------------------------------------------------  ---------------------------
    Total                                      9.762ns (1.046ns logic, 8.716ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1 (SLICE_X13Y61.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.934ns (Levels of Logic = 5)
  Clock Path Skew:      1.901ns (1.356 - -0.545)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.B5      net (fanout=1)        0.359   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.BMUX    Tilo                  0.313   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y45.A3      net (fanout=3)        0.316   N7
    SLICE_X35Y45.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS0n_1
    SLICE_X25Y43.D5      net (fanout=3)        0.977   AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X25Y43.D       Tilo                  0.259   N15
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X25Y57.B4      net (fanout=2)        1.413   N15
    SLICE_X25Y57.B       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1221
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X35Y71.B6      net (fanout=24)       1.995   CNC2_FC_V2_RTEX_MARKING/spi_dac_Select
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.324   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1
    -------------------------------------------------  ---------------------------
    Total                                     13.934ns (2.064ns logic, 11.870ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.338ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.465 - 0.348)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.BMUX    Tshcko                0.461   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_WR_n_AND_388_o
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X35Y71.B3      net (fanout=19)       2.484   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.324   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1
    -------------------------------------------------  ---------------------------
    Total                                     10.338ns (1.044ns logic, 9.294ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.376 - 0.297)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.447   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X35Y71.B1      net (fanout=18)       1.906   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.324   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_1
    -------------------------------------------------  ---------------------------
    Total                                      9.746ns (1.030ns logic, 8.716ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3 (SLICE_X13Y61.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.926ns (Levels of Logic = 5)
  Clock Path Skew:      1.901ns (1.356 - -0.545)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.B5      net (fanout=1)        0.359   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.BMUX    Tilo                  0.313   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y45.A3      net (fanout=3)        0.316   N7
    SLICE_X35Y45.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS0n_1
    SLICE_X25Y43.D5      net (fanout=3)        0.977   AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X25Y43.D       Tilo                  0.259   N15
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X25Y57.B4      net (fanout=2)        1.413   N15
    SLICE_X25Y57.B       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1221
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X35Y71.B6      net (fanout=24)       1.995   CNC2_FC_V2_RTEX_MARKING/spi_dac_Select
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.316   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    -------------------------------------------------  ---------------------------
    Total                                     13.926ns (2.056ns logic, 11.870ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.465 - 0.348)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.BMUX    Tshcko                0.461   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_WR_n_AND_388_o
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X35Y71.B3      net (fanout=19)       2.484   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.316   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    -------------------------------------------------  ---------------------------
    Total                                     10.330ns (1.036ns logic, 9.294ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.376 - 0.297)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.447   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X35Y71.B1      net (fanout=18)       1.906   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X35Y71.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/_n0098_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv1
    SLICE_X13Y61.CE      net (fanout=4)        6.810   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0206_inv
    SLICE_X13Y61.CLK     Tceck                 0.316   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value_3
    -------------------------------------------------  ---------------------------
    Total                                      9.738ns (1.022ns logic, 8.716ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1 (SLICE_X30Y47.B6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.798ns (Levels of Logic = 2)
  Clock Path Skew:      1.325ns (1.077 - -0.248)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y42.A6      net (fanout=24)       0.965   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y42.A       Tilo                  0.156   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y47.B6      net (fanout=16)       0.280   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y47.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<1>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<9>LogicTrst
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.553ns logic, 1.245ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.242ns (Levels of Logic = 4)
  Clock Path Skew:      1.413ns (1.077 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.B5      net (fanout=1)        0.196   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.BMUX    Tilo                  0.203   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y42.A5      net (fanout=3)        0.300   N7
    SLICE_X35Y42.A       Tilo                  0.156   N890
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X31Y42.A1      net (fanout=25)       0.556   AddressDecoderCS0n
    SLICE_X31Y42.A       Tilo                  0.156   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y47.B6      net (fanout=16)       0.280   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y47.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<1>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<9>LogicTrst
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.910ns logic, 1.332ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.318ns (Levels of Logic = 4)
  Clock Path Skew:      1.413ns (1.077 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.B5      net (fanout=1)        0.196   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.BMUX    Tilo                  0.203   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X39Y42.C3      net (fanout=3)        0.415   N7
    SLICE_X39Y42.C       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_last_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X31Y42.A3      net (fanout=24)       0.517   AddressDecoderCS2n
    SLICE_X31Y42.A       Tilo                  0.156   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y47.B6      net (fanout=16)       0.280   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y47.CLK     Tah         (-Th)    -0.197   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<1>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<9>LogicTrst
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_1
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.910ns logic, 1.408ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4 (SLICE_X28Y51.B6), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_4 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 3)
  Clock Path Skew:      1.404ns (1.077 - -0.327)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_4 to CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.CQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<4>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_4
    SLICE_X31Y42.B5      net (fanout=1)        0.326   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<4>
    SLICE_X31Y42.B       Tilo                  0.156   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<4>LogicTrst_SW1
    SLICE_X28Y51.A4      net (fanout=1)        0.845   N876
    SLICE_X28Y51.A       Tilo                  0.142   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<4>LogicTrst
    SLICE_X28Y51.B6      net (fanout=68)       0.034   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<4>
    SLICE_X28Y51.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_next_sys_isr111
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.688ns logic, 1.205ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.830ns (Levels of Logic = 5)
  Clock Path Skew:      1.413ns (1.077 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.B5      net (fanout=1)        0.196   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.BMUX    Tilo                  0.203   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y42.A5      net (fanout=3)        0.300   N7
    SLICE_X35Y42.A       Tilo                  0.156   N890
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X31Y42.B4      net (fanout=25)       0.410   AddressDecoderCS0n
    SLICE_X31Y42.B       Tilo                  0.156   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<4>LogicTrst_SW1
    SLICE_X28Y51.A4      net (fanout=1)        0.845   N876
    SLICE_X28Y51.A       Tilo                  0.142   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<4>LogicTrst
    SLICE_X28Y51.B6      net (fanout=68)       0.034   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<4>
    SLICE_X28Y51.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_next_sys_isr111
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (1.045ns logic, 1.785ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      1.330ns (1.077 - -0.253)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X28Y51.A3      net (fanout=26)       2.226   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X28Y51.A       Tilo                  0.142   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<4>LogicTrst
    SLICE_X28Y51.B6      net (fanout=68)       0.034   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<4>
    SLICE_X28Y51.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/Mmux_m_next_sys_isr111
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_sys_isr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.532ns logic, 2.260ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7 (SLICE_X31Y47.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 2)
  Clock Path Skew:      1.325ns (1.077 - -0.248)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y42.A6      net (fanout=24)       0.965   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X31Y42.A       Tilo                  0.156   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y47.A6      net (fanout=16)       0.280   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y47.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<10>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<7>LogicTrst
                                                       CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.571ns logic, 1.245ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 4)
  Clock Path Skew:      1.413ns (1.077 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.B5      net (fanout=1)        0.196   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.BMUX    Tilo                  0.203   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y42.A5      net (fanout=3)        0.300   N7
    SLICE_X35Y42.A       Tilo                  0.156   N890
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X31Y42.A1      net (fanout=25)       0.556   AddressDecoderCS0n
    SLICE_X31Y42.A       Tilo                  0.156   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y47.A6      net (fanout=16)       0.280   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y47.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<10>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<7>LogicTrst
                                                       CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (0.928ns logic, 1.332ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn_1 (FF)
  Destination:          CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 4)
  Clock Path Skew:      1.413ns (1.077 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn_1 to CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.B5      net (fanout=1)        0.196   LocalBusBridgeAleDec_inst/m_ClientCSn_1
    SLICE_X35Y45.BMUX    Tilo                  0.203   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X39Y42.C3      net (fanout=3)        0.415   N7
    SLICE_X39Y42.C       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_last_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X31Y42.A3      net (fanout=24)       0.517   AddressDecoderCS2n
    SLICE_X31Y42.A       Tilo                  0.156   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y47.A6      net (fanout=16)       0.280   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y47.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<10>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<7>LogicTrst
                                                       CNC2_FC_V2_RTEX_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_7
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.928ns logic, 1.408ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.406ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 (SLICE_X18Y3.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     35.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.400 - 0.443)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y2.DOBDO0    Trcko_DOB             1.850   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X18Y3.B2       net (fanout=1)        2.189   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_RD<2>
    SLICE_X18Y3.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_GND_12_o_FIFO_RD[3]_mux_13_OUT31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (2.139ns logic, 2.189ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (SLICE_X18Y3.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     35.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.400 - 0.443)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y2.DOADO8    Trcko_DOA             1.850   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X18Y3.A1       net (fanout=1)        2.196   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_RD<1>
    SLICE_X18Y3.CLK      Tas                   0.154   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_GND_12_o_FIFO_RD[3]_mux_13_OUT21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (2.004ns logic, 2.196ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (SLICE_X18Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     35.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.400 - 0.443)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y2.DOBDO8    Trcko_DOB             1.850   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    SLICE_X18Y3.B5       net (fanout=1)        1.937   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_RD<3>
    SLICE_X18Y3.CLK      Tas                   0.154   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_GND_12_o_FIFO_RD[3]_mux_13_OUT41
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (2.004ns logic, 1.937ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X36Y7.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y7.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X36Y7.C5       net (fanout=1)        0.060   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X36Y7.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1 (SLICE_X32Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y8.AQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0
    SLICE_X32Y8.BX       net (fanout=1)        0.140   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<0>
    SLICE_X32Y8.CLK      Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X36Y7.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y7.BQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X36Y7.B5       net (fanout=1)        0.070   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>
    SLICE_X36Y7.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y2.CLKBRDCLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN<2>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXRST_GEN_0/CK
  Location pin: SLICE_X20Y8.CLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1330 paths analyzed, 627 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.315ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (SLICE_X26Y3.A3), 301 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_57 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.243ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.264 - 0.301)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_57 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y3.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<61>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_57
    SLICE_X25Y3.A1       net (fanout=2)        0.627   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<57>
    SLICE_X25Y3.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X25Y3.B6       net (fanout=3)        0.130   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X25Y3.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X28Y2.A4       net (fanout=2)        0.643   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X28Y2.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X28Y2.B4       net (fanout=2)        0.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X28Y2.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X28Y2.D1       net (fanout=2)        0.451   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X28Y2.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X28Y2.C6       net (fanout=4)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X28Y2.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y2.B1       net (fanout=2)        0.959   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y2.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X30Y2.C4       net (fanout=1)        0.267   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X30Y2.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X26Y3.A3       net (fanout=1)        1.019   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X26Y3.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (2.638ns logic, 4.605ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.235ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y7.AMUX     Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB
    SLICE_X25Y3.A5       net (fanout=2)        0.605   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_DET_ENB
    SLICE_X25Y3.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X25Y3.B6       net (fanout=3)        0.130   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X25Y3.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X28Y2.A4       net (fanout=2)        0.643   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X28Y2.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X28Y2.B4       net (fanout=2)        0.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X28Y2.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X28Y2.D1       net (fanout=2)        0.451   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X28Y2.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X28Y2.C6       net (fanout=4)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X28Y2.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y2.B1       net (fanout=2)        0.959   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y2.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X30Y2.C4       net (fanout=1)        0.267   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X30Y2.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X26Y3.A3       net (fanout=1)        1.019   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X26Y3.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      7.235ns (2.652ns logic, 4.583ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.172ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.264 - 0.301)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y3.AMUX     Tshcko                0.488   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<61>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58
    SLICE_X25Y3.A3       net (fanout=2)        0.515   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<58>
    SLICE_X25Y3.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X25Y3.B6       net (fanout=3)        0.130   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X25Y3.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X28Y2.A4       net (fanout=2)        0.643   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X28Y2.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X28Y2.B4       net (fanout=2)        0.385   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X28Y2.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X28Y2.D1       net (fanout=2)        0.451   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X28Y2.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X28Y2.C6       net (fanout=4)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X28Y2.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y2.B1       net (fanout=2)        0.959   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2
    SLICE_X30Y2.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o1
    SLICE_X30Y2.C4       net (fanout=1)        0.267   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
    SLICE_X30Y2.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X26Y3.A3       net (fanout=1)        1.019   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X26Y3.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      7.172ns (2.679ns logic, 4.493ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (SLICE_X26Y2.A5), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_24 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.359 - 0.362)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_24 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.AMUX     Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<29>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_24
    SLICE_X35Y2.B3       net (fanout=3)        0.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<24>
    SLICE_X35Y2.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1211
    SLICE_X35Y2.A3       net (fanout=3)        0.462   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
    SLICE_X35Y2.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X29Y2.A1       net (fanout=1)        1.281   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv8
    SLICE_X29Y2.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv7
    SLICE_X26Y2.B5       net (fanout=1)        0.372   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv9
    SLICE_X26Y2.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv8
    SLICE_X26Y2.A5       net (fanout=1)        0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv10
    SLICE_X26Y2.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.730ns logic, 2.834ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_25 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.359 - 0.362)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_25 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.BQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<29>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_25
    SLICE_X35Y2.B4       net (fanout=3)        0.524   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<25>
    SLICE_X35Y2.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1211
    SLICE_X35Y2.A3       net (fanout=3)        0.462   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
    SLICE_X35Y2.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X29Y2.A1       net (fanout=1)        1.281   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv8
    SLICE_X29Y2.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv7
    SLICE_X26Y2.B5       net (fanout=1)        0.372   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv9
    SLICE_X26Y2.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv8
    SLICE_X26Y2.A5       net (fanout=1)        0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv10
    SLICE_X26Y2.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.660ns logic, 2.861ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_26 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.359 - 0.362)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_26 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.BMUX     Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<29>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_26
    SLICE_X35Y2.B5       net (fanout=3)        0.389   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<26>
    SLICE_X35Y2.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv1211
    SLICE_X35Y2.A3       net (fanout=3)        0.462   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
    SLICE_X35Y2.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv121
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X29Y2.A1       net (fanout=1)        1.281   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv8
    SLICE_X29Y2.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv7
    SLICE_X26Y2.B5       net (fanout=1)        0.372   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv9
    SLICE_X26Y2.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv8
    SLICE_X26Y2.A5       net (fanout=1)        0.222   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv10
    SLICE_X26Y2.CLK      Tas                   0.289   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (1.730ns logic, 2.726ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y3.WEBWEU0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 2)
  Clock Path Skew:      0.059ns (0.337 - 0.278)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y3.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X17Y6.B1       net (fanout=9)        1.671   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X17Y6.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X16Y6.C2       net (fanout=2)        0.581   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X16Y6.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y3.WEBWEU0   net (fanout=11)       0.837   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y3.CLKAWRCLK Trcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.161ns logic, 3.089ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.870ns (Levels of Logic = 2)
  Clock Path Skew:      0.057ns (0.337 - 0.280)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y2.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X17Y6.B6       net (fanout=9)        1.291   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X17Y6.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X16Y6.C2       net (fanout=2)        0.581   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X16Y6.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y3.WEBWEU0   net (fanout=11)       0.837   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y3.CLKAWRCLK Trcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (1.161ns logic, 2.709ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.034ns (0.337 - 0.303)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y2.CQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X17Y6.B5       net (fanout=8)        0.953   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X17Y6.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X16Y6.C2       net (fanout=2)        0.581   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X16Y6.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y3.WEBWEU0   net (fanout=11)       0.837   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y3.CLKAWRCLK Trcck_WEB             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.161ns logic, 2.371ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y3.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.171 - 0.187)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y4.AQ          Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    RAMB8_X1Y3.ADDRAWRADDR7 net (fanout=3)        0.131   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>
    RAMB8_X1Y3.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.263ns (0.132ns logic, 0.131ns route)
                                                          (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y3.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.171 - 0.187)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y4.CQ          Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB8_X1Y3.ADDRAWRADDR9 net (fanout=3)        0.131   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
    RAMB8_X1Y3.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.263ns (0.132ns logic, 0.131ns route)
                                                          (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_3 (SLICE_X24Y3.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y3.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_2
    SLICE_X24Y3.DX       net (fanout=2)        0.140   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<2>
    SLICE_X24Y3.CLK      Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y3.CLKAWRCLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_80TO50TIG_path" TIG;

 408 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12 (SLICE_X28Y33.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.153ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12 (FF)
  Data Path Delay:      7.268ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y35.B3      net (fanout=23)       0.846   AddressDecoderCS5n
    SLICE_X35Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X33Y31.B4      net (fanout=1)        0.736   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X33Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y31.B1      net (fanout=1)        0.613   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.335   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (2.243ns logic, 5.025ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.124ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12 (FF)
  Data Path Delay:      7.239ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X32Y33.C2      net (fanout=23)       0.818   AddressDecoderCS5n
    SLICE_X32Y33.CMUX    Tilo                  0.251   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X33Y31.B2      net (fanout=2)        0.797   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X33Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y31.B1      net (fanout=1)        0.613   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.335   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (2.181ns logic, 5.058ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.068ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12 (FF)
  Data Path Delay:      7.183ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y35.B3      net (fanout=23)       0.846   AddressDecoderCS5n
    SLICE_X35Y35.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X33Y31.B5      net (fanout=2)        0.926   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X33Y31.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y31.B3      net (fanout=2)        0.338   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.335   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_12
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (2.243ns logic, 4.940ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15 (SLICE_X28Y33.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.133ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15 (FF)
  Data Path Delay:      7.248ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y35.B3      net (fanout=23)       0.846   AddressDecoderCS5n
    SLICE_X35Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X33Y31.B4      net (fanout=1)        0.736   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X33Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y31.B1      net (fanout=1)        0.613   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.315   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (2.223ns logic, 5.025ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.104ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15 (FF)
  Data Path Delay:      7.219ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X32Y33.C2      net (fanout=23)       0.818   AddressDecoderCS5n
    SLICE_X32Y33.CMUX    Tilo                  0.251   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X33Y31.B2      net (fanout=2)        0.797   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X33Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y31.B1      net (fanout=1)        0.613   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.315   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (2.161ns logic, 5.058ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.048ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15 (FF)
  Data Path Delay:      7.163ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y35.B3      net (fanout=23)       0.846   AddressDecoderCS5n
    SLICE_X35Y35.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X33Y31.B5      net (fanout=2)        0.926   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X33Y31.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y31.B3      net (fanout=2)        0.338   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.315   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_15
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (2.223ns logic, 4.940ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14 (SLICE_X28Y33.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.132ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14 (FF)
  Data Path Delay:      7.247ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y35.B3      net (fanout=23)       0.846   AddressDecoderCS5n
    SLICE_X35Y35.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X33Y31.B4      net (fanout=1)        0.736   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X33Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y31.B1      net (fanout=1)        0.613   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.314   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14
    -------------------------------------------------  ---------------------------
    Total                                      7.247ns (2.222ns logic, 5.025ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.103ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14 (FF)
  Data Path Delay:      7.218ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X32Y33.C2      net (fanout=23)       0.818   AddressDecoderCS5n
    SLICE_X32Y33.CMUX    Tilo                  0.251   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X33Y31.B2      net (fanout=2)        0.797   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X33Y31.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y31.B1      net (fanout=1)        0.613   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.314   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14
    -------------------------------------------------  ---------------------------
    Total                                      7.218ns (2.160ns logic, 5.058ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.047ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14 (FF)
  Data Path Delay:      7.162ns (Levels of Logic = 6)
  Clock Path Skew:      0.100ns (0.913 - 0.813)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X35Y35.B3      net (fanout=23)       0.846   AddressDecoderCS5n
    SLICE_X35Y35.B       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X33Y31.B5      net (fanout=2)        0.926   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X33Y31.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y31.B3      net (fanout=2)        0.338   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y31.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y31.A5      net (fanout=1)        0.169   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y31.A       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X28Y33.CE      net (fanout=4)        1.030   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X28Y33.CLK     Tceck                 0.314   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<15>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_14
    -------------------------------------------------  ---------------------------
    Total                                      7.162ns (2.222ns logic, 4.940ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_80TO50TIG_path" TIG;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_8 (SLICE_X32Y20.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.302ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_24 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_8 (FF)
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.771ns (1.167 - 0.396)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_24 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.CQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_25
                                                       RTEXPartition_inst/m_Ram_FF_24
    SLICE_X32Y20.AX      net (fanout=1)        0.208   RTEXPartition_inst/m_Ram_ff_24
    SLICE_X32Y20.CLK     Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_8
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.246ns logic, 0.208ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_15 (SLICE_X22Y24.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.287ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_4 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_15 (FF)
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.759ns (1.198 - 0.439)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_4 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.DQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_4
                                                       RTEXPartition_inst/m_Ram_FF_4
    SLICE_X22Y24.BX      net (fanout=1)        0.218   RTEXPartition_inst/m_Ram_ff_4
    SLICE_X22Y24.CLK     Tckdi       (-Th)    -0.041   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<17>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_15
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.239ns logic, 0.218ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_21 (SLICE_X21Y23.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.230ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_10 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_21 (FF)
  Data Path Delay:      0.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.760ns (1.209 - 0.449)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_10 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.BQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_17
                                                       RTEXPartition_inst/m_Ram_FF_10
    SLICE_X21Y23.DX      net (fanout=1)        0.258   RTEXPartition_inst/m_Ram_ff_10
    SLICE_X21Y23.CLK     Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<21>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_21
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.257ns logic, 0.258ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2975756 paths analyzed, 7126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.524ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM_Cnt_0 (SLICE_X27Y33.C4), 374638 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5 (FF)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.852ns (Levels of Logic = 8)
  Clock Path Skew:      -2.262ns (-0.324 - 1.938)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5 to RTEXPartition_inst/m_XTXTIM_Cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.BQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5
    SLICE_X42Y31.A1      net (fanout=8)        1.349   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase<5>
    SLICE_X42Y31.DMUX    Topad                 0.566   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X44Y33.A1      net (fanout=1)        0.902   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/m_DDACountChkValue<11>
    SLICE_X44Y33.COUT    Topcya                0.409   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X44Y34.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X44Y34.AMUX    Tcina                 0.194   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X38Y32.B1      net (fanout=15)       1.170   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X38Y32.COUT    Topcyb                0.380   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mmux_m_RealDDACountBase151
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X38Y33.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X38Y33.CMUX    Tcinc                 0.261   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X34Y33.B1      net (fanout=1)        0.864   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X34Y33.COUT    Topcyb                0.380   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X34Y34.BMUX    Tcinb                 0.268   RTEXPartition_inst/m_XTXTIM_Cnt<3>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_3_glue_set_cy1
    SLICE_X27Y33.C4      net (fanout=92)       1.387   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X27Y33.CLK     Tas                   0.322   RTEXPartition_inst/m_XTXTIM_Cnt<0>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_0_glue_set
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      8.852ns (3.171ns logic, 5.681ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5 (FF)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.838ns (Levels of Logic = 8)
  Clock Path Skew:      -2.262ns (-0.324 - 1.938)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5 to RTEXPartition_inst/m_XTXTIM_Cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.BQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5
    SLICE_X42Y31.A1      net (fanout=8)        1.349   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase<5>
    SLICE_X42Y31.DMUX    Topad                 0.566   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X44Y33.A1      net (fanout=1)        0.902   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/m_DDACountChkValue<11>
    SLICE_X44Y33.COUT    Topcya                0.395   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X44Y34.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X44Y34.AMUX    Tcina                 0.194   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X38Y32.B1      net (fanout=15)       1.170   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X38Y32.COUT    Topcyb                0.380   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mmux_m_RealDDACountBase151
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X38Y33.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X38Y33.CMUX    Tcinc                 0.261   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X34Y33.B1      net (fanout=1)        0.864   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X34Y33.COUT    Topcyb                0.380   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X34Y34.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X34Y34.BMUX    Tcinb                 0.268   RTEXPartition_inst/m_XTXTIM_Cnt<3>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_3_glue_set_cy1
    SLICE_X27Y33.C4      net (fanout=92)       1.387   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X27Y33.CLK     Tas                   0.322   RTEXPartition_inst/m_XTXTIM_Cnt<0>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_0_glue_set
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      8.838ns (3.157ns logic, 5.681ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5 (FF)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.831ns (Levels of Logic = 9)
  Clock Path Skew:      -2.262ns (-0.324 - 1.938)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5 to RTEXPartition_inst/m_XTXTIM_Cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.BQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase_5
    SLICE_X42Y31.A1      net (fanout=8)        1.349   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_DDATimeBase<5>
    SLICE_X42Y31.DMUX    Topad                 0.566   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_lut<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Madd_m_DDACountChkValue_cy<10>
    SLICE_X44Y33.A1      net (fanout=1)        0.902   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/m_DDACountChkValue<11>
    SLICE_X44Y33.COUT    Topcya                0.409   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X44Y34.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X44Y34.AMUX    Tcina                 0.194   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X38Y32.B1      net (fanout=15)       1.170   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X38Y32.COUT    Topcyb                0.380   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mmux_m_RealDDACountBase151
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X38Y33.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X38Y33.COUT    Tbyp                  0.076   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X38Y34.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X38Y34.COUT    Tbyp                  0.076   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X38Y35.CIN     net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X38Y35.AMUX    Tcina                 0.202   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X34Y34.A1      net (fanout=1)        0.898   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X34Y34.BMUX    Topab                 0.497   RTEXPartition_inst/m_XTXTIM_Cnt<3>
                                                       CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_3_glue_set_cy1
    SLICE_X27Y33.C4      net (fanout=92)       1.387   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X27Y33.CLK     Tas                   0.322   RTEXPartition_inst/m_XTXTIM_Cnt<0>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_0_glue_set
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      8.831ns (3.113ns logic, 5.718ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8 (SLICE_X33Y22.AX), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.331 - 0.424)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X31Y42.A5      net (fanout=23)       1.087   AddressDecoderCS5n
    SLICE_X31Y42.A       Tilo                  0.259   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X25Y56.A5      net (fanout=16)       2.313   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X25Y56.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<11>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X33Y22.AX      net (fanout=63)       4.434   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<8>
    SLICE_X33Y22.CLK     Tdick                 0.063   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR<11>
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8
    -------------------------------------------------  ---------------------------
    Total                                     10.972ns (1.507ns logic, 9.465ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.719ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.331 - 0.424)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X32Y46.A4      net (fanout=23)       1.502   AddressDecoderCS5n
    SLICE_X32Y46.A       Tilo                  0.205   N884
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X25Y56.A1      net (fanout=1)        1.699   N884
    SLICE_X25Y56.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<11>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X33Y22.AX      net (fanout=63)       4.434   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<8>
    SLICE_X33Y22.CLK     Tdick                 0.063   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR<11>
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8
    -------------------------------------------------  ---------------------------
    Total                                     10.719ns (1.453ns logic, 9.266ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination:          RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.182ns (Levels of Logic = 2)
  Clock Path Skew:      -2.298ns (-0.351 - 1.947)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_BusDataOut_8 to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y46.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_BusDataOut_8
    SLICE_X32Y46.A1      net (fanout=1)        1.131   CNC2_FC_V2_RTEX_MARKING/LocalBusBridge_1/m_BusDataOut<8>
    SLICE_X32Y46.A       Tilo                  0.205   N884
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X25Y56.A1      net (fanout=1)        1.699   N884
    SLICE_X25Y56.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<11>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<8>LogicTrst
    SLICE_X33Y22.AX      net (fanout=63)       4.434   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<8>
    SLICE_X33Y22.CLK     Tdick                 0.063   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR<11>
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Data_WR_8
    -------------------------------------------------  ---------------------------
    Total                                      8.182ns (0.918ns logic, 7.264ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y26.DIA14), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.509 - 0.516)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y52.C2      net (fanout=34)       7.022   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X31Y52.C       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<15>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X49Y51.A4      net (fanout=63)       1.507   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<14>
    SLICE_X49Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y26.DIA14   net (fanout=1)        1.168   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y26.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.923ns (1.226ns logic, 9.697ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.899ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.509 - 0.516)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X31Y42.A5      net (fanout=23)       1.087   AddressDecoderCS5n
    SLICE_X31Y42.A       Tilo                  0.259   N886
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst11
    SLICE_X31Y52.C1      net (fanout=16)       1.503   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<0>LogicTrst1
    SLICE_X31Y52.C       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<15>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X49Y51.A4      net (fanout=63)       1.507   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<14>
    SLICE_X49Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y26.DIA14   net (fanout=1)        1.168   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y26.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      8.899ns (2.003ns logic, 6.896ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.509 - 0.516)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B3      net (fanout=34)       0.783   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y45.B       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_ClientCSn_1
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X35Y35.A5      net (fanout=1)        0.848   N5
    SLICE_X35Y35.A       Tilo                  0.259   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X30Y47.A4      net (fanout=23)       1.752   AddressDecoderCS5n
    SLICE_X30Y47.A       Tilo                  0.203   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<1>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<14>LogicTrst_SW1
    SLICE_X31Y52.C5      net (fanout=1)        0.666   N896
    SLICE_X31Y52.C       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<15>
                                                       CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X49Y51.A4      net (fanout=63)       1.507   CNC2_FC_V2_RTEX_MARKING/ibus_DataIn<14>
    SLICE_X49Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y26.DIA14   net (fanout=1)        1.168   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y26.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      8.671ns (1.947ns logic, 6.724ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X9Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y56.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X9Y56.DX       net (fanout=3)        0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X9Y56.CLK      Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4 (SLICE_X48Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y32.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36
    SLICE_X48Y32.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<36>
    SLICE_X48Y32.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1243452
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22 (SLICE_X48Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y24.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<22>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22
    SLICE_X48Y24.D6      net (fanout=3)        0.021   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<22>
    SLICE_X48Y24.CLK     Tah         (-Th)    -0.190   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<22>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n122815
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50389483 paths analyzed, 14468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.313ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y2.DIBDI0), 4345715 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.026ns (Levels of Logic = 11)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X30Y4.B2       net (fanout=2)        1.052   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<7>
    SLICE_X30Y4.DMUX     Topbd                 0.571   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<7>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X44Y2.A1       net (fanout=4)        1.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X44Y2.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/N540
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X42Y1.D2       net (fanout=1)        0.836   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X42Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X41Y4.B1       net (fanout=8)        0.847   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X41Y4.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/SPLTR<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35_SW2
    SLICE_X39Y7.C6       net (fanout=1)        0.712   RTEXPartition_inst/RTEX_inst/N646
    SLICE_X39Y7.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35
    SLICE_X39Y7.D5       net (fanout=1)        0.209   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA34
    SLICE_X39Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X2Y2.DIBDI0    net (fanout=1)        0.818   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     18.026ns (4.299ns logic, 13.727ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.998ns (Levels of Logic = 12)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.COUT     Topcyb                0.380   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X22Y7.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X30Y4.D5       net (fanout=2)        1.143   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X30Y4.DMUX     Topdd                 0.393   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X44Y2.A1       net (fanout=4)        1.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X44Y2.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/N540
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X42Y1.D2       net (fanout=1)        0.836   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X42Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X41Y4.B1       net (fanout=8)        0.847   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X41Y4.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/SPLTR<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35_SW2
    SLICE_X39Y7.C6       net (fanout=1)        0.712   RTEXPartition_inst/RTEX_inst/N646
    SLICE_X39Y7.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35
    SLICE_X39Y7.D5       net (fanout=1)        0.209   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA34
    SLICE_X39Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X2Y2.DIBDI0    net (fanout=1)        0.818   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.998ns (4.177ns logic, 13.821ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.985ns (Levels of Logic = 11)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X30Y4.B2       net (fanout=2)        1.052   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<7>
    SLICE_X30Y4.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<7>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X40Y8.A2       net (fanout=4)        1.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>
    SLICE_X40Y8.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<8>
    SLICE_X42Y1.C5       net (fanout=1)        0.878   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<8>
    SLICE_X42Y1.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X41Y4.B1       net (fanout=8)        0.847   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X41Y4.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/SPLTR<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35_SW2
    SLICE_X39Y7.C6       net (fanout=1)        0.712   RTEXPartition_inst/RTEX_inst/N646
    SLICE_X39Y7.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35
    SLICE_X39Y7.D5       net (fanout=1)        0.209   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA34
    SLICE_X39Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X2Y2.DIBDI0    net (fanout=1)        0.818   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.985ns (4.270ns logic, 13.715ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y2.DIADI0), 5467968 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.487ns (Levels of Logic = 11)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X30Y4.B2       net (fanout=2)        1.052   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<7>
    SLICE_X30Y4.DMUX     Topbd                 0.571   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<7>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X44Y2.A1       net (fanout=4)        1.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X44Y2.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/N540
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X42Y1.D2       net (fanout=1)        0.836   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X42Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X44Y4.C5       net (fanout=8)        0.615   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X44Y4.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X44Y4.A1       net (fanout=1)        0.451   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X44Y4.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X44Y4.B4       net (fanout=1)        0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X44Y4.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X2Y2.DIADI0    net (fanout=1)        0.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.487ns (4.137ns logic, 13.350ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.459ns (Levels of Logic = 12)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.COUT     Topcyb                0.380   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X22Y7.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X30Y4.D5       net (fanout=2)        1.143   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X30Y4.DMUX     Topdd                 0.393   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X44Y2.A1       net (fanout=4)        1.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X44Y2.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/N540
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X42Y1.D2       net (fanout=1)        0.836   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X42Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X44Y4.C5       net (fanout=8)        0.615   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X44Y4.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X44Y4.A1       net (fanout=1)        0.451   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X44Y4.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X44Y4.B4       net (fanout=1)        0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X44Y4.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X2Y2.DIADI0    net (fanout=1)        0.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.459ns (4.015ns logic, 13.444ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.446ns (Levels of Logic = 11)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X30Y4.B2       net (fanout=2)        1.052   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<7>
    SLICE_X30Y4.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<7>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X40Y8.A2       net (fanout=4)        1.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>
    SLICE_X40Y8.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<8>
    SLICE_X42Y1.C5       net (fanout=1)        0.878   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<8>
    SLICE_X42Y1.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X44Y4.C5       net (fanout=8)        0.615   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X44Y4.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X44Y4.A1       net (fanout=1)        0.451   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X44Y4.A        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X44Y4.B4       net (fanout=1)        0.379   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X44Y4.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X2Y2.DIADI0    net (fanout=1)        0.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.446ns (4.108ns logic, 13.338ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y2.DIADI8), 3312543 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.323ns (Levels of Logic = 10)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X30Y4.B2       net (fanout=2)        1.052   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<7>
    SLICE_X30Y4.DMUX     Topbd                 0.571   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<7>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X44Y2.A1       net (fanout=4)        1.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X44Y2.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/N540
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X42Y1.D2       net (fanout=1)        0.836   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X42Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X43Y4.B2       net (fanout=8)        0.675   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X43Y4.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N456
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26_SW0
    SLICE_X44Y5.B3       net (fanout=1)        0.702   RTEXPartition_inst/RTEX_inst/N456
    SLICE_X44Y5.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X2Y2.DIADI8    net (fanout=1)        0.819   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.323ns (3.986ns logic, 13.337ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.295ns (Levels of Logic = 11)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.COUT     Topcyb                0.380   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X22Y7.AMUX     Tcina                 0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<12>
    SLICE_X30Y4.D5       net (fanout=2)        1.143   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<9>
    SLICE_X30Y4.DMUX     Topdd                 0.393   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<9>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X44Y2.A1       net (fanout=4)        1.764   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X44Y2.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/N540
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X42Y1.D2       net (fanout=1)        0.836   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X42Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X43Y4.B2       net (fanout=8)        0.675   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X43Y4.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N456
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26_SW0
    SLICE_X44Y5.B3       net (fanout=1)        0.702   RTEXPartition_inst/RTEX_inst/N456
    SLICE_X44Y5.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X2Y2.DIADI8    net (fanout=1)        0.819   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.295ns (3.864ns logic, 13.431ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.282ns (Levels of Logic = 10)
  Clock Path Skew:      0.048ns (0.426 - 0.378)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y13.BQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D1       net (fanout=84)       3.298   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X7Y27.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_CRC_ERROR
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X18Y7.C3       net (fanout=28)       3.233   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X18Y7.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X18Y8.BMUX     Tcinb                 0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X22Y6.B3       net (fanout=2)        0.873   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>
    SLICE_X22Y6.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<6>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X30Y4.B2       net (fanout=2)        1.052   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<7>
    SLICE_X30Y4.CMUX     Topbc                 0.526   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<7>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X40Y8.A2       net (fanout=4)        1.710   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>
    SLICE_X40Y8.AMUX     Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<8>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<8>
    SLICE_X42Y1.C5       net (fanout=1)        0.878   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<8>
    SLICE_X42Y1.COUT     Topcyc                0.277   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X42Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X43Y4.B2       net (fanout=8)        0.675   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X43Y4.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N456
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26_SW0
    SLICE_X44Y5.B3       net (fanout=1)        0.702   RTEXPartition_inst/RTEX_inst/N456
    SLICE_X44Y5.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA26
    RAMB8_X2Y2.DIADI8    net (fanout=1)        0.819   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<1>
    RAMB8_X2Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.282ns (3.957ns logic, 13.325ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/des_a_7 (SLICE_X6Y3.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/ip_m/cnt_start (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/des_a_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.263 - 0.229)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/ip_m/cnt_start to RTEXPartition_inst/RTEX_inst/ip_m/des_a_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.AQ        Tcko                  0.200   RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
                                                       RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
    SLICE_X6Y3.CE        net (fanout=17)       0.309   RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
    SLICE_X6Y3.CLK       Tckce       (-Th)     0.108   RTEXPartition_inst/RTEX_inst/ip_m/des_a<7>
                                                       RTEXPartition_inst/RTEX_inst/ip_m/des_a_7
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.092ns logic, 0.309ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/des_a_6 (SLICE_X6Y3.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/ip_m/cnt_start (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/des_a_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.263 - 0.229)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/ip_m/cnt_start to RTEXPartition_inst/RTEX_inst/ip_m/des_a_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.AQ        Tcko                  0.200   RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
                                                       RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
    SLICE_X6Y3.CE        net (fanout=17)       0.309   RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
    SLICE_X6Y3.CLK       Tckce       (-Th)     0.104   RTEXPartition_inst/RTEX_inst/ip_m/des_a<7>
                                                       RTEXPartition_inst/RTEX_inst/ip_m/des_a_6
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.096ns logic, 0.309ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/des_a_5 (SLICE_X6Y3.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/ip_m/cnt_start (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/des_a_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.263 - 0.229)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/ip_m/cnt_start to RTEXPartition_inst/RTEX_inst/ip_m/des_a_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y6.AQ        Tcko                  0.200   RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
                                                       RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
    SLICE_X6Y3.CE        net (fanout=17)       0.309   RTEXPartition_inst/RTEX_inst/ip_m/cnt_start
    SLICE_X6Y3.CLK       Tckce       (-Th)     0.102   RTEXPartition_inst/RTEX_inst/ip_m/des_a<7>
                                                       RTEXPartition_inst/RTEX_inst/ip_m/des_a_5
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.098ns logic, 0.309ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.365ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y64.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.135ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.365ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X39Y64.A3      net (fanout=10)       2.612   g_reset_n_IBUF
    SLICE_X39Y64.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X39Y64.SR      net (fanout=2)        0.904   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X39Y64.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (1.849ns logic, 3.516ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X39Y64.A2      net (fanout=5)        1.293   m_startup_reset_40MHz
    SLICE_X39Y64.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X39Y64.SR      net (fanout=2)        0.904   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X39Y64.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.930ns logic, 2.197ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y64.A5      net (fanout=2)        0.858   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y64.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X39Y64.SR      net (fanout=2)        0.904   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X39Y64.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.930ns logic, 1.762ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y64.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.955ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.545ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X39Y64.A3      net (fanout=10)       2.612   g_reset_n_IBUF
    SLICE_X39Y64.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X39Y64.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.623ns logic, 2.922ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.193ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.307ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X39Y64.A2      net (fanout=5)        1.293   m_startup_reset_40MHz
    SLICE_X39Y64.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X39Y64.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.704ns logic, 1.603ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.628ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.872ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y64.A5      net (fanout=2)        0.858   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y64.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X39Y64.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.704ns logic, 1.168ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y64.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y64.A5      net (fanout=2)        0.482   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y64.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X39Y64.SR      net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X39Y64.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (0.509ns logic, 0.954ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.792ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X39Y64.A2      net (fanout=5)        0.811   m_startup_reset_40MHz
    SLICE_X39Y64.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X39Y64.SR      net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X39Y64.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.509ns logic, 1.283ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   3.238ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.238ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X39Y64.A3      net (fanout=10)       1.692   g_reset_n_IBUF
    SLICE_X39Y64.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o1
    SLICE_X39Y64.SR      net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_719_o
    SLICE_X39Y64.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.074ns logic, 2.164ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y64.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.050ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.050ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y64.A5      net (fanout=2)        0.482   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y64.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X39Y64.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.401ns logic, 0.649ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y64.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.379ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X39Y64.A2      net (fanout=5)        0.811   m_startup_reset_40MHz
    SLICE_X39Y64.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X39Y64.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.401ns logic, 0.978ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y64.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.825ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.825ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X39Y64.A3      net (fanout=10)       1.692   g_reset_n_IBUF
    SLICE_X39Y64.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o1
    SLICE_X39Y64.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_718_o
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (0.966ns logic, 1.859ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.657ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y67.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.843ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.657ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X43Y67.A4      net (fanout=10)       2.334   g_reset_n_IBUF
    SLICE_X43Y67.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X43Y67.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X43Y67.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (1.849ns logic, 2.808ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y67.A5      net (fanout=5)        1.087   m_startup_reset_40MHz
    SLICE_X43Y67.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X43Y67.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X43Y67.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.930ns logic, 1.561ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y67.A3      net (fanout=2)        0.919   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y67.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X43Y67.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X43Y67.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.000ns logic, 1.393ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y67.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.233ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.267ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X43Y67.A4      net (fanout=10)       2.334   g_reset_n_IBUF
    SLICE_X43Y67.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X43Y67.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (1.623ns logic, 2.644ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.399ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.101ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.AQ      Tcko                  0.391   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y67.A5      net (fanout=5)        1.087   m_startup_reset_40MHz
    SLICE_X43Y67.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X43Y67.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.704ns logic, 1.397ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.497ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y67.A3      net (fanout=2)        0.919   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y67.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X43Y67.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.774ns logic, 1.229ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y67.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y67.A3      net (fanout=2)        0.536   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y67.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X43Y67.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X43Y67.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.555ns logic, 0.827ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.435ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y67.A5      net (fanout=5)        0.635   m_startup_reset_40MHz
    SLICE_X43Y67.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X43Y67.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X43Y67.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.435ns (0.509ns logic, 0.926ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   2.840ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.840ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X43Y67.A4      net (fanout=10)       1.475   g_reset_n_IBUF
    SLICE_X43Y67.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o1
    SLICE_X43Y67.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_717_o
    SLICE_X43Y67.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (1.074ns logic, 1.766ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y67.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.150ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X43Y67.A3      net (fanout=2)        0.536   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X43Y67.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X43Y67.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.447ns logic, 0.703ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y67.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.203ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.203ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.AQ      Tcko                  0.198   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X43Y67.A5      net (fanout=5)        0.635   m_startup_reset_40MHz
    SLICE_X43Y67.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X43Y67.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      1.203ns (0.401ns logic, 0.802ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X43Y67.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.608ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.608ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X43Y67.A4      net (fanout=10)       1.475   g_reset_n_IBUF
    SLICE_X43Y67.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o1
    SLICE_X43Y67.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_716_o
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.966ns logic, 1.642ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2490 paths analyzed, 2490 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.740ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM_Cnt_3 (SLICE_X34Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.260ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_3 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.135ns (Levels of Logic = 2)
  Clock Path Delay:     0.795ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XTXTIM_Cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X16Y13.A2      net (fanout=10)       7.079   g_reset_n_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.251   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X34Y34.SR      net (fanout=24)       3.056   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X34Y34.CLK     Tsrck                 0.439   RTEXPartition_inst/m_XTXTIM_Cnt<3>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_3
    -------------------------------------------------  ---------------------------
    Total                                     12.135ns (2.000ns logic, 10.135ns route)
                                                       (16.5% logic, 83.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/m_XTXTIM_Cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X34Y34.CLK     net (fanout=404)      0.789   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (-2.698ns logic, 3.493ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag (SLICE_X33Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.632ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.755ns (Levels of Logic = 2)
  Clock Path Delay:     0.787ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X16Y13.A2      net (fanout=10)       7.079   g_reset_n_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.251   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X33Y33.SR      net (fanout=24)       2.848   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X33Y33.CLK     Trck                  0.267   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag
    -------------------------------------------------  ---------------------------
    Total                                     11.755ns (1.828ns logic, 9.927ns route)
                                                       (15.6% logic, 84.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_Delay_Tick_Flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X33Y33.CLK     net (fanout=404)      0.781   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (-2.698ns logic, 3.485ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd1 (SLICE_X32Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.667ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.720ns (Levels of Logic = 2)
  Clock Path Delay:     0.787ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X16Y13.A2      net (fanout=10)       7.079   g_reset_n_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.251   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X32Y33.SR      net (fanout=24)       2.848   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X32Y33.CLK     Trck                  0.232   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.720ns (1.793ns logic, 9.927ns route)
                                                       (15.3% logic, 84.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X32Y33.CLK     net (fanout=404)      0.781   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (-2.698ns logic, 3.485ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X39Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          CNC2_FC_V2_RTEX_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Clock Path Delay:     3.248ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_A to CNC2_FC_V2_RTEX_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.126   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp1063.IMUX.33
    SLICE_X39Y73.AX      net (fanout=1)        2.125   iMPG_A_IBUF
    SLICE_X39Y73.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_V2_RTEX_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC_V2_RTEX_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.174ns logic, 2.125ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y73.CLK     net (fanout=652)      1.080   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (1.519ns logic, 1.729ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638 (SLICE_X31Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          CNC2_FC_V2_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.985ns (Levels of Logic = 2)
  Clock Path Delay:     1.953ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: g_reset_n to CNC2_FC_V2_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X31Y61.A5      net (fanout=10)       2.007   g_reset_n_IBUF
    SLICE_X31Y61.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638
                                                       CNC2_FC_V2_RTEX_MARKING/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_221_o1
                                                       CNC2_FC_V2_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.978ns logic, 2.007ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_638
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X31Y61.CLK     net (fanout=652)      0.542   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.950ns logic, 1.003ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientRDn (SLICE_X52Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_rd_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.522ns (Levels of Logic = 1)
  Clock Path Delay:     1.093ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_rd_n to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.I                Tiopi                 0.763   lb_rd_n
                                                       lb_rd_n
                                                       lb_rd_n_IBUF
                                                       ProtoComp1063.IMUX.7
    SLICE_X52Y36.AX      net (fanout=2)        1.711   lb_rd_n_IBUF
    SLICE_X52Y36.CLK     Tckdi       (-Th)    -0.048   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (0.811ns logic, 1.711ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X52Y36.CLK     net (fanout=404)      0.651   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (-1.453ns logic, 2.546ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 545 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  18.838ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.162ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.557ns (Levels of Logic = 6)
  Clock Path Delay:     3.256ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y51.CLK     net (fanout=652)      1.088   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.519ns logic, 1.737ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_0
    SLICE_X8Y51.A3       net (fanout=3)        3.996   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<0>
    SLICE_X8Y51.COUT     Topcya                0.409   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_lutdi
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X8Y52.CMUX     Tcinc                 0.279   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X23Y51.B3      net (fanout=1)        1.754   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X23Y51.B       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X27Y48.D4      net (fanout=1)        0.643   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X27Y48.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X27Y48.C6      net (fanout=1)        0.118   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X27Y48.C       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.806   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     15.557ns (4.237ns logic, 11.320ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.176ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.543ns (Levels of Logic = 6)
  Clock Path Delay:     3.256ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y51.CLK     net (fanout=652)      1.088   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.519ns logic, 1.737ns route)
                                                       (46.7% logic, 53.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth_0
    SLICE_X8Y51.A3       net (fanout=3)        3.996   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<0>
    SLICE_X8Y51.COUT     Topcya                0.395   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_lut<0>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X8Y52.CIN      net (fanout=1)        0.003   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X8Y52.CMUX     Tcinc                 0.279   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X23Y51.B3      net (fanout=1)        1.754   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X23Y51.B       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X27Y48.D4      net (fanout=1)        0.643   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X27Y48.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X27Y48.C6      net (fanout=1)        0.118   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X27Y48.C       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.806   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     15.543ns (4.223ns logic, 11.320ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.060ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.568ns (Levels of Logic = 5)
  Clock Path Delay:     3.347ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y58.CLK     net (fanout=652)      1.179   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (1.519ns logic, 1.828ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12
    SLICE_X23Y58.D3      net (fanout=3)        4.102   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<12>
    SLICE_X23Y58.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X27Y48.A3      net (fanout=2)        1.394   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn1
    SLICE_X27Y48.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X27Y48.D3      net (fanout=39)       0.340   oLaserOn_OBUF
    SLICE_X27Y48.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X27Y48.C6      net (fanout=1)        0.118   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X27Y48.C       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.806   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     14.568ns (3.808ns logic, 10.760ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.341ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.287ns (Levels of Logic = 4)
  Clock Path Delay:     3.347ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y58.CLK     net (fanout=652)      1.179   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (1.519ns logic, 1.828ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12
    SLICE_X23Y58.D3      net (fanout=3)        4.102   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<12>
    SLICE_X23Y58.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X27Y48.A3      net (fanout=2)        1.394   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn1
    SLICE_X27Y48.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X26Y51.CX      net (fanout=39)       0.626   oLaserOn_OBUF
    SLICE_X26Y51.CMUX    Tcxc                  0.164   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.711   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     13.287ns (3.454ns logic, 9.833ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.994ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.639ns (Levels of Logic = 4)
  Clock Path Delay:     3.342ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y55.CLK     net (fanout=652)      1.174   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.519ns logic, 1.823ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_0
    SLICE_X23Y58.D5      net (fanout=3)        3.454   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<0>
    SLICE_X23Y58.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X27Y48.A3      net (fanout=2)        1.394   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn1
    SLICE_X27Y48.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X26Y51.CX      net (fanout=39)       0.626   oLaserOn_OBUF
    SLICE_X26Y51.CMUX    Tcxc                  0.164   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.711   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     12.639ns (3.454ns logic, 9.185ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.316ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_11 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.315ns (Levels of Logic = 4)
  Clock Path Delay:     3.344ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y57.CLK     net (fanout=652)      1.176   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.519ns logic, 1.825ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_11 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.DQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<11>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_11
    SLICE_X23Y58.D4      net (fanout=3)        3.130   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<11>
    SLICE_X23Y58.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X27Y48.A3      net (fanout=2)        1.394   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn1
    SLICE_X27Y48.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X26Y51.CX      net (fanout=39)       0.626   oLaserOn_OBUF
    SLICE_X26Y51.CMUX    Tcxc                  0.164   CNC2_FC_V2_RTEX_MARKING/DDA_Partition_1/m_ServoOn
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.711   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     12.315ns (3.454ns logic, 8.861ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.771ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.857ns (Levels of Logic = 3)
  Clock Path Delay:     3.347ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y58.CLK     net (fanout=652)      1.179   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (1.519ns logic, 1.828ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<15>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_12
    SLICE_X23Y58.D3      net (fanout=3)        4.102   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<12>
    SLICE_X23Y58.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X27Y48.A3      net (fanout=2)        1.394   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn1
    SLICE_X27Y48.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.071   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     11.857ns (3.290ns logic, 8.567ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.424ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_0 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.209ns (Levels of Logic = 3)
  Clock Path Delay:     3.342ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y55.CLK     net (fanout=652)      1.174   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.519ns logic, 1.823ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_0 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.AQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<3>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_0
    SLICE_X23Y58.D5      net (fanout=3)        3.454   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<0>
    SLICE_X23Y58.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X27Y48.A3      net (fanout=2)        1.394   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn1
    SLICE_X27Y48.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.071   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     11.209ns (3.290ns logic, 7.919ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.746ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_11 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.885ns (Levels of Logic = 3)
  Clock Path Delay:     3.344ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y57.CLK     net (fanout=652)      1.176   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.519ns logic, 1.825ns route)
                                                       (45.4% logic, 54.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_11 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y57.DQ      Tcko                  0.391   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<11>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount_11
    SLICE_X23Y58.D4      net (fanout=3)        3.130   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOffDelayCycleCount<11>
    SLICE_X23Y58.D       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn11
    SLICE_X27Y48.A3      net (fanout=2)        1.394   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn1
    SLICE_X27Y48.A       Tilo                  0.259   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.071   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     10.885ns (3.290ns logic, 7.595ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.431ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 1)
  Clock Path Delay:     1.501ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y43.CLK     net (fanout=652)      0.530   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.822ns logic, 0.679ns route)
                                                       (54.8% logic, 45.2% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AMUX    Tshcko                0.244   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0076_inv
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        1.315   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (1.640ns logic, 1.315ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<2> (L16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.529ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Clock Path Delay:     1.480ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y30.CLK     net (fanout=652)      0.509   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.822ns logic, 0.658ns route)
                                                       (55.5% logic, 44.5% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer_19
    L16.O                net (fanout=1)        1.480   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_ShiftBuffer<19>
    L16.PAD              Tioop                 1.396   oXY2_DAT<2>
                                                       oXY2_DAT_2_OBUF
                                                       oXY2_DAT<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (1.594ns logic, 1.480ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<1> (K11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.587ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.122ns (Levels of Logic = 1)
  Clock Path Delay:     1.490ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1063.IMUX.6
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y38.CLK     net (fanout=652)      0.519   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.822ns logic, 0.668ns route)
                                                       (55.2% logic, 44.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.AQ      Tcko                  0.198   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19
    K11.O                net (fanout=1)        1.528   CNC2_FC_V2_RTEX_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer<19>
    K11.PAD              Tioop                 1.396   oXY2_DAT<1>
                                                       oXY2_DAT_1_OBUF
                                                       oXY2_DAT<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (1.594ns logic, 1.528ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 63 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.006ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XSYNC (SLICE_X27Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.994ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XSYNC (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.460ns (Levels of Logic = 2)
  Clock Path Delay:     0.929ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X16Y13.A2      net (fanout=10)       7.079   g_reset_n_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.251   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X27Y44.SR      net (fanout=24)       3.398   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X27Y44.CLK     Tsrck                 0.422   RTEXPartition_inst/m_XSYNC
                                                       RTEXPartition_inst/m_XSYNC
    -------------------------------------------------  ---------------------------
    Total                                     12.460ns (1.983ns logic, 10.477ns route)
                                                       (15.9% logic, 84.1% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/m_XSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X27Y44.CLK     net (fanout=688)      0.800   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (-2.818ns logic, 3.747ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XINTRX (SLICE_X23Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.240ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XINTRX (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.235ns (Levels of Logic = 2)
  Clock Path Delay:     0.950ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XINTRX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X16Y13.A2      net (fanout=10)       7.079   g_reset_n_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.251   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X23Y43.SR      net (fanout=24)       3.195   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X23Y43.CLK     Tsrck                 0.400   RTEXPartition_inst/m_XINTRX
                                                       RTEXPartition_inst/m_XINTRX
    -------------------------------------------------  ---------------------------
    Total                                     12.235ns (1.961ns logic, 10.274ns route)
                                                       (16.0% logic, 84.0% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/m_XINTRX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X23Y43.CLK     net (fanout=688)      0.821   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (-2.818ns logic, 3.768ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (SLICE_X35Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.421ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      12.020ns (Levels of Logic = 2)
  Clock Path Delay:     0.916ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X16Y13.A2      net (fanout=10)       7.079   g_reset_n_IBUF
    SLICE_X16Y13.AMUX    Tilo                  0.251   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X35Y35.SR      net (fanout=24)       3.076   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X35Y35.CLK     Trck                  0.304   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    -------------------------------------------------  ---------------------------
    Total                                     12.020ns (1.865ns logic, 10.155ns route)
                                                       (15.5% logic, 84.5% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X35Y35.CLK     net (fanout=688)      0.787   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.916ns (-2.818ns logic, 3.734ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (SLICE_X37Y24.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.296ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               MDIO (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Delay:     1.177ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: MDIO to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 0.763   MDIO
                                                       MDIO
                                                       MDIO_IOBUF/IBUF
                                                       ProtoComp1058.IMUX.6
    SLICE_X37Y24.C1      net (fanout=1)        1.970   N597
    SLICE_X37Y24.CLK     Tah         (-Th)    -0.215   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/Mmux_RTEX_MDI11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.978ns logic, 1.970ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X37Y24.CLK     net (fanout=688)      0.557   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (-1.474ns logic, 2.651ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (SLICE_X16Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.974ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.735ns (Levels of Logic = 2)
  Clock Path Delay:     1.286ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X16Y13.A2      net (fanout=10)       4.505   g_reset_n_IBUF
    SLICE_X16Y13.A       Tilo                  0.142   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       g_reset_50MHz_n1
    SLICE_X16Y13.SR      net (fanout=15)       0.302   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X16Y13.CLK     Tcksr       (-Th)    -0.023   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    -------------------------------------------------  ---------------------------
    Total                                      5.735ns (0.928ns logic, 4.807ns route)
                                                       (16.2% logic, 83.8% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X16Y13.CLK     net (fanout=688)      0.666   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (-1.474ns logic, 2.760ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/crcc_4 (SLICE_X11Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.006ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/crcc_4 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.792ns (Levels of Logic = 2)
  Clock Path Delay:     1.311ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/crcc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1063.IMUX.4
    SLICE_X16Y13.A2      net (fanout=10)       4.505   g_reset_n_IBUF
    SLICE_X16Y13.A       Tilo                  0.142   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       g_reset_50MHz_n1
    SLICE_X11Y8.SR       net (fanout=15)       0.520   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X11Y8.CLK      Tcksr       (-Th)     0.138   RTEXPartition_inst/RTEX_inst/ip_m/N4
                                                       RTEXPartition_inst/RTEX_inst/ip_m/crcc_4
    -------------------------------------------------  ---------------------------
    Total                                      5.792ns (0.767ns logic, 5.025ns route)
                                                       (13.2% logic, 86.8% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/crcc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X11Y8.CLK      net (fanout=688)      0.691   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (-1.474ns logic, 2.785ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.497ns.
--------------------------------------------------------------------------------

Paths for end point MDIO (R9.PAD), 8 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  30.503ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.121ns (Levels of Logic = 3)
  Clock Path Delay:     0.901ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X41Y21.CLK     net (fanout=688)      1.089   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (-3.526ns logic, 4.427ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y21.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    SLICE_X44Y18.B2      net (fanout=5)        0.875   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<1>
    SLICE_X44Y18.BMUX    Tilo                  0.251   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X37Y24.B4      net (fanout=1)        1.037   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X37Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.927   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      8.121ns (3.282ns logic, 4.839ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.594ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.030ns (Levels of Logic = 3)
  Clock Path Delay:     0.901ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X41Y21.CLK     net (fanout=688)      1.089   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (-3.526ns logic, 4.427ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y21.AMUX    Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    SLICE_X44Y18.B4      net (fanout=5)        0.714   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<2>
    SLICE_X44Y18.BMUX    Tilo                  0.251   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X37Y24.B4      net (fanout=1)        1.037   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X37Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.927   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      8.030ns (3.352ns logic, 4.678ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  31.501ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 2)
  Clock Path Delay:     0.901ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X40Y21.CLK     net (fanout=688)      1.089   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (-3.526ns logic, 4.427ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y21.AQ      Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
    SLICE_X37Y24.B1      net (fanout=48)       1.148   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
    SLICE_X37Y24.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.927   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (3.048ns logic, 4.075ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point MDC (T9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  32.671ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 1)
  Clock Path Delay:     0.930ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X45Y18.CLK     net (fanout=688)      1.118   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (-3.526ns logic, 4.456ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.AQ      Tcko                  0.391   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    T9.O                 net (fanout=3)        3.152   MDC_OBUF
    T9.PAD               Tioop                 2.381   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (2.772ns logic, 3.152ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
--------------------------------------------------------------------------------

Paths for end point MDC (T9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.754ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 1)
  Clock Path Delay:     0.640ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X45Y18.CLK     net (fanout=688)      0.548   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (-1.858ns logic, 2.498ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y18.AQ      Tcko                  0.198   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    T9.O                 net (fanout=3)        1.995   MDC_OBUF
    T9.PAD               Tioop                 1.396   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.594ns logic, 1.995ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point MDIO (R9.PAD), 8 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.272ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_3 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 2)
  Clock Path Delay:     0.611ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X41Y21.CLK     net (fanout=688)      0.519   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (-1.858ns logic, 2.469ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_3 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y21.BQ      Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_3
    SLICE_X37Y24.B3      net (fanout=4)        0.560   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<3>
    SLICE_X37Y24.B       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        1.826   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.750ns logic, 2.386ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.250ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 2)
  Clock Path Delay:     0.611ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X41Y21.CLK     net (fanout=688)      0.519   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (-1.858ns logic, 2.469ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y21.DMUX    Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5
    SLICE_X37Y24.B5      net (fanout=5)        0.492   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<5>
    SLICE_X37Y24.B       Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        1.826   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.796ns logic, 2.318ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.845ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 1)
  Clock Path Delay:     0.627ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1063.IMUX.36
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X43Y19.CLK     net (fanout=688)      0.535   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (-1.858ns logic, 2.485ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y19.DMUX    Tshcko                0.244   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out<25>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    R9.O                 net (fanout=1)        2.053   RTEXPartition_inst/RTEX_MDO
    R9.PAD               Tioop                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (1.640ns logic, 2.053ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.686ns.
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.314ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.340ns (Levels of Logic = 1)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1063.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X18Y3.CLK      net (fanout=20)       1.121   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.CMUX     Tshcko                0.488   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    N6.O                 net (fanout=1)        2.471   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      5.340ns (2.869ns logic, 2.471ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.386ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 1)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1063.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X18Y3.CLK      net (fanout=20)       1.121   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    M6.O                 net (fanout=1)        2.440   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (2.828ns logic, 2.440ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.753ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1063.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X18Y3.CLK      net (fanout=20)       1.121   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.BMUX     Tshcko                0.488   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    T6.O                 net (fanout=1)        2.032   TXD1T3_OBUF
    T6.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (2.869ns logic, 2.032ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.512ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.983ns (Levels of Logic = 1)
  Clock Path Delay:     1.554ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1063.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X18Y3.CLK      net (fanout=20)       0.551   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.822ns logic, 0.732ns route)
                                                       (52.9% logic, 47.1% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.BQ       Tcko                  0.234   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    N5.O                 net (fanout=1)        1.353   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.983ns (1.630ns logic, 1.353ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.544ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      3.015ns (Levels of Logic = 1)
  Clock Path Delay:     1.554ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1063.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X18Y3.CLK      net (fanout=20)       0.551   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.822ns logic, 0.732ns route)
                                                       (52.9% logic, 47.1% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.AMUX     Tshcko                0.266   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    T5.O                 net (fanout=1)        1.353   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (1.662ns logic, 1.353ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.559ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 1)
  Clock Path Delay:     1.554ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1063.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X18Y3.CLK      net (fanout=20)       0.551   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.822ns logic, 0.732ns route)
                                                       (52.9% logic, 47.1% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y3.BMUX     Tshcko                0.266   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    T6.O                 net (fanout=1)        1.368   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (1.662ns logic, 1.368ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.409ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X27Y3.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.591ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 2)
  Clock Path Delay:     2.464ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1063.IMUX.32
    SLICE_X27Y3.B2       net (fanout=3)        3.216   RX_DV1_IBUF
    SLICE_X27Y3.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.632ns logic, 3.216ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1063.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y3.CLK      net (fanout=41)       0.795   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.323ns logic, 1.141ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7 (SLICE_X27Y3.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.686ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 2)
  Clock Path Delay:     2.464ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1063.IMUX.32
    SLICE_X27Y3.B2       net (fanout=3)        3.216   RX_DV1_IBUF
    SLICE_X27Y3.CLK      Tas                   0.227   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN41
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.753ns (1.537ns logic, 3.216ns route)
                                                       (32.3% logic, 67.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1063.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y3.CLK      net (fanout=41)       0.795   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.323ns logic, 1.141ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (SLICE_X27Y3.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.981ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.458ns (Levels of Logic = 2)
  Clock Path Delay:     2.464ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1063.IMUX.27
    SLICE_X27Y3.A1       net (fanout=1)        2.826   RXD1T0_IBUF
    SLICE_X27Y3.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (1.632ns logic, 2.826ns route)
                                                       (36.6% logic, 63.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1063.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y3.CLK      net (fanout=41)       0.795   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (1.323ns logic, 1.141ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5 (SLICE_X27Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.582ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 2)
  Clock Path Delay:     3.336ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1063.IMUX.28
    SLICE_X27Y3.A3       net (fanout=1)        1.615   RXD1T1_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (1.328ns logic, 1.615ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1063.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y3.CLK      net (fanout=41)       1.078   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.519ns logic, 1.817ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X27Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.790ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.151ns (Levels of Logic = 2)
  Clock Path Delay:     3.336ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1063.IMUX.29
    SLICE_X27Y3.B5       net (fanout=1)        1.733   RXD1T2_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (1.418ns logic, 1.733ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1063.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y3.CLK      net (fanout=41)       1.078   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.519ns logic, 1.817ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (SLICE_X27Y3.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.891ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 2)
  Clock Path Delay:     3.336ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1063.IMUX.31
    SLICE_X27Y3.C4       net (fanout=1)        1.924   RX_ER1_IBUF
    SLICE_X27Y3.CLK      Tah         (-Th)    -0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RX_ER1_IBUF_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.328ns logic, 1.924ns route)
                                                       (40.8% logic, 59.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1063.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y3.CLK      net (fanout=41)       1.078   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.519ns logic, 1.817ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.918ns|     23.048ns|            0|            0|    306289098|      2975768|
| TS_CLK_80MHz                  |     12.500ns|     11.524ns|      5.365ns|            0|            0|      2975756|           12|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.365ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.657ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     36.626ns|            0|            0|            0|     50389483|
| TS_CLK_50MHz                  |     20.000ns|     18.313ns|          N/A|            0|            0|     50389483|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MDIO        |    4.366(R)|      SLOW  |   -1.296(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    2.019(R)|      SLOW  |   -0.687(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.808(R)|      SLOW  |    0.418(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.024(R)|      SLOW  |    0.210(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.432(R)|      SLOW  |   -0.174(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    2.409(R)|      SLOW  |   -0.163(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.122(R)|      SLOW  |    0.109(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    4.518(R)|      SLOW  |   -1.645(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI     |    5.183(R)|      SLOW  |   -2.565(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.264(R)|      SLOW  |   -0.026(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    2.852(R)|      SLOW  |   -1.322(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    7.884(R)|      SLOW  |   -4.332(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    9.087(R)|      SLOW  |   -4.908(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    8.313(R)|      SLOW  |   -4.630(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    9.094(R)|      SLOW  |   -5.105(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    9.868(R)|      SLOW  |   -5.792(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    4.735(R)|      SLOW  |   -2.426(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    4.460(R)|      SLOW  |   -2.127(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.481(R)|      SLOW  |   -1.078(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    4.397(R)|      SLOW  |   -1.212(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.778(R)|      SLOW  |   -1.029(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.777(R)|      SLOW  |   -1.059(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock PHY25MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MDC         |         7.329(R)|      SLOW  |         3.754(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
MDIO        |         9.497(R)|      SLOW  |         3.845(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         8.614(R)|      SLOW  |         4.824(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         8.219(R)|      SLOW  |         4.544(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         8.172(R)|      SLOW  |         4.512(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         8.247(R)|      SLOW  |         4.559(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         8.686(R)|      SLOW  |         4.861(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        10.699(R)|      SLOW  |         5.616(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         9.553(R)|      SLOW  |         5.201(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.316(R)|      SLOW  |         5.793(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.861(R)|      SLOW  |         5.277(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |        10.741(R)|      SLOW  |         4.779(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        16.659(R)|      SLOW  |         6.150(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        18.838(R)|      SLOW  |         6.444(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        15.229(R)|      SLOW  |         5.755(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |        10.502(R)|      SLOW  |         5.938(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |        11.841(R)|      SLOW  |         6.840(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |        10.552(R)|      SLOW  |         5.946(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.142(R)|      SLOW  |         4.431(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.473(R)|      SLOW  |         4.635(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.394(R)|      SLOW  |         4.587(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.335(R)|      SLOW  |         4.529(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.141(R)|      SLOW  |         5.045(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   18.313|         |         |         |
g_clk          |    8.153|         |         |         |
g_reset_n      |   12.006|   12.006|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    7.315|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    4.406|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   24.362|         |         |         |
g_reset_n      |   11.740|   11.740|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    3.127|         |
g_reset_n      |         |         |    1.174|    1.174|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 11.714; Ideal Clock Offset To Actual Clock -6.617; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.518(R)|      SLOW  |   -1.645(R)|      FAST  |   20.482|    1.645|        9.419|
g_reset_n         |    9.010(R)|      SLOW  |   -1.007(R)|      FAST  |   15.990|    1.007|        7.492|
                  |   11.740(R)|      SLOW  |   -1.412(R)|      FAST  |   13.260|    1.412|        5.924|
iLIO_DI           |    5.183(R)|      SLOW  |   -2.565(R)|      FAST  |   19.817|    2.565|        8.626|
iMPG_A            |    1.264(R)|      SLOW  |   -0.026(R)|      SLOW  |   23.736|    0.026|       11.855|
iMPG_B            |    2.852(R)|      SLOW  |   -1.322(R)|      FAST  |   22.148|    1.322|       10.413|
iMPG_DI<0>        |    7.884(R)|      SLOW  |   -4.332(R)|      FAST  |   17.116|    4.332|        6.392|
iMPG_DI<1>        |    9.087(R)|      SLOW  |   -4.908(R)|      FAST  |   15.913|    4.908|        5.502|
iMPG_DI<2>        |    8.313(R)|      SLOW  |   -4.630(R)|      FAST  |   16.687|    4.630|        6.029|
iMPG_DI<3>        |    9.094(R)|      SLOW  |   -5.105(R)|      FAST  |   15.906|    5.105|        5.401|
iMPG_DI<4>        |    9.868(R)|      SLOW  |   -5.792(R)|      FAST  |   15.132|    5.792|        4.670|
iMPG_DI<5>        |    4.735(R)|      SLOW  |   -2.426(R)|      FAST  |   20.265|    2.426|        8.920|
iMPG_DI<6>        |    4.460(R)|      SLOW  |   -2.127(R)|      FAST  |   20.540|    2.127|        9.207|
iXY2_STS          |    2.481(R)|      SLOW  |   -1.078(R)|      FAST  |   22.519|    1.078|       10.721|
lb_cs_n           |    4.397(R)|      SLOW  |   -1.212(R)|      FAST  |   20.603|    1.212|        9.696|
lb_rd_n           |    3.778(R)|      SLOW  |   -1.029(R)|      FAST  |   21.222|    1.029|       10.097|
lb_wr_n           |    3.777(R)|      SLOW  |   -1.059(R)|      FAST  |   21.223|    1.059|       10.082|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.740|         -  |      -0.026|         -  |   13.260|    0.026|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 10.710; Ideal Clock Offset To Actual Clock -13.349; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
MDIO              |    4.366(R)|      SLOW  |   -1.296(R)|      FAST  |   35.634|    1.296|       17.169|
g_reset_n         |   12.006(R)|      SLOW  |   -3.974(R)|      FAST  |   27.994|    3.974|       12.010|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.006|         -  |      -1.296|         -  |   27.994|    1.296|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.827; Ideal Clock Offset To Actual Clock 14.996; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    2.019(R)|      SLOW  |   -0.687(R)|      FAST  |    3.981|   34.687|      -15.353|
RXD1T1            |    0.808(R)|      SLOW  |    0.418(R)|      SLOW  |    5.192|   33.582|      -14.195|
RXD1T2            |    1.024(R)|      SLOW  |    0.210(R)|      SLOW  |    4.976|   33.790|      -14.407|
RXD1T3            |    1.432(R)|      SLOW  |   -0.174(R)|      SLOW  |    4.568|   34.174|      -14.803|
RX_DV1            |    2.409(R)|      SLOW  |   -0.163(R)|      SLOW  |    3.591|   34.163|      -15.286|
RX_ER1            |    1.122(R)|      SLOW  |    0.109(R)|      SLOW  |    4.878|   33.891|      -14.507|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.409|         -  |       0.418|         -  |    3.591|   33.582|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 10.696 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.699|      SLOW  |        5.616|      FAST  |         2.557|
SRI_TX<0>                                      |        9.553|      SLOW  |        5.201|      FAST  |         1.411|
lb_int                                         |       10.316|      SLOW  |        5.793|      FAST  |         2.174|
led_1                                          |       10.861|      SLOW  |        5.277|      FAST  |         2.719|
oLIO_DO                                        |       10.741|      SLOW  |        4.779|      FAST  |         2.599|
oLaser1                                        |       16.659|      SLOW  |        6.150|      FAST  |         8.517|
oLaser2                                        |       18.838|      SLOW  |        6.444|      FAST  |        10.696|
oLaserOn                                       |       15.229|      SLOW  |        5.755|      FAST  |         7.087|
oSPIDAC_CLK                                    |       10.502|      SLOW  |        5.938|      FAST  |         2.360|
oSPIDAC_CSn                                    |       11.841|      SLOW  |        6.840|      FAST  |         3.699|
oSPIDAC_DO                                     |       10.552|      SLOW  |        5.946|      FAST  |         2.410|
oXY2_CLK                                       |        8.142|      SLOW  |        4.431|      FAST  |         0.000|
oXY2_DAT<0>                                    |        8.473|      SLOW  |        4.635|      FAST  |         0.331|
oXY2_DAT<1>                                    |        8.394|      SLOW  |        4.587|      FAST  |         0.252|
oXY2_DAT<2>                                    |        8.335|      SLOW  |        4.529|      FAST  |         0.193|
oXY2_FS                                        |        9.141|      SLOW  |        5.045|      FAST  |         0.999|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
Bus Skew: 2.168 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
MDC                                            |        7.329|      SLOW  |        3.754|      FAST  |         0.000|
MDIO                                           |        9.497|      SLOW  |        3.845|      FAST  |         2.168|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.514 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        8.614|      SLOW  |        4.824|      FAST  |         0.442|
TXD1T1                                         |        8.219|      SLOW  |        4.544|      FAST  |         0.047|
TXD1T2                                         |        8.172|      SLOW  |        4.512|      FAST  |         0.000|
TXD1T3                                         |        8.247|      SLOW  |        4.559|      FAST  |         0.075|
TX_EN1                                         |        8.686|      SLOW  |        4.861|      FAST  |         0.514|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 359659515 paths, 2 nets, and 49979 connections

Design statistics:
   Minimum period:  24.918ns{1}   (Maximum frequency:  40.132MHz)
   Maximum path delay from/to any node:   5.365ns
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  12.006ns
   Minimum output required time after clock:  18.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 16:40:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 301 MB



