5 18 1fd81 5 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (delay3.vcd) 2 -o (delay3.cdd) 2 -v (delay3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 delay3.v 9 28 1 
2 1 14 14 14 110011 2 1 100c 0 0 1 1 b
2 2 14 14 14 90011 4 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 14 14 14 1c001e 1 0 21004 0 0 32 16 0 0
2 4 14 14 14 140014 0 1 1410 0 0 8 1 a
2 5 14 14 14 14001e 1 38 16 3 4
1 a 1 11 7000a 1 0 7 0 8 17 0 ff 0 0 0 0
1 b 2 12 7000a 1 0 0 0 1 17 0 1 0 1 0 0
4 2 1 5 0 2
4 5 6 2 2 2
3 1 main.u$0 "main.u$0" 0 delay3.v 16 26 1 
